
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000096a8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  200096a8  200096a8  000116a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000530  200096b0  200096b0  000116b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f8  20009be0  20009be0  00011be0  2**2
                  ALLOC
  4 .stack        00003000  20009dd8  20009dd8  00011be0  2**0
                  ALLOC
  5 .comment      0000025a  00000000  00000000  00011be0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000007d8  00000000  00000000  00011e3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000157c  00000000  00000000  00012612  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b26d  00000000  00000000  00013b8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000147e  00000000  00000000  0001edfb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000043ca  00000000  00000000  00020279  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000026a8  00000000  00000000  00024644  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000043eb  00000000  00000000  00026cec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b5b  00000000  00000000  0002b0d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005bd55  00000000  00000000  0002dc32  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00089987  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000770  00000000  00000000  000899ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	200017a9 	.word	0x200017a9
2000006c:	200017d5 	.word	0x200017d5
20000070:	20002325 	.word	0x20002325
20000074:	20002351 	.word	0x20002351
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20002735 	.word	0x20002735
2000021c:	2000275d 	.word	0x2000275d
20000220:	20002785 	.word	0x20002785
20000224:	200027ad 	.word	0x200027ad
20000228:	200027d5 	.word	0x200027d5
2000022c:	200027fd 	.word	0x200027fd
20000230:	20002825 	.word	0x20002825
20000234:	2000284d 	.word	0x2000284d
20000238:	20002875 	.word	0x20002875
2000023c:	2000289d 	.word	0x2000289d
20000240:	200028c5 	.word	0x200028c5
20000244:	200028ed 	.word	0x200028ed
20000248:	20002915 	.word	0x20002915
2000024c:	2000293d 	.word	0x2000293d
20000250:	20002965 	.word	0x20002965
20000254:	2000298d 	.word	0x2000298d
20000258:	200029b5 	.word	0x200029b5
2000025c:	200029dd 	.word	0x200029dd
20000260:	20002a05 	.word	0x20002a05
20000264:	20002a2d 	.word	0x20002a2d
20000268:	20002a55 	.word	0x20002a55
2000026c:	20002a7d 	.word	0x20002a7d
20000270:	20002aa5 	.word	0x20002aa5
20000274:	20002acd 	.word	0x20002acd
20000278:	20002af5 	.word	0x20002af5
2000027c:	20002b1d 	.word	0x20002b1d
20000280:	20002b45 	.word	0x20002b45
20000284:	20002b6d 	.word	0x20002b6d
20000288:	20002b95 	.word	0x20002b95
2000028c:	20002bbd 	.word	0x20002bbd
20000290:	20002be5 	.word	0x20002be5
20000294:	20002c0d 	.word	0x20002c0d

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	200024a1 	.word	0x200024a1
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200096b0 	.word	0x200096b0
20000450:	200096b0 	.word	0x200096b0
20000454:	200096b0 	.word	0x200096b0
20000458:	20009be0 	.word	0x20009be0
2000045c:	00000000 	.word	0x00000000
20000460:	20009be0 	.word	0x20009be0
20000464:	20009dd8 	.word	0x20009dd8
20000468:	20003469 	.word	0x20003469
2000046c:	2000050d 	.word	0x2000050d

20000470 <__do_global_dtors_aux>:
20000470:	f649 33e0 	movw	r3, #39904	; 0x9be0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f249 60b0 	movw	r0, #38576	; 0x96b0
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#define MS_MULT 100000
#define CYCLE_MULT 10000 //  TODO

#define TRIGGER_DURATION 30

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f001 ff88 	bl	200023b8 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f001 ffb8 	bl	20002424 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f001 ffd0 	bl	20002460 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b084      	sub	sp, #16
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]
	//uint32_t cycles = ms * MS_MULT;
	//volatile uint32_t* address = (volatile uint32_t *)SOLENOID_ADDR;
	//*address = cycles;

	// Use a GPIO pin and a forced loop
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f001 ffc4 	bl	20002460 <MSS_GPIO_set_output>
	volatile uint32_t i;
	for(i = 0; i < ms * CYCLE_MULT; i++) { }
200004d8:	f04f 0300 	mov.w	r3, #0
200004dc:	60fb      	str	r3, [r7, #12]
200004de:	e003      	b.n	200004e8 <trigger_solenoid_activate+0x24>
200004e0:	68fb      	ldr	r3, [r7, #12]
200004e2:	f103 0301 	add.w	r3, r3, #1
200004e6:	60fb      	str	r3, [r7, #12]
200004e8:	687b      	ldr	r3, [r7, #4]
200004ea:	f242 7210 	movw	r2, #10000	; 0x2710
200004ee:	fb02 f203 	mul.w	r2, r2, r3
200004f2:	68fb      	ldr	r3, [r7, #12]
200004f4:	429a      	cmp	r2, r3
200004f6:	d8f3      	bhi.n	200004e0 <trigger_solenoid_activate+0x1c>
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	f04f 0100 	mov.w	r1, #0
20000500:	f001 ffae 	bl	20002460 <MSS_GPIO_set_output>
}
20000504:	f107 0710 	add.w	r7, r7, #16
20000508:	46bd      	mov	sp, r7
2000050a:	bd80      	pop	{r7, pc}

2000050c <main>:
// make all do_ functions take the n64 args as defined to use the button macro!
void do_solenoid(n64_state_t* state, n64_state_t* last_state);
void do_servos_manual(n64_state_t* state, n64_state_t* last_state);
void do_automatic(n64_state_t* state, n64_state_t* last_state);

int main() {
2000050c:	b580      	push	{r7, lr}
2000050e:	b084      	sub	sp, #16
20000510:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000512:	f001 ff51 	bl	200023b8 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000516:	f04f 0000 	mov.w	r0, #0
2000051a:	f04f 0105 	mov.w	r1, #5
2000051e:	f001 ff81 	bl	20002424 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000522:	f04f 0000 	mov.w	r0, #0
20000526:	f04f 0100 	mov.w	r1, #0
2000052a:	f001 ff99 	bl	20002460 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000052e:	f7ff ffb7 	bl	200004a0 <trigger_solenoid_pin_init>
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;
    //uint8_t mode = MANUAL;

    n64_reset();
20000532:	f000 fcdd 	bl	20000ef0 <n64_reset>
    n64_enable();
20000536:	f000 fced 	bl	20000f14 <n64_enable>

    n64_get_state(&last_buttons);
2000053a:	f107 0308 	add.w	r3, r7, #8
2000053e:	4618      	mov	r0, r3
20000540:	f000 fcbe 	bl	20000ec0 <n64_get_state>

    volatile int x = 0;
20000544:	f04f 0300 	mov.w	r3, #0
20000548:	607b      	str	r3, [r7, #4]

    printf("A.N.T.S. 3000, ready for action!\r\n");
2000054a:	f249 00cc 	movw	r0, #37068	; 0x90cc
2000054e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000552:	f003 fc37 	bl	20003dc4 <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000556:	f000 fb0d 	bl	20000b74 <Pixy_init>


    while (1) {
        n64_get_state( &n64_buttons );
2000055a:	f107 030c 	add.w	r3, r7, #12
2000055e:	4618      	mov	r0, r3
20000560:	f000 fcae 	bl	20000ec0 <n64_get_state>

        do_solenoid( &n64_buttons, &last_buttons );
20000564:	f107 020c 	add.w	r2, r7, #12
20000568:	f107 0308 	add.w	r3, r7, #8
2000056c:	4610      	mov	r0, r2
2000056e:	4619      	mov	r1, r3
20000570:	f000 f816 	bl	200005a0 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000574:	f107 020c 	add.w	r2, r7, #12
20000578:	f107 0308 	add.w	r3, r7, #8
2000057c:	4610      	mov	r0, r2
2000057e:	4619      	mov	r1, r3
20000580:	f000 f89c 	bl	200006bc <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000584:	f107 020c 	add.w	r2, r7, #12
20000588:	f107 0308 	add.w	r3, r7, #8
2000058c:	4610      	mov	r0, r2
2000058e:	4619      	mov	r1, r3
20000590:	f000 f9a4 	bl	200008dc <do_automatic>

        print_distance();
20000594:	f000 fc58 	bl	20000e48 <print_distance>
            //	x = x + 1;
            //}
            x = 0;
        }

        last_buttons = n64_buttons;
20000598:	68fb      	ldr	r3, [r7, #12]
2000059a:	60bb      	str	r3, [r7, #8]
    }
2000059c:	e7dd      	b.n	2000055a <main+0x4e>
2000059e:	bf00      	nop

200005a0 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
200005a0:	b580      	push	{r7, lr}
200005a2:	b082      	sub	sp, #8
200005a4:	af00      	add	r7, sp, #0
200005a6:	6078      	str	r0, [r7, #4]
200005a8:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the itme
     */
    if (n64_pressed(Z)) {
200005aa:	687b      	ldr	r3, [r7, #4]
200005ac:	781b      	ldrb	r3, [r3, #0]
200005ae:	f003 0304 	and.w	r3, r3, #4
200005b2:	2b00      	cmp	r3, #0
200005b4:	d013      	beq.n	200005de <do_solenoid+0x3e>
200005b6:	683b      	ldr	r3, [r7, #0]
200005b8:	781b      	ldrb	r3, [r3, #0]
200005ba:	f003 0304 	and.w	r3, r3, #4
200005be:	2b00      	cmp	r3, #0
200005c0:	d10d      	bne.n	200005de <do_solenoid+0x3e>
        printf("Z pressed, activating trigger solenoid\r\n");
200005c2:	f249 00f0 	movw	r0, #37104	; 0x90f0
200005c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ca:	f003 fbfb 	bl	20003dc4 <puts>
        trigger_solenoid_activate(milliseconds);
200005ce:	f249 63b4 	movw	r3, #38580	; 0x96b4
200005d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d6:	681b      	ldr	r3, [r3, #0]
200005d8:	4618      	mov	r0, r3
200005da:	f7ff ff73 	bl	200004c4 <trigger_solenoid_activate>
    }

    if (n64_pressed(C_Up)) {
200005de:	687b      	ldr	r3, [r7, #4]
200005e0:	785b      	ldrb	r3, [r3, #1]
200005e2:	f003 0310 	and.w	r3, r3, #16
200005e6:	2b00      	cmp	r3, #0
200005e8:	d021      	beq.n	2000062e <do_solenoid+0x8e>
200005ea:	683b      	ldr	r3, [r7, #0]
200005ec:	785b      	ldrb	r3, [r3, #1]
200005ee:	f003 0310 	and.w	r3, r3, #16
200005f2:	2b00      	cmp	r3, #0
200005f4:	d11b      	bne.n	2000062e <do_solenoid+0x8e>
        milliseconds += increment;
200005f6:	f249 63b4 	movw	r3, #38580	; 0x96b4
200005fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005fe:	681a      	ldr	r2, [r3, #0]
20000600:	f249 63b8 	movw	r3, #38584	; 0x96b8
20000604:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000608:	681b      	ldr	r3, [r3, #0]
2000060a:	441a      	add	r2, r3
2000060c:	f249 63b4 	movw	r3, #38580	; 0x96b4
20000610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000614:	601a      	str	r2, [r3, #0]
        printf("Incrementing solenoid time to: %d ms\r\n", milliseconds);
20000616:	f249 63b4 	movw	r3, #38580	; 0x96b4
2000061a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061e:	681b      	ldr	r3, [r3, #0]
20000620:	f249 1018 	movw	r0, #37144	; 0x9118
20000624:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000628:	4619      	mov	r1, r3
2000062a:	f003 fb5d 	bl	20003ce8 <printf>
    }
    if (n64_pressed(C_Down)) {
2000062e:	687b      	ldr	r3, [r7, #4]
20000630:	785b      	ldrb	r3, [r3, #1]
20000632:	f003 0320 	and.w	r3, r3, #32
20000636:	2b00      	cmp	r3, #0
20000638:	d03b      	beq.n	200006b2 <do_solenoid+0x112>
2000063a:	683b      	ldr	r3, [r7, #0]
2000063c:	785b      	ldrb	r3, [r3, #1]
2000063e:	f003 0320 	and.w	r3, r3, #32
20000642:	2b00      	cmp	r3, #0
20000644:	d135      	bne.n	200006b2 <do_solenoid+0x112>
        if (milliseconds <= increment) {
20000646:	f249 63b4 	movw	r3, #38580	; 0x96b4
2000064a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000064e:	681a      	ldr	r2, [r3, #0]
20000650:	f249 63b8 	movw	r3, #38584	; 0x96b8
20000654:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000658:	681b      	ldr	r3, [r3, #0]
2000065a:	429a      	cmp	r2, r3
2000065c:	d80c      	bhi.n	20000678 <do_solenoid+0xd8>
            printf("Cannot decrement solenoid time, at min: %d ms\r\n", milliseconds);
2000065e:	f249 63b4 	movw	r3, #38580	; 0x96b4
20000662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000666:	681b      	ldr	r3, [r3, #0]
20000668:	f249 1040 	movw	r0, #37184	; 0x9140
2000066c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000670:	4619      	mov	r1, r3
20000672:	f003 fb39 	bl	20003ce8 <printf>
20000676:	e01c      	b.n	200006b2 <do_solenoid+0x112>
        }
        else {
            milliseconds -= increment;
20000678:	f249 63b4 	movw	r3, #38580	; 0x96b4
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	681a      	ldr	r2, [r3, #0]
20000682:	f249 63b8 	movw	r3, #38584	; 0x96b8
20000686:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068a:	681b      	ldr	r3, [r3, #0]
2000068c:	ebc3 0202 	rsb	r2, r3, r2
20000690:	f249 63b4 	movw	r3, #38580	; 0x96b4
20000694:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000698:	601a      	str	r2, [r3, #0]
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
2000069a:	f249 63b4 	movw	r3, #38580	; 0x96b4
2000069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a2:	681b      	ldr	r3, [r3, #0]
200006a4:	f249 1070 	movw	r0, #37232	; 0x9170
200006a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006ac:	4619      	mov	r1, r3
200006ae:	f003 fb1b 	bl	20003ce8 <printf>
        }
    }
}
200006b2:	f107 0708 	add.w	r7, r7, #8
200006b6:	46bd      	mov	sp, r7
200006b8:	bd80      	pop	{r7, pc}
200006ba:	bf00      	nop

200006bc <do_servos_manual>:
/*
 * This checks the D-pad and adjusts the servos accordingly,
 * moving them for as long as the button is held
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
200006bc:	b580      	push	{r7, lr}
200006be:	b082      	sub	sp, #8
200006c0:	af00      	add	r7, sp, #0
200006c2:	6078      	str	r0, [r7, #4]
200006c4:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
200006c6:	687b      	ldr	r3, [r7, #4]
200006c8:	781b      	ldrb	r3, [r3, #0]
200006ca:	f003 0320 	and.w	r3, r3, #32
200006ce:	2b00      	cmp	r3, #0
200006d0:	d013      	beq.n	200006fa <do_servos_manual+0x3e>
200006d2:	683b      	ldr	r3, [r7, #0]
200006d4:	781b      	ldrb	r3, [r3, #0]
200006d6:	f003 0320 	and.w	r3, r3, #32
200006da:	2b00      	cmp	r3, #0
200006dc:	d10d      	bne.n	200006fa <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);
200006de:	f240 1348 	movw	r3, #328	; 0x148
200006e2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006e6:	f04f 0200 	mov.w	r2, #0
200006ea:	601a      	str	r2, [r3, #0]
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
200006ec:	f249 1098 	movw	r0, #37272	; 0x9198
200006f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006f4:	f003 fb66 	bl	20003dc4 <puts>
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
200006f8:	e03e      	b.n	20000778 <do_servos_manual+0xbc>
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200006fa:	687b      	ldr	r3, [r7, #4]
200006fc:	781b      	ldrb	r3, [r3, #0]
200006fe:	f003 0310 	and.w	r3, r3, #16
20000702:	2b00      	cmp	r3, #0
20000704:	d013      	beq.n	2000072e <do_servos_manual+0x72>
20000706:	683b      	ldr	r3, [r7, #0]
20000708:	781b      	ldrb	r3, [r3, #0]
2000070a:	f003 0310 	and.w	r3, r3, #16
2000070e:	2b00      	cmp	r3, #0
20000710:	d10d      	bne.n	2000072e <do_servos_manual+0x72>
        servo_do(Y_SET_REVERSE);
20000712:	f240 134c 	movw	r3, #332	; 0x14c
20000716:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000071a:	f04f 0200 	mov.w	r2, #0
2000071e:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_REVERSE\r\n");
20000720:	f249 10b0 	movw	r0, #37296	; 0x91b0
20000724:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000728:	f003 fb4c 	bl	20003dc4 <puts>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);
        //set_y_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000072c:	e024      	b.n	20000778 <do_servos_manual+0xbc>
        servo_do(Y_SET_REVERSE);
        printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
2000072e:	687b      	ldr	r3, [r7, #4]
20000730:	781b      	ldrb	r3, [r3, #0]
20000732:	f003 0310 	and.w	r3, r3, #16
20000736:	2b00      	cmp	r3, #0
20000738:	d105      	bne.n	20000746 <do_servos_manual+0x8a>
2000073a:	683b      	ldr	r3, [r7, #0]
2000073c:	781b      	ldrb	r3, [r3, #0]
2000073e:	f003 0310 	and.w	r3, r3, #16
20000742:	2b00      	cmp	r3, #0
20000744:	d10b      	bne.n	2000075e <do_servos_manual+0xa2>
20000746:	687b      	ldr	r3, [r7, #4]
20000748:	781b      	ldrb	r3, [r3, #0]
2000074a:	f003 0320 	and.w	r3, r3, #32
2000074e:	2b00      	cmp	r3, #0
20000750:	d112      	bne.n	20000778 <do_servos_manual+0xbc>
20000752:	683b      	ldr	r3, [r7, #0]
20000754:	781b      	ldrb	r3, [r3, #0]
20000756:	f003 0320 	and.w	r3, r3, #32
2000075a:	2b00      	cmp	r3, #0
2000075c:	d00c      	beq.n	20000778 <do_servos_manual+0xbc>
        servo_do(Y_SET_NEUTRAL);
2000075e:	f240 1344 	movw	r3, #324	; 0x144
20000762:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000766:	f04f 0200 	mov.w	r2, #0
2000076a:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
2000076c:	f249 10c8 	movw	r0, #37320	; 0x91c8
20000770:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000774:	f003 fb26 	bl	20003dc4 <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000778:	687b      	ldr	r3, [r7, #4]
2000077a:	781b      	ldrb	r3, [r3, #0]
2000077c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000780:	2b00      	cmp	r3, #0
20000782:	d013      	beq.n	200007ac <do_servos_manual+0xf0>
20000784:	683b      	ldr	r3, [r7, #0]
20000786:	781b      	ldrb	r3, [r3, #0]
20000788:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000078c:	2b00      	cmp	r3, #0
2000078e:	d10d      	bne.n	200007ac <do_servos_manual+0xf0>
        servo_do(X_SET_FORWARD);
20000790:	f240 1308 	movw	r3, #264	; 0x108
20000794:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000798:	f04f 0200 	mov.w	r2, #0
2000079c:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
2000079e:	f249 10e0 	movw	r0, #37344	; 0x91e0
200007a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a6:	f003 fb0d 	bl	20003dc4 <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200007aa:	e03e      	b.n	2000082a <do_servos_manual+0x16e>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007ac:	687b      	ldr	r3, [r7, #4]
200007ae:	781b      	ldrb	r3, [r3, #0]
200007b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007b4:	2b00      	cmp	r3, #0
200007b6:	d013      	beq.n	200007e0 <do_servos_manual+0x124>
200007b8:	683b      	ldr	r3, [r7, #0]
200007ba:	781b      	ldrb	r3, [r3, #0]
200007bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
200007c0:	2b00      	cmp	r3, #0
200007c2:	d10d      	bne.n	200007e0 <do_servos_manual+0x124>
        servo_do(X_SET_REVERSE);
200007c4:	f240 130c 	movw	r3, #268	; 0x10c
200007c8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007cc:	f04f 0200 	mov.w	r2, #0
200007d0:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
200007d2:	f249 10f8 	movw	r0, #37368	; 0x91f8
200007d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007da:	f003 faf3 	bl	20003dc4 <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200007de:	e024      	b.n	2000082a <do_servos_manual+0x16e>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200007e0:	687b      	ldr	r3, [r7, #4]
200007e2:	781b      	ldrb	r3, [r3, #0]
200007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007e8:	2b00      	cmp	r3, #0
200007ea:	d105      	bne.n	200007f8 <do_servos_manual+0x13c>
200007ec:	683b      	ldr	r3, [r7, #0]
200007ee:	781b      	ldrb	r3, [r3, #0]
200007f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200007f4:	2b00      	cmp	r3, #0
200007f6:	d10b      	bne.n	20000810 <do_servos_manual+0x154>
200007f8:	687b      	ldr	r3, [r7, #4]
200007fa:	781b      	ldrb	r3, [r3, #0]
200007fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000800:	2b00      	cmp	r3, #0
20000802:	d112      	bne.n	2000082a <do_servos_manual+0x16e>
20000804:	683b      	ldr	r3, [r7, #0]
20000806:	781b      	ldrb	r3, [r3, #0]
20000808:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000080c:	2b00      	cmp	r3, #0
2000080e:	d00c      	beq.n	2000082a <do_servos_manual+0x16e>
        servo_do(X_SET_NEUTRAL);
20000810:	f240 1304 	movw	r3, #260	; 0x104
20000814:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000818:	f04f 0200 	mov.w	r2, #0
2000081c:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
2000081e:	f249 2010 	movw	r0, #37392	; 0x9210
20000822:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000826:	f003 facd 	bl	20003dc4 <puts>
    }

    // Read out the counts
    if (n64_pressed(C_Right)) {
2000082a:	687b      	ldr	r3, [r7, #4]
2000082c:	785b      	ldrb	r3, [r3, #1]
2000082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000832:	2b00      	cmp	r3, #0
20000834:	d007      	beq.n	20000846 <do_servos_manual+0x18a>
20000836:	683b      	ldr	r3, [r7, #0]
20000838:	785b      	ldrb	r3, [r3, #1]
2000083a:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000083e:	2b00      	cmp	r3, #0
20000840:	d101      	bne.n	20000846 <do_servos_manual+0x18a>
    	servos_print_counts();
20000842:	f000 fc21 	bl	20001088 <servos_print_counts>
    	//servo_do(X_RETURN_TO_ZERO);
		//printf("X Servo beginning Return to Zero\r\n");
    //}

    // Zero the counts
    if (n64_pressed(B)) {
20000846:	687b      	ldr	r3, [r7, #4]
20000848:	781b      	ldrb	r3, [r3, #0]
2000084a:	f003 0302 	and.w	r3, r3, #2
2000084e:	2b00      	cmp	r3, #0
20000850:	d019      	beq.n	20000886 <do_servos_manual+0x1ca>
20000852:	683b      	ldr	r3, [r7, #0]
20000854:	781b      	ldrb	r3, [r3, #0]
20000856:	f003 0302 	and.w	r3, r3, #2
2000085a:	2b00      	cmp	r3, #0
2000085c:	d113      	bne.n	20000886 <do_servos_manual+0x1ca>
    	servo_do(X_SET_ZERO);
2000085e:	f240 1310 	movw	r3, #272	; 0x110
20000862:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000866:	f04f 0200 	mov.w	r2, #0
2000086a:	601a      	str	r2, [r3, #0]
    	servo_do(Y_SET_ZERO);
2000086c:	f240 1350 	movw	r3, #336	; 0x150
20000870:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000874:	f04f 0200 	mov.w	r2, #0
20000878:	601a      	str	r2, [r3, #0]
    	printf("Setting zero location for servos\r\n");
2000087a:	f249 2028 	movw	r0, #37416	; 0x9228
2000087e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000882:	f003 fa9f 	bl	20003dc4 <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000886:	687b      	ldr	r3, [r7, #4]
20000888:	789a      	ldrb	r2, [r3, #2]
2000088a:	683b      	ldr	r3, [r7, #0]
2000088c:	789b      	ldrb	r3, [r3, #2]
2000088e:	b252      	sxtb	r2, r2
20000890:	b25b      	sxtb	r3, r3
20000892:	429a      	cmp	r2, r3
20000894:	d107      	bne.n	200008a6 <do_servos_manual+0x1ea>
    	state->Y_axis != last_state->Y_axis ) {
20000896:	687b      	ldr	r3, [r7, #4]
20000898:	78da      	ldrb	r2, [r3, #3]
2000089a:	683b      	ldr	r3, [r7, #0]
2000089c:	78db      	ldrb	r3, [r3, #3]
    	printf("Setting zero location for servos\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
2000089e:	b252      	sxtb	r2, r2
200008a0:	b25b      	sxtb	r3, r3
200008a2:	429a      	cmp	r2, r3
200008a4:	d016      	beq.n	200008d4 <do_servos_manual+0x218>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
200008a6:	6878      	ldr	r0, [r7, #4]
200008a8:	f649 31e4 	movw	r1, #39908	; 0x9be4
200008ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008b0:	f000 fb76 	bl	20000fa0 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
200008b4:	f649 33e4 	movw	r3, #39908	; 0x9be4
200008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008bc:	681b      	ldr	r3, [r3, #0]
200008be:	4618      	mov	r0, r3
200008c0:	f000 fb8a 	bl	20000fd8 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
200008c4:	f649 33e4 	movw	r3, #39908	; 0x9be4
200008c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008cc:	685b      	ldr	r3, [r3, #4]
200008ce:	4618      	mov	r0, r3
200008d0:	f000 fbae 	bl	20001030 <set_y_servo_analog_pw>
    }
}
200008d4:	f107 0708 	add.w	r7, r7, #8
200008d8:	46bd      	mov	sp, r7
200008da:	bd80      	pop	{r7, pc}

200008dc <do_automatic>:
 *
 * This mode runs as its own decision loop, using the camera and
 * distance sensor to find the targets, and taking control of
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {
200008dc:	b580      	push	{r7, lr}
200008de:	b088      	sub	sp, #32
200008e0:	af00      	add	r7, sp, #0
200008e2:	6078      	str	r0, [r7, #4]
200008e4:	6039      	str	r1, [r7, #0]

    if (! n64_pressed(R)) {
200008e6:	687b      	ldr	r3, [r7, #4]
200008e8:	785b      	ldrb	r3, [r3, #1]
200008ea:	f003 0308 	and.w	r3, r3, #8
200008ee:	2b00      	cmp	r3, #0
200008f0:	f000 80b3 	beq.w	20000a5a <do_automatic+0x17e>
200008f4:	683b      	ldr	r3, [r7, #0]
200008f6:	785b      	ldrb	r3, [r3, #1]
200008f8:	f003 0308 	and.w	r3, r3, #8
200008fc:	2b00      	cmp	r3, #0
200008fe:	f040 80ae 	bne.w	20000a5e <do_automatic+0x182>
        return;
    }

    printf("Beginning seek-and-destroy!\r\n");
20000902:	f249 204c 	movw	r0, #37452	; 0x924c
20000906:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000090a:	f003 fa5b 	bl	20003dc4 <puts>

    int active = 1;
2000090e:	f04f 0301 	mov.w	r3, #1
20000912:	613b      	str	r3, [r7, #16]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
20000914:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000918:	f2c0 0302 	movt	r3, #2
2000091c:	617b      	str	r3, [r7, #20]
    uint32_t y_pw = SERVO_NEUTRAL;
2000091e:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000922:	f2c0 0302 	movt	r3, #2
20000926:	61bb      	str	r3, [r7, #24]
    uint8_t x_on_target = 0;
20000928:	f04f 0300 	mov.w	r3, #0
2000092c:	77bb      	strb	r3, [r7, #30]
    uint8_t y_on_target = 0;
2000092e:	f04f 0300 	mov.w	r3, #0
20000932:	77fb      	strb	r3, [r7, #31]

    while (active) {
20000934:	e08c      	b.n	20000a50 <do_automatic+0x174>

        if ( Pixy_get_target_location(&target) == -1 ) {
20000936:	f107 030c 	add.w	r3, r7, #12
2000093a:	4618      	mov	r0, r3
2000093c:	f000 fa5c 	bl	20000df8 <Pixy_get_target_location>
            // start a failure timeout timer
        }
        // else, target found, coordinates valid

        // X servo adjustment
        if (target.x < (PIXY_X_CENTER - PIXY_DEADZONE)) {
20000940:	89bb      	ldrh	r3, [r7, #12]
20000942:	b21b      	sxth	r3, r3
20000944:	2bc2      	cmp	r3, #194	; 0xc2
20000946:	dc08      	bgt.n	2000095a <do_automatic+0x7e>
            x_pw = SERVO_FULL_REVERSE; // go left
20000948:	f248 63a0 	movw	r3, #34464	; 0x86a0
2000094c:	f2c0 0301 	movt	r3, #1
20000950:	617b      	str	r3, [r7, #20]
            x_on_target = 0;
20000952:	f04f 0300 	mov.w	r3, #0
20000956:	77bb      	strb	r3, [r7, #30]
20000958:	e014      	b.n	20000984 <do_automatic+0xa8>
        }
        else if (target.x > (PIXY_X_CENTER + PIXY_DEADZONE)) {
2000095a:	89bb      	ldrh	r3, [r7, #12]
2000095c:	b21b      	sxth	r3, r3
2000095e:	2bcd      	cmp	r3, #205	; 0xcd
20000960:	dd08      	ble.n	20000974 <do_automatic+0x98>
            x_pw = SERVO_FULL_FORWARD; // go right
20000962:	f640 5340 	movw	r3, #3392	; 0xd40
20000966:	f2c0 0303 	movt	r3, #3
2000096a:	617b      	str	r3, [r7, #20]
            x_on_target = 0;
2000096c:	f04f 0300 	mov.w	r3, #0
20000970:	77bb      	strb	r3, [r7, #30]
20000972:	e007      	b.n	20000984 <do_automatic+0xa8>
        }
        else {
            x_pw = SERVO_NEUTRAL;
20000974:	f644 13f0 	movw	r3, #18928	; 0x49f0
20000978:	f2c0 0302 	movt	r3, #2
2000097c:	617b      	str	r3, [r7, #20]
            x_on_target = 1;
2000097e:	f04f 0301 	mov.w	r3, #1
20000982:	77bb      	strb	r3, [r7, #30]
        }

        // Y servo adjustment
        if (target.y < (PIXY_Y_CENTER - PIXY_DEADZONE)) {
20000984:	89fb      	ldrh	r3, [r7, #14]
20000986:	b21b      	sxth	r3, r3
20000988:	2b9a      	cmp	r3, #154	; 0x9a
2000098a:	dc08      	bgt.n	2000099e <do_automatic+0xc2>
            y_pw = SERVO_FULL_FORWARD; // go down
2000098c:	f640 5340 	movw	r3, #3392	; 0xd40
20000990:	f2c0 0303 	movt	r3, #3
20000994:	61bb      	str	r3, [r7, #24]
            y_on_target = 0;
20000996:	f04f 0300 	mov.w	r3, #0
2000099a:	77fb      	strb	r3, [r7, #31]
2000099c:	e014      	b.n	200009c8 <do_automatic+0xec>
        }
        else if (target.y > (PIXY_Y_CENTER + PIXY_DEADZONE)) {
2000099e:	89fb      	ldrh	r3, [r7, #14]
200009a0:	b21b      	sxth	r3, r3
200009a2:	2ba5      	cmp	r3, #165	; 0xa5
200009a4:	dd08      	ble.n	200009b8 <do_automatic+0xdc>
            y_pw = SERVO_FULL_REVERSE; // go up
200009a6:	f248 63a0 	movw	r3, #34464	; 0x86a0
200009aa:	f2c0 0301 	movt	r3, #1
200009ae:	61bb      	str	r3, [r7, #24]
            y_on_target = 0;
200009b0:	f04f 0300 	mov.w	r3, #0
200009b4:	77fb      	strb	r3, [r7, #31]
200009b6:	e007      	b.n	200009c8 <do_automatic+0xec>
        }
        else {
            y_pw = SERVO_NEUTRAL;
200009b8:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009bc:	f2c0 0302 	movt	r3, #2
200009c0:	61bb      	str	r3, [r7, #24]
            y_on_target = 1;
200009c2:	f04f 0301 	mov.w	r3, #1
200009c6:	77fb      	strb	r3, [r7, #31]
        }

        // set the servos
        set_x_servo_analog_pw(x_pw);
200009c8:	6978      	ldr	r0, [r7, #20]
200009ca:	f000 fb05 	bl	20000fd8 <set_x_servo_analog_pw>
        set_y_servo_analog_pw(y_pw);
200009ce:	69b8      	ldr	r0, [r7, #24]
200009d0:	f000 fb2e 	bl	20001030 <set_y_servo_analog_pw>

        // fire a dart, then exit the loop after getting n64 state
        if (x_on_target && y_on_target) {
200009d4:	7fbb      	ldrb	r3, [r7, #30]
200009d6:	2b00      	cmp	r3, #0
200009d8:	d009      	beq.n	200009ee <do_automatic+0x112>
200009da:	7ffb      	ldrb	r3, [r7, #31]
200009dc:	2b00      	cmp	r3, #0
200009de:	d006      	beq.n	200009ee <do_automatic+0x112>
            trigger_solenoid_activate(TRIGGER_DURATION);
200009e0:	f04f 001e 	mov.w	r0, #30
200009e4:	f7ff fd6e 	bl	200004c4 <trigger_solenoid_activate>
            active = 0;
200009e8:	f04f 0300 	mov.w	r3, #0
200009ec:	613b      	str	r3, [r7, #16]
        }

        if (n64_pressed(B)) {
200009ee:	687b      	ldr	r3, [r7, #4]
200009f0:	781b      	ldrb	r3, [r3, #0]
200009f2:	f003 0302 	and.w	r3, r3, #2
200009f6:	2b00      	cmp	r3, #0
200009f8:	d01c      	beq.n	20000a34 <do_automatic+0x158>
200009fa:	683b      	ldr	r3, [r7, #0]
200009fc:	781b      	ldrb	r3, [r3, #0]
200009fe:	f003 0302 	and.w	r3, r3, #2
20000a02:	2b00      	cmp	r3, #0
20000a04:	d116      	bne.n	20000a34 <do_automatic+0x158>
            active = 0;
20000a06:	f04f 0300 	mov.w	r3, #0
20000a0a:	613b      	str	r3, [r7, #16]
            servo_do(X_SET_NEUTRAL);
20000a0c:	f240 1304 	movw	r3, #260	; 0x104
20000a10:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a14:	f04f 0200 	mov.w	r2, #0
20000a18:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000a1a:	f240 1344 	movw	r3, #324	; 0x144
20000a1e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000a22:	f04f 0200 	mov.w	r2, #0
20000a26:	601a      	str	r2, [r3, #0]
            printf("Aborting seek-and-destroy\r\n");
20000a28:	f249 206c 	movw	r0, #37484	; 0x926c
20000a2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a30:	f003 f9c8 	bl	20003dc4 <puts>
        }

        *last_state = *state;
20000a34:	683a      	ldr	r2, [r7, #0]
20000a36:	687b      	ldr	r3, [r7, #4]
20000a38:	4611      	mov	r1, r2
20000a3a:	461a      	mov	r2, r3
20000a3c:	f04f 0304 	mov.w	r3, #4
20000a40:	4608      	mov	r0, r1
20000a42:	4611      	mov	r1, r2
20000a44:	461a      	mov	r2, r3
20000a46:	f003 f819 	bl	20003a7c <memcpy>
        n64_get_state( state );
20000a4a:	6878      	ldr	r0, [r7, #4]
20000a4c:	f000 fa38 	bl	20000ec0 <n64_get_state>
    uint32_t x_pw = SERVO_NEUTRAL;
    uint32_t y_pw = SERVO_NEUTRAL;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;

    while (active) {
20000a50:	693b      	ldr	r3, [r7, #16]
20000a52:	2b00      	cmp	r3, #0
20000a54:	f47f af6f 	bne.w	20000936 <do_automatic+0x5a>
20000a58:	e002      	b.n	20000a60 <do_automatic+0x184>
 * the servos and trigger to accomplish this.
 */
void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if (! n64_pressed(R)) {
        return;
20000a5a:	bf00      	nop
20000a5c:	e000      	b.n	20000a60 <do_automatic+0x184>
20000a5e:	bf00      	nop
        }

        *last_state = *state;
        n64_get_state( state );
    }
}
20000a60:	f107 0720 	add.w	r7, r7, #32
20000a64:	46bd      	mov	sp, r7
20000a66:	bd80      	pop	{r7, pc}

20000a68 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20000a68:	b580      	push	{r7, lr}
20000a6a:	b084      	sub	sp, #16
20000a6c:	af00      	add	r7, sp, #0
20000a6e:	4603      	mov	r3, r0
20000a70:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a72:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20000a76:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a7a:	f04f 0100 	mov.w	r1, #0
20000a7e:	f001 f8f1 	bl	20001c64 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
20000a82:	79fb      	ldrb	r3, [r7, #7]
20000a84:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20000a88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a8c:	4619      	mov	r1, r3
20000a8e:	f001 f9b5 	bl	20001dfc <MSS_SPI_transfer_frame>
20000a92:	4603      	mov	r3, r0
20000a94:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a96:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20000a9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a9e:	f04f 0100 	mov.w	r1, #0
20000aa2:	f001 f963 	bl	20001d6c <MSS_SPI_clear_slave_select>

    return in_rx;
20000aa6:	7bfb      	ldrb	r3, [r7, #15]
}
20000aa8:	4618      	mov	r0, r3
20000aaa:	f107 0710 	add.w	r7, r7, #16
20000aae:	46bd      	mov	sp, r7
20000ab0:	bd80      	pop	{r7, pc}
20000ab2:	bf00      	nop

20000ab4 <getWord>:

uint16_t getWord() {
20000ab4:	b580      	push	{r7, lr}
20000ab6:	b082      	sub	sp, #8
20000ab8:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
20000aba:	f04f 0300 	mov.w	r3, #0
20000abe:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
20000ac0:	f649 432c 	movw	r3, #39980	; 0x9c2c
20000ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac8:	781b      	ldrb	r3, [r3, #0]
20000aca:	2b00      	cmp	r3, #0
20000acc:	d035      	beq.n	20000b3a <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
20000ace:	f04f 005b 	mov.w	r0, #91	; 0x5b
20000ad2:	f7ff ffc9 	bl	20000a68 <getByte>
20000ad6:	4603      	mov	r3, r0
20000ad8:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
20000ada:	f649 432d 	movw	r3, #39981	; 0x9c2d
20000ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae2:	781a      	ldrb	r2, [r3, #0]
20000ae4:	4611      	mov	r1, r2
20000ae6:	f649 33ec 	movw	r3, #39916	; 0x9bec
20000aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aee:	5c5b      	ldrb	r3, [r3, r1]
20000af0:	71fb      	strb	r3, [r7, #7]
20000af2:	f102 0301 	add.w	r3, r2, #1
20000af6:	b2da      	uxtb	r2, r3
20000af8:	f649 432d 	movw	r3, #39981	; 0x9c2d
20000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b00:	701a      	strb	r2, [r3, #0]
        g_outLen--;
20000b02:	f649 432c 	movw	r3, #39980	; 0x9c2c
20000b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b0a:	781b      	ldrb	r3, [r3, #0]
20000b0c:	f103 33ff 	add.w	r3, r3, #4294967295
20000b10:	b2da      	uxtb	r2, r3
20000b12:	f649 432c 	movw	r3, #39980	; 0x9c2c
20000b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b1a:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20000b1c:	f649 432d 	movw	r3, #39981	; 0x9c2d
20000b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b24:	781b      	ldrb	r3, [r3, #0]
20000b26:	2b40      	cmp	r3, #64	; 0x40
20000b28:	d10e      	bne.n	20000b48 <getWord+0x94>
            g_outReadIndex = 0;
20000b2a:	f649 432d 	movw	r3, #39981	; 0x9c2d
20000b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b32:	f04f 0200 	mov.w	r2, #0
20000b36:	701a      	strb	r2, [r3, #0]
20000b38:	e007      	b.n	20000b4a <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20000b3a:	f04f 005a 	mov.w	r0, #90	; 0x5a
20000b3e:	f7ff ff93 	bl	20000a68 <getByte>
20000b42:	4603      	mov	r3, r0
20000b44:	80bb      	strh	r3, [r7, #4]
20000b46:	e000      	b.n	20000b4a <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20000b48:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20000b4a:	88bb      	ldrh	r3, [r7, #4]
20000b4c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000b50:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
20000b52:	79fb      	ldrb	r3, [r7, #7]
20000b54:	4618      	mov	r0, r3
20000b56:	f7ff ff87 	bl	20000a68 <getByte>
20000b5a:	4603      	mov	r3, r0
20000b5c:	71bb      	strb	r3, [r7, #6]
    w |= c;
20000b5e:	79ba      	ldrb	r2, [r7, #6]
20000b60:	88bb      	ldrh	r3, [r7, #4]
20000b62:	ea42 0303 	orr.w	r3, r2, r3
20000b66:	80bb      	strh	r3, [r7, #4]

    return w;
20000b68:	88bb      	ldrh	r3, [r7, #4]
}
20000b6a:	4618      	mov	r0, r3
20000b6c:	f107 0708 	add.w	r7, r7, #8
20000b70:	46bd      	mov	sp, r7
20000b72:	bd80      	pop	{r7, pc}

20000b74 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20000b74:	b580      	push	{r7, lr}
20000b76:	b084      	sub	sp, #16
20000b78:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20000b7a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20000b7e:	f002 fca3 	bl	200034c8 <malloc>
20000b82:	4603      	mov	r3, r0
20000b84:	461a      	mov	r2, r3
20000b86:	f649 4370 	movw	r3, #40048	; 0x9c70
20000b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b8e:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20000b90:	f04f 0308 	mov.w	r3, #8
20000b94:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
20000b96:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20000b9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b9e:	f000 fe87 	bl	200018b0 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20000ba2:	79fb      	ldrb	r3, [r7, #7]
20000ba4:	9300      	str	r3, [sp, #0]
20000ba6:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20000baa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bae:	f04f 0100 	mov.w	r1, #0
20000bb2:	f04f 0200 	mov.w	r2, #0
20000bb6:	f04f 0307 	mov.w	r3, #7
20000bba:	f000 ffc3 	bl	20001b44 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pix documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20000bbe:	f107 0708 	add.w	r7, r7, #8
20000bc2:	46bd      	mov	sp, r7
20000bc4:	bd80      	pop	{r7, pc}
20000bc6:	bf00      	nop

20000bc8 <Pixy_get_start>:

int Pixy_get_start(void) {
20000bc8:	b580      	push	{r7, lr}
20000bca:	b082      	sub	sp, #8
20000bcc:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
20000bce:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000bd2:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
20000bd4:	f7ff ff6e 	bl	20000ab4 <getWord>
20000bd8:	4603      	mov	r3, r0
20000bda:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
20000bdc:	88bb      	ldrh	r3, [r7, #4]
20000bde:	2b00      	cmp	r3, #0
20000be0:	d105      	bne.n	20000bee <Pixy_get_start+0x26>
20000be2:	88fb      	ldrh	r3, [r7, #6]
20000be4:	2b00      	cmp	r3, #0
20000be6:	d102      	bne.n	20000bee <Pixy_get_start+0x26>
            return 0;  // no start code
20000be8:	f04f 0300 	mov.w	r3, #0
20000bec:	e033      	b.n	20000c56 <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20000bee:	88ba      	ldrh	r2, [r7, #4]
20000bf0:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000bf4:	429a      	cmp	r2, r3
20000bf6:	d10e      	bne.n	20000c16 <Pixy_get_start+0x4e>
20000bf8:	88fa      	ldrh	r2, [r7, #6]
20000bfa:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000bfe:	429a      	cmp	r2, r3
20000c00:	d109      	bne.n	20000c16 <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
20000c02:	f649 4374 	movw	r3, #40052	; 0x9c74
20000c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0a:	f04f 0200 	mov.w	r2, #0
20000c0e:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
20000c10:	f04f 0301 	mov.w	r3, #1
20000c14:	e01f      	b.n	20000c56 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20000c16:	88ba      	ldrh	r2, [r7, #4]
20000c18:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000c1c:	429a      	cmp	r2, r3
20000c1e:	d10e      	bne.n	20000c3e <Pixy_get_start+0x76>
20000c20:	88fa      	ldrh	r2, [r7, #6]
20000c22:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000c26:	429a      	cmp	r2, r3
20000c28:	d109      	bne.n	20000c3e <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20000c2a:	f649 4374 	movw	r3, #40052	; 0x9c74
20000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c32:	f04f 0201 	mov.w	r2, #1
20000c36:	701a      	strb	r2, [r3, #0]
            return 1;
20000c38:	f04f 0301 	mov.w	r3, #1
20000c3c:	e00b      	b.n	20000c56 <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20000c3e:	88ba      	ldrh	r2, [r7, #4]
20000c40:	f245 53aa 	movw	r3, #21930	; 0x55aa
20000c44:	429a      	cmp	r2, r3
20000c46:	d103      	bne.n	20000c50 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20000c48:	f04f 0000 	mov.w	r0, #0
20000c4c:	f7ff ff0c 	bl	20000a68 <getByte>

        lastw = w;
20000c50:	88bb      	ldrh	r3, [r7, #4]
20000c52:	80fb      	strh	r3, [r7, #6]
    }
20000c54:	e7be      	b.n	20000bd4 <Pixy_get_start+0xc>
}
20000c56:	4618      	mov	r0, r3
20000c58:	f107 0708 	add.w	r7, r7, #8
20000c5c:	46bd      	mov	sp, r7
20000c5e:	bd80      	pop	{r7, pc}

20000c60 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20000c60:	b580      	push	{r7, lr}
20000c62:	b086      	sub	sp, #24
20000c64:	af00      	add	r7, sp, #0
20000c66:	4603      	mov	r3, r0
20000c68:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20000c6a:	f649 4330 	movw	r3, #39984	; 0x9c30
20000c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c72:	681b      	ldr	r3, [r3, #0]
20000c74:	2b00      	cmp	r3, #0
20000c76:	d107      	bne.n	20000c88 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20000c78:	f7ff ffa6 	bl	20000bc8 <Pixy_get_start>
20000c7c:	4603      	mov	r3, r0
20000c7e:	2b00      	cmp	r3, #0
20000c80:	d10a      	bne.n	20000c98 <Pixy_get_blocks+0x38>
            return 0;
20000c82:	f04f 0300 	mov.w	r3, #0
20000c86:	e0b1      	b.n	20000dec <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20000c88:	f649 4330 	movw	r3, #39984	; 0x9c30
20000c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c90:	f04f 0200 	mov.w	r2, #0
20000c94:	601a      	str	r2, [r3, #0]
20000c96:	e000      	b.n	20000c9a <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20000c98:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000c9a:	f04f 0300 	mov.w	r3, #0
20000c9e:	81fb      	strh	r3, [r7, #14]
20000ca0:	e09b      	b.n	20000dda <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20000ca2:	f7ff ff07 	bl	20000ab4 <getWord>
20000ca6:	4603      	mov	r3, r0
20000ca8:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20000caa:	8a3a      	ldrh	r2, [r7, #16]
20000cac:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000cb0:	429a      	cmp	r2, r3
20000cb2:	d10f      	bne.n	20000cd4 <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
20000cb4:	f649 4330 	movw	r3, #39984	; 0x9c30
20000cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cbc:	f04f 0201 	mov.w	r2, #1
20000cc0:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
20000cc2:	f649 4374 	movw	r3, #40052	; 0x9c74
20000cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cca:	f04f 0200 	mov.w	r2, #0
20000cce:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000cd0:	89fb      	ldrh	r3, [r7, #14]
20000cd2:	e08b      	b.n	20000dec <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
20000cd4:	8a3a      	ldrh	r2, [r7, #16]
20000cd6:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000cda:	429a      	cmp	r2, r3
20000cdc:	d10f      	bne.n	20000cfe <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
20000cde:	f649 4330 	movw	r3, #39984	; 0x9c30
20000ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce6:	f04f 0201 	mov.w	r2, #1
20000cea:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
20000cec:	f649 4374 	movw	r3, #40052	; 0x9c74
20000cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf4:	f04f 0201 	mov.w	r2, #1
20000cf8:	701a      	strb	r2, [r3, #0]
            return blockCount;
20000cfa:	89fb      	ldrh	r3, [r7, #14]
20000cfc:	e076      	b.n	20000dec <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
20000cfe:	8a3b      	ldrh	r3, [r7, #16]
20000d00:	2b00      	cmp	r3, #0
20000d02:	d101      	bne.n	20000d08 <Pixy_get_blocks+0xa8>
            return blockCount;
20000d04:	89fb      	ldrh	r3, [r7, #14]
20000d06:	e071      	b.n	20000dec <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
20000d08:	f649 4370 	movw	r3, #40048	; 0x9c70
20000d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d10:	6819      	ldr	r1, [r3, #0]
20000d12:	89fa      	ldrh	r2, [r7, #14]
20000d14:	4613      	mov	r3, r2
20000d16:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d1a:	4413      	add	r3, r2
20000d1c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000d20:	440b      	add	r3, r1
20000d22:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000d24:	f04f 0300 	mov.w	r3, #0
20000d28:	72fb      	strb	r3, [r7, #11]
20000d2a:	f04f 0300 	mov.w	r3, #0
20000d2e:	827b      	strh	r3, [r7, #18]
20000d30:	e021      	b.n	20000d76 <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
20000d32:	f649 4374 	movw	r3, #40052	; 0x9c74
20000d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d3a:	781b      	ldrb	r3, [r3, #0]
20000d3c:	2b00      	cmp	r3, #0
20000d3e:	d107      	bne.n	20000d50 <Pixy_get_blocks+0xf0>
20000d40:	7afb      	ldrb	r3, [r7, #11]
20000d42:	2b04      	cmp	r3, #4
20000d44:	d904      	bls.n	20000d50 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
20000d46:	697b      	ldr	r3, [r7, #20]
20000d48:	f04f 0200 	mov.w	r2, #0
20000d4c:	815a      	strh	r2, [r3, #10]
                break;
20000d4e:	e015      	b.n	20000d7c <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20000d50:	f7ff feb0 	bl	20000ab4 <getWord>
20000d54:	4603      	mov	r3, r0
20000d56:	81bb      	strh	r3, [r7, #12]
            sum += w;
20000d58:	8a7a      	ldrh	r2, [r7, #18]
20000d5a:	89bb      	ldrh	r3, [r7, #12]
20000d5c:	4413      	add	r3, r2
20000d5e:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20000d60:	697a      	ldr	r2, [r7, #20]
20000d62:	7afb      	ldrb	r3, [r7, #11]
20000d64:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000d68:	4413      	add	r3, r2
20000d6a:	89ba      	ldrh	r2, [r7, #12]
20000d6c:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20000d6e:	7afb      	ldrb	r3, [r7, #11]
20000d70:	f103 0301 	add.w	r3, r3, #1
20000d74:	72fb      	strb	r3, [r7, #11]
20000d76:	7afb      	ldrb	r3, [r7, #11]
20000d78:	2b05      	cmp	r3, #5
20000d7a:	d9da      	bls.n	20000d32 <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20000d7c:	8a3a      	ldrh	r2, [r7, #16]
20000d7e:	8a7b      	ldrh	r3, [r7, #18]
20000d80:	429a      	cmp	r2, r3
20000d82:	d104      	bne.n	20000d8e <Pixy_get_blocks+0x12e>
            blockCount++;
20000d84:	89fb      	ldrh	r3, [r7, #14]
20000d86:	f103 0301 	add.w	r3, r3, #1
20000d8a:	81fb      	strh	r3, [r7, #14]
20000d8c:	e005      	b.n	20000d9a <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20000d8e:	f249 2088 	movw	r0, #37512	; 0x9288
20000d92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d96:	f003 f815 	bl	20003dc4 <puts>

        w = getWord();
20000d9a:	f7ff fe8b 	bl	20000ab4 <getWord>
20000d9e:	4603      	mov	r3, r0
20000da0:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
20000da2:	89ba      	ldrh	r2, [r7, #12]
20000da4:	f64a 2355 	movw	r3, #43605	; 0xaa55
20000da8:	429a      	cmp	r2, r3
20000daa:	d107      	bne.n	20000dbc <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20000dac:	f649 4374 	movw	r3, #40052	; 0x9c74
20000db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db4:	f04f 0200 	mov.w	r2, #0
20000db8:	701a      	strb	r2, [r3, #0]
20000dba:	e00e      	b.n	20000dda <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
20000dbc:	89ba      	ldrh	r2, [r7, #12]
20000dbe:	f64a 2356 	movw	r3, #43606	; 0xaa56
20000dc2:	429a      	cmp	r2, r3
20000dc4:	d107      	bne.n	20000dd6 <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
20000dc6:	f649 4374 	movw	r3, #40052	; 0x9c74
20000dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dce:	f04f 0201 	mov.w	r2, #1
20000dd2:	701a      	strb	r2, [r3, #0]
20000dd4:	e001      	b.n	20000dda <Pixy_get_blocks+0x17a>
        else
            return blockCount;
20000dd6:	89fb      	ldrh	r3, [r7, #14]
20000dd8:	e008      	b.n	20000dec <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20000dda:	89fa      	ldrh	r2, [r7, #14]
20000ddc:	88fb      	ldrh	r3, [r7, #6]
20000dde:	429a      	cmp	r2, r3
20000de0:	d203      	bcs.n	20000dea <Pixy_get_blocks+0x18a>
20000de2:	89fb      	ldrh	r3, [r7, #14]
20000de4:	2b63      	cmp	r3, #99	; 0x63
20000de6:	f67f af5c 	bls.w	20000ca2 <Pixy_get_blocks+0x42>
20000dea:	e7ff      	b.n	20000dec <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
20000dec:	4618      	mov	r0, r3
20000dee:	f107 0718 	add.w	r7, r7, #24
20000df2:	46bd      	mov	sp, r7
20000df4:	bd80      	pop	{r7, pc}
20000df6:	bf00      	nop

20000df8 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
20000df8:	b580      	push	{r7, lr}
20000dfa:	b082      	sub	sp, #8
20000dfc:	af00      	add	r7, sp, #0
20000dfe:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20000e00:	f04f 0001 	mov.w	r0, #1
20000e04:	f7ff ff2c 	bl	20000c60 <Pixy_get_blocks>
20000e08:	4603      	mov	r3, r0
20000e0a:	2b00      	cmp	r3, #0
20000e0c:	d102      	bne.n	20000e14 <Pixy_get_target_location+0x1c>
        return -1;
20000e0e:	f04f 33ff 	mov.w	r3, #4294967295
20000e12:	e013      	b.n	20000e3c <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
20000e14:	f649 4370 	movw	r3, #40048	; 0x9c70
20000e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e1c:	681b      	ldr	r3, [r3, #0]
20000e1e:	885b      	ldrh	r3, [r3, #2]
20000e20:	461a      	mov	r2, r3
20000e22:	687b      	ldr	r3, [r7, #4]
20000e24:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
20000e26:	f649 4370 	movw	r3, #40048	; 0x9c70
20000e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e2e:	681b      	ldr	r3, [r3, #0]
20000e30:	889b      	ldrh	r3, [r3, #4]
20000e32:	461a      	mov	r2, r3
20000e34:	687b      	ldr	r3, [r7, #4]
20000e36:	805a      	strh	r2, [r3, #2]

    return 0;
20000e38:	f04f 0300 	mov.w	r3, #0
}
20000e3c:	4618      	mov	r0, r3
20000e3e:	f107 0708 	add.w	r7, r7, #8
20000e42:	46bd      	mov	sp, r7
20000e44:	bd80      	pop	{r7, pc}
20000e46:	bf00      	nop

20000e48 <print_distance>:
	float distance_count = (float)(*address);
	return (distance_count * MULTIPLIER);
}

void print_distance()
{
20000e48:	b580      	push	{r7, lr}
20000e4a:	b082      	sub	sp, #8
20000e4c:	af00      	add	r7, sp, #0
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
20000e4e:	f240 2300 	movw	r3, #512	; 0x200
20000e52:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000e56:	603b      	str	r3, [r7, #0]
	float distance = (*distance_count) * MULTIPLIER;
20000e58:	683b      	ldr	r3, [r7, #0]
20000e5a:	681b      	ldr	r3, [r3, #0]
20000e5c:	4618      	mov	r0, r3
20000e5e:	f002 f82b 	bl	20002eb8 <__aeabi_ui2d>
20000e62:	4602      	mov	r2, r0
20000e64:	460b      	mov	r3, r1
20000e66:	4610      	mov	r0, r2
20000e68:	4619      	mov	r1, r3
20000e6a:	a313      	add	r3, pc, #76	; (adr r3, 20000eb8 <print_distance+0x70>)
20000e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
20000e70:	f002 f898 	bl	20002fa4 <__aeabi_dmul>
20000e74:	4602      	mov	r2, r0
20000e76:	460b      	mov	r3, r1
20000e78:	4610      	mov	r0, r2
20000e7a:	4619      	mov	r1, r3
20000e7c:	f002 faa4 	bl	200033c8 <__aeabi_d2f>
20000e80:	4603      	mov	r3, r0
20000e82:	607b      	str	r3, [r7, #4]
	//printf("Mult: %f\r\n", MULTIPLIER);
	printf("Distance (clk_counts): %d\r\n", *distance_count);
20000e84:	683b      	ldr	r3, [r7, #0]
20000e86:	681b      	ldr	r3, [r3, #0]
20000e88:	f249 20cc 	movw	r0, #37580	; 0x92cc
20000e8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e90:	4619      	mov	r1, r3
20000e92:	f002 ff29 	bl	20003ce8 <printf>
	printf("Distance (m): %f\r\n\r\n", distance);
20000e96:	6878      	ldr	r0, [r7, #4]
20000e98:	f002 f830 	bl	20002efc <__aeabi_f2d>
20000e9c:	4602      	mov	r2, r0
20000e9e:	460b      	mov	r3, r1
20000ea0:	f249 20e8 	movw	r0, #37608	; 0x92e8
20000ea4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ea8:	f002 ff1e 	bl	20003ce8 <printf>
}
20000eac:	f107 0708 	add.w	r7, r7, #8
20000eb0:	46bd      	mov	sp, r7
20000eb2:	bd80      	pop	{r7, pc}
20000eb4:	f3af 8000 	nop.w
20000eb8:	febd331c 	.word	0xfebd331c
20000ebc:	3f5c4f4c 	.word	0x3f5c4f4c

20000ec0 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
20000ec0:	b580      	push	{r7, lr}
20000ec2:	b084      	sub	sp, #16
20000ec4:	af00      	add	r7, sp, #0
20000ec6:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
20000ec8:	f240 0300 	movw	r3, #0
20000ecc:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ed0:	60fb      	str	r3, [r7, #12]
    *state = *address;
20000ed2:	687a      	ldr	r2, [r7, #4]
20000ed4:	68fb      	ldr	r3, [r7, #12]
20000ed6:	4611      	mov	r1, r2
20000ed8:	461a      	mov	r2, r3
20000eda:	f04f 0304 	mov.w	r3, #4
20000ede:	4608      	mov	r0, r1
20000ee0:	4611      	mov	r1, r2
20000ee2:	461a      	mov	r2, r3
20000ee4:	f002 fdca 	bl	20003a7c <memcpy>
}
20000ee8:	f107 0710 	add.w	r7, r7, #16
20000eec:	46bd      	mov	sp, r7
20000eee:	bd80      	pop	{r7, pc}

20000ef0 <n64_reset>:

// send a reset signal
void n64_reset()
{
20000ef0:	b480      	push	{r7}
20000ef2:	b083      	sub	sp, #12
20000ef4:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000ef6:	f240 0300 	movw	r3, #0
20000efa:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000efe:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
20000f00:	687b      	ldr	r3, [r7, #4]
20000f02:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000f06:	601a      	str	r2, [r3, #0]
}
20000f08:	f107 070c 	add.w	r7, r7, #12
20000f0c:	46bd      	mov	sp, r7
20000f0e:	bc80      	pop	{r7}
20000f10:	4770      	bx	lr
20000f12:	bf00      	nop

20000f14 <n64_enable>:

// enable button polling
void n64_enable()
{
20000f14:	b480      	push	{r7}
20000f16:	b083      	sub	sp, #12
20000f18:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20000f1a:	f240 0300 	movw	r3, #0
20000f1e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000f22:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
20000f24:	687b      	ldr	r3, [r7, #4]
20000f26:	f04f 0201 	mov.w	r2, #1
20000f2a:	601a      	str	r2, [r3, #0]
}
20000f2c:	f107 070c 	add.w	r7, r7, #12
20000f30:	46bd      	mov	sp, r7
20000f32:	bc80      	pop	{r7}
20000f34:	4770      	bx	lr
20000f36:	bf00      	nop

20000f38 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20000f38:	b480      	push	{r7}
20000f3a:	b085      	sub	sp, #20
20000f3c:	af00      	add	r7, sp, #0
20000f3e:	4603      	mov	r3, r0
20000f40:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
20000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f46:	2b06      	cmp	r3, #6
20000f48:	dc07      	bgt.n	20000f5a <_map_n64_to_pwm_val+0x22>
20000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f4e:	f113 0f06 	cmn.w	r3, #6
20000f52:	db02      	blt.n	20000f5a <_map_n64_to_pwm_val+0x22>
		val = 0;
20000f54:	f04f 0300 	mov.w	r3, #0
20000f58:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20000f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f5e:	2b50      	cmp	r3, #80	; 0x50
20000f60:	dd03      	ble.n	20000f6a <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
20000f62:	f04f 0350 	mov.w	r3, #80	; 0x50
20000f66:	71fb      	strb	r3, [r7, #7]
20000f68:	e007      	b.n	20000f7a <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20000f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f6e:	f113 0f50 	cmn.w	r3, #80	; 0x50
20000f72:	da02      	bge.n	20000f7a <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
20000f74:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20000f78:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000f7e:	f240 2271 	movw	r2, #625	; 0x271
20000f82:	fb02 f303 	mul.w	r3, r2, r3
20000f86:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20000f88:	68fb      	ldr	r3, [r7, #12]
20000f8a:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20000f8e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
20000f92:	4618      	mov	r0, r3
20000f94:	f107 0714 	add.w	r7, r7, #20
20000f98:	46bd      	mov	sp, r7
20000f9a:	bc80      	pop	{r7}
20000f9c:	4770      	bx	lr
20000f9e:	bf00      	nop

20000fa0 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20000fa0:	b580      	push	{r7, lr}
20000fa2:	b082      	sub	sp, #8
20000fa4:	af00      	add	r7, sp, #0
20000fa6:	6078      	str	r0, [r7, #4]
20000fa8:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20000faa:	687b      	ldr	r3, [r7, #4]
20000fac:	789b      	ldrb	r3, [r3, #2]
20000fae:	b25b      	sxtb	r3, r3
20000fb0:	4618      	mov	r0, r3
20000fb2:	f7ff ffc1 	bl	20000f38 <_map_n64_to_pwm_val>
20000fb6:	4602      	mov	r2, r0
20000fb8:	683b      	ldr	r3, [r7, #0]
20000fba:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
20000fbc:	687b      	ldr	r3, [r7, #4]
20000fbe:	78db      	ldrb	r3, [r3, #3]
20000fc0:	b25b      	sxtb	r3, r3
20000fc2:	4618      	mov	r0, r3
20000fc4:	f7ff ffb8 	bl	20000f38 <_map_n64_to_pwm_val>
20000fc8:	4602      	mov	r2, r0
20000fca:	683b      	ldr	r3, [r7, #0]
20000fcc:	605a      	str	r2, [r3, #4]
}
20000fce:	f107 0708 	add.w	r7, r7, #8
20000fd2:	46bd      	mov	sp, r7
20000fd4:	bd80      	pop	{r7, pc}
20000fd6:	bf00      	nop

20000fd8 <set_x_servo_analog_pw>:

#include "servo_control.h"

//void servo_do(uint32_t* addr) {*addr = (uint32_t) 170000;}

void set_x_servo_analog_pw(uint32_t new_pw) {
20000fd8:	b580      	push	{r7, lr}
20000fda:	b084      	sub	sp, #16
20000fdc:	af00      	add	r7, sp, #0
20000fde:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20000fe0:	f249 63c0 	movw	r3, #38592	; 0x96c0
20000fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe8:	681b      	ldr	r3, [r3, #0]
20000fea:	687a      	ldr	r2, [r7, #4]
20000fec:	429a      	cmp	r2, r3
20000fee:	d01a      	beq.n	20001026 <set_x_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
20000ff0:	f240 1300 	movw	r3, #256	; 0x100
20000ff4:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000ff8:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20000ffa:	68fb      	ldr	r3, [r7, #12]
20000ffc:	687a      	ldr	r2, [r7, #4]
20000ffe:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001000:	f249 63c0 	movw	r3, #38592	; 0x96c0
20001004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001008:	687a      	ldr	r2, [r7, #4]
2000100a:	601a      	str	r2, [r3, #0]
    printf("X servo set to: %d\r\n", current_pw);
2000100c:	f249 63c0 	movw	r3, #38592	; 0x96c0
20001010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001014:	681b      	ldr	r3, [r3, #0]
20001016:	f249 3000 	movw	r0, #37632	; 0x9300
2000101a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000101e:	4619      	mov	r1, r3
20001020:	f002 fe62 	bl	20003ce8 <printf>
20001024:	e000      	b.n	20001028 <set_x_servo_analog_pw+0x50>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001026:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)X_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("X servo set to: %d\r\n", current_pw);
}
20001028:	f107 0710 	add.w	r7, r7, #16
2000102c:	46bd      	mov	sp, r7
2000102e:	bd80      	pop	{r7, pc}

20001030 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001030:	b580      	push	{r7, lr}
20001032:	b084      	sub	sp, #16
20001034:	af00      	add	r7, sp, #0
20001036:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001038:	f249 63bc 	movw	r3, #38588	; 0x96bc
2000103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001040:	681b      	ldr	r3, [r3, #0]
20001042:	687a      	ldr	r2, [r7, #4]
20001044:	429a      	cmp	r2, r3
20001046:	d01a      	beq.n	2000107e <set_y_servo_analog_pw+0x4e>
        return;
    }

    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
20001048:	f240 1340 	movw	r3, #320	; 0x140
2000104c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001050:	60fb      	str	r3, [r7, #12]
    *address = new_pw;
20001052:	68fb      	ldr	r3, [r7, #12]
20001054:	687a      	ldr	r2, [r7, #4]
20001056:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001058:	f249 63bc 	movw	r3, #38588	; 0x96bc
2000105c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001060:	687a      	ldr	r2, [r7, #4]
20001062:	601a      	str	r2, [r3, #0]
    printf("Y servo set to: %d\r\n", current_pw);
20001064:	f249 63bc 	movw	r3, #38588	; 0x96bc
20001068:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106c:	681b      	ldr	r3, [r3, #0]
2000106e:	f249 3018 	movw	r0, #37656	; 0x9318
20001072:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001076:	4619      	mov	r1, r3
20001078:	f002 fe36 	bl	20003ce8 <printf>
2000107c:	e000      	b.n	20001080 <set_y_servo_analog_pw+0x50>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
2000107e:	bf00      	nop
    volatile uint32_t* address = (volatile uint32_t*)Y_SET_SERVO;
    *address = new_pw;

    current_pw = new_pw;
    printf("Y servo set to: %d\r\n", current_pw);
}
20001080:	f107 0710 	add.w	r7, r7, #16
20001084:	46bd      	mov	sp, r7
20001086:	bd80      	pop	{r7, pc}

20001088 <servos_print_counts>:

void servos_print_counts() {
20001088:	b580      	push	{r7, lr}
2000108a:	b084      	sub	sp, #16
2000108c:	af00      	add	r7, sp, #0
	volatile uint32_t* x_f_count = (volatile uint32_t*)X_READ_FORWARD;
2000108e:	f240 1318 	movw	r3, #280	; 0x118
20001092:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001096:	603b      	str	r3, [r7, #0]
	volatile uint32_t* x_r_count = (volatile uint32_t*)X_READ_REVERSE;
20001098:	f240 131c 	movw	r3, #284	; 0x11c
2000109c:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010a0:	607b      	str	r3, [r7, #4]
	volatile uint32_t* y_f_count = (volatile uint32_t*)Y_READ_FORWARD;
200010a2:	f240 1358 	movw	r3, #344	; 0x158
200010a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010aa:	60bb      	str	r3, [r7, #8]
	volatile uint32_t* y_r_count = (volatile uint32_t*)Y_READ_REVERSE;
200010ac:	f240 135c 	movw	r3, #348	; 0x15c
200010b0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200010b4:	60fb      	str	r3, [r7, #12]

	printf("X Forward: %d,  X Reverse: %d\r\n", *x_f_count, *x_r_count);
200010b6:	683b      	ldr	r3, [r7, #0]
200010b8:	681a      	ldr	r2, [r3, #0]
200010ba:	687b      	ldr	r3, [r7, #4]
200010bc:	681b      	ldr	r3, [r3, #0]
200010be:	f249 3030 	movw	r0, #37680	; 0x9330
200010c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c6:	4611      	mov	r1, r2
200010c8:	461a      	mov	r2, r3
200010ca:	f002 fe0d 	bl	20003ce8 <printf>
	//printf("Y Forward: %d,  Y Reverse: %d\r\n", *y_f_count, *y_r_count);

}
200010ce:	f107 0710 	add.w	r7, r7, #16
200010d2:	46bd      	mov	sp, r7
200010d4:	bd80      	pop	{r7, pc}
200010d6:	bf00      	nop

200010d8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200010d8:	b480      	push	{r7}
200010da:	b083      	sub	sp, #12
200010dc:	af00      	add	r7, sp, #0
200010de:	6078      	str	r0, [r7, #4]
    return -1;
200010e0:	f04f 33ff 	mov.w	r3, #4294967295
}
200010e4:	4618      	mov	r0, r3
200010e6:	f107 070c 	add.w	r7, r7, #12
200010ea:	46bd      	mov	sp, r7
200010ec:	bc80      	pop	{r7}
200010ee:	4770      	bx	lr

200010f0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200010f0:	b480      	push	{r7}
200010f2:	b083      	sub	sp, #12
200010f4:	af00      	add	r7, sp, #0
200010f6:	6078      	str	r0, [r7, #4]
200010f8:	e7fe      	b.n	200010f8 <_exit+0x8>
200010fa:	bf00      	nop

200010fc <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200010fc:	b480      	push	{r7}
200010fe:	b083      	sub	sp, #12
20001100:	af00      	add	r7, sp, #0
20001102:	6078      	str	r0, [r7, #4]
20001104:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001106:	683b      	ldr	r3, [r7, #0]
20001108:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000110c:	605a      	str	r2, [r3, #4]
    return 0;
2000110e:	f04f 0300 	mov.w	r3, #0
}
20001112:	4618      	mov	r0, r3
20001114:	f107 070c 	add.w	r7, r7, #12
20001118:	46bd      	mov	sp, r7
2000111a:	bc80      	pop	{r7}
2000111c:	4770      	bx	lr
2000111e:	bf00      	nop

20001120 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001120:	b480      	push	{r7}
20001122:	b083      	sub	sp, #12
20001124:	af00      	add	r7, sp, #0
20001126:	6078      	str	r0, [r7, #4]
    return 1;
20001128:	f04f 0301 	mov.w	r3, #1
}
2000112c:	4618      	mov	r0, r3
2000112e:	f107 070c 	add.w	r7, r7, #12
20001132:	46bd      	mov	sp, r7
20001134:	bc80      	pop	{r7}
20001136:	4770      	bx	lr

20001138 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001138:	b480      	push	{r7}
2000113a:	b085      	sub	sp, #20
2000113c:	af00      	add	r7, sp, #0
2000113e:	60f8      	str	r0, [r7, #12]
20001140:	60b9      	str	r1, [r7, #8]
20001142:	607a      	str	r2, [r7, #4]
    return 0;
20001144:	f04f 0300 	mov.w	r3, #0
}
20001148:	4618      	mov	r0, r3
2000114a:	f107 0714 	add.w	r7, r7, #20
2000114e:	46bd      	mov	sp, r7
20001150:	bc80      	pop	{r7}
20001152:	4770      	bx	lr

20001154 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001154:	b480      	push	{r7}
20001156:	b085      	sub	sp, #20
20001158:	af00      	add	r7, sp, #0
2000115a:	60f8      	str	r0, [r7, #12]
2000115c:	60b9      	str	r1, [r7, #8]
2000115e:	607a      	str	r2, [r7, #4]
    return 0;
20001160:	f04f 0300 	mov.w	r3, #0
}
20001164:	4618      	mov	r0, r3
20001166:	f107 0714 	add.w	r7, r7, #20
2000116a:	46bd      	mov	sp, r7
2000116c:	bc80      	pop	{r7}
2000116e:	4770      	bx	lr

20001170 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001170:	b580      	push	{r7, lr}
20001172:	b084      	sub	sp, #16
20001174:	af00      	add	r7, sp, #0
20001176:	60f8      	str	r0, [r7, #12]
20001178:	60b9      	str	r1, [r7, #8]
2000117a:	607a      	str	r2, [r7, #4]
2000117c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000117e:	f649 4334 	movw	r3, #39988	; 0x9c34
20001182:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001186:	681b      	ldr	r3, [r3, #0]
20001188:	2b00      	cmp	r3, #0
2000118a:	d110      	bne.n	200011ae <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000118c:	f649 40a0 	movw	r0, #40096	; 0x9ca0
20001190:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001194:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001198:	f04f 0203 	mov.w	r2, #3
2000119c:	f000 f87e 	bl	2000129c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200011a0:	f649 4334 	movw	r3, #39988	; 0x9c34
200011a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a8:	f04f 0201 	mov.w	r2, #1
200011ac:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
200011ae:	683b      	ldr	r3, [r7, #0]
200011b0:	f649 40a0 	movw	r0, #40096	; 0x9ca0
200011b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011b8:	6879      	ldr	r1, [r7, #4]
200011ba:	461a      	mov	r2, r3
200011bc:	f000 f970 	bl	200014a0 <MSS_UART_polled_tx>
    
    return len;
200011c0:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
200011c2:	4618      	mov	r0, r3
200011c4:	f107 0710 	add.w	r7, r7, #16
200011c8:	46bd      	mov	sp, r7
200011ca:	bd80      	pop	{r7, pc}

200011cc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200011cc:	b580      	push	{r7, lr}
200011ce:	b084      	sub	sp, #16
200011d0:	af00      	add	r7, sp, #0
200011d2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200011d4:	f649 4338 	movw	r3, #39992	; 0x9c38
200011d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011dc:	681b      	ldr	r3, [r3, #0]
200011de:	2b00      	cmp	r3, #0
200011e0:	d108      	bne.n	200011f4 <_sbrk+0x28>
    {
      heap_end = &_end;
200011e2:	f649 4338 	movw	r3, #39992	; 0x9c38
200011e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ea:	f649 52d8 	movw	r2, #40408	; 0x9dd8
200011ee:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011f2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200011f4:	f649 4338 	movw	r3, #39992	; 0x9c38
200011f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011fc:	681b      	ldr	r3, [r3, #0]
200011fe:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001200:	f3ef 8308 	mrs	r3, MSP
20001204:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001206:	f649 4338 	movw	r3, #39992	; 0x9c38
2000120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000120e:	681a      	ldr	r2, [r3, #0]
20001210:	687b      	ldr	r3, [r7, #4]
20001212:	441a      	add	r2, r3
20001214:	68fb      	ldr	r3, [r7, #12]
20001216:	429a      	cmp	r2, r3
20001218:	d90f      	bls.n	2000123a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000121a:	f04f 0000 	mov.w	r0, #0
2000121e:	f04f 0101 	mov.w	r1, #1
20001222:	f249 3250 	movw	r2, #37712	; 0x9350
20001226:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000122a:	f04f 0319 	mov.w	r3, #25
2000122e:	f7ff ff9f 	bl	20001170 <_write_r>
      _exit (1);
20001232:	f04f 0001 	mov.w	r0, #1
20001236:	f7ff ff5b 	bl	200010f0 <_exit>
    }
  
    heap_end += incr;
2000123a:	f649 4338 	movw	r3, #39992	; 0x9c38
2000123e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001242:	681a      	ldr	r2, [r3, #0]
20001244:	687b      	ldr	r3, [r7, #4]
20001246:	441a      	add	r2, r3
20001248:	f649 4338 	movw	r3, #39992	; 0x9c38
2000124c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001250:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001252:	68bb      	ldr	r3, [r7, #8]
}
20001254:	4618      	mov	r0, r3
20001256:	f107 0710 	add.w	r7, r7, #16
2000125a:	46bd      	mov	sp, r7
2000125c:	bd80      	pop	{r7, pc}
2000125e:	bf00      	nop

20001260 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001260:	b480      	push	{r7}
20001262:	b083      	sub	sp, #12
20001264:	af00      	add	r7, sp, #0
20001266:	4603      	mov	r3, r0
20001268:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000126a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000126e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001272:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001276:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000127a:	88f9      	ldrh	r1, [r7, #6]
2000127c:	f001 011f 	and.w	r1, r1, #31
20001280:	f04f 0001 	mov.w	r0, #1
20001284:	fa00 f101 	lsl.w	r1, r0, r1
20001288:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000128c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001290:	f107 070c 	add.w	r7, r7, #12
20001294:	46bd      	mov	sp, r7
20001296:	bc80      	pop	{r7}
20001298:	4770      	bx	lr
2000129a:	bf00      	nop

2000129c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000129c:	b580      	push	{r7, lr}
2000129e:	b088      	sub	sp, #32
200012a0:	af00      	add	r7, sp, #0
200012a2:	60f8      	str	r0, [r7, #12]
200012a4:	60b9      	str	r1, [r7, #8]
200012a6:	4613      	mov	r3, r2
200012a8:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
200012aa:	f04f 0301 	mov.w	r3, #1
200012ae:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
200012b0:	f04f 0300 	mov.w	r3, #0
200012b4:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012b6:	68fa      	ldr	r2, [r7, #12]
200012b8:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c0:	429a      	cmp	r2, r3
200012c2:	d007      	beq.n	200012d4 <MSS_UART_init+0x38>
200012c4:	68fa      	ldr	r2, [r7, #12]
200012c6:	f649 4378 	movw	r3, #40056	; 0x9c78
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	429a      	cmp	r2, r3
200012d0:	d000      	beq.n	200012d4 <MSS_UART_init+0x38>
200012d2:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200012d4:	68bb      	ldr	r3, [r7, #8]
200012d6:	2b00      	cmp	r3, #0
200012d8:	d100      	bne.n	200012dc <MSS_UART_init+0x40>
200012da:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200012dc:	f001 f8e6 	bl	200024ac <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200012e0:	68fa      	ldr	r2, [r7, #12]
200012e2:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ea:	429a      	cmp	r2, r3
200012ec:	d12e      	bne.n	2000134c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200012ee:	68fb      	ldr	r3, [r7, #12]
200012f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200012f4:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200012f6:	68fb      	ldr	r3, [r7, #12]
200012f8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200012fc:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200012fe:	68fb      	ldr	r3, [r7, #12]
20001300:	f04f 020a 	mov.w	r2, #10
20001304:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001306:	f249 63cc 	movw	r3, #38604	; 0x96cc
2000130a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130e:	681b      	ldr	r3, [r3, #0]
20001310:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001312:	f242 0300 	movw	r3, #8192	; 0x2000
20001316:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000131a:	f242 0200 	movw	r2, #8192	; 0x2000
2000131e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001322:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001324:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001328:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
2000132a:	f04f 000a 	mov.w	r0, #10
2000132e:	f7ff ff97 	bl	20001260 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001332:	f242 0300 	movw	r3, #8192	; 0x2000
20001336:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000133a:	f242 0200 	movw	r2, #8192	; 0x2000
2000133e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001342:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001344:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001348:	631a      	str	r2, [r3, #48]	; 0x30
2000134a:	e031      	b.n	200013b0 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
2000134c:	68fa      	ldr	r2, [r7, #12]
2000134e:	f240 0300 	movw	r3, #0
20001352:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001356:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001358:	68fa      	ldr	r2, [r7, #12]
2000135a:	f240 0300 	movw	r3, #0
2000135e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001362:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001364:	68fb      	ldr	r3, [r7, #12]
20001366:	f04f 020b 	mov.w	r2, #11
2000136a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
2000136c:	f249 63d0 	movw	r3, #38608	; 0x96d0
20001370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001374:	681b      	ldr	r3, [r3, #0]
20001376:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001378:	f242 0300 	movw	r3, #8192	; 0x2000
2000137c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001380:	f242 0200 	movw	r2, #8192	; 0x2000
20001384:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001388:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000138a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000138e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001390:	f04f 000b 	mov.w	r0, #11
20001394:	f7ff ff64 	bl	20001260 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001398:	f242 0300 	movw	r3, #8192	; 0x2000
2000139c:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013a0:	f242 0200 	movw	r2, #8192	; 0x2000
200013a4:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200013ae:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200013b0:	68fb      	ldr	r3, [r7, #12]
200013b2:	681b      	ldr	r3, [r3, #0]
200013b4:	f04f 0200 	mov.w	r2, #0
200013b8:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200013ba:	68bb      	ldr	r3, [r7, #8]
200013bc:	2b00      	cmp	r3, #0
200013be:	d021      	beq.n	20001404 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200013c0:	69ba      	ldr	r2, [r7, #24]
200013c2:	68bb      	ldr	r3, [r7, #8]
200013c4:	fbb2 f3f3 	udiv	r3, r2, r3
200013c8:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200013ca:	69fb      	ldr	r3, [r7, #28]
200013cc:	f003 0308 	and.w	r3, r3, #8
200013d0:	2b00      	cmp	r3, #0
200013d2:	d006      	beq.n	200013e2 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200013d4:	69fb      	ldr	r3, [r7, #28]
200013d6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013da:	f103 0301 	add.w	r3, r3, #1
200013de:	61fb      	str	r3, [r7, #28]
200013e0:	e003      	b.n	200013ea <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200013e2:	69fb      	ldr	r3, [r7, #28]
200013e4:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013e8:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200013ea:	69fa      	ldr	r2, [r7, #28]
200013ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
200013f0:	429a      	cmp	r2, r3
200013f2:	d900      	bls.n	200013f6 <MSS_UART_init+0x15a>
200013f4:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200013f6:	69fa      	ldr	r2, [r7, #28]
200013f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
200013fc:	429a      	cmp	r2, r3
200013fe:	d801      	bhi.n	20001404 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001400:	69fb      	ldr	r3, [r7, #28]
20001402:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001404:	68fb      	ldr	r3, [r7, #12]
20001406:	685b      	ldr	r3, [r3, #4]
20001408:	f04f 0201 	mov.w	r2, #1
2000140c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001410:	68fb      	ldr	r3, [r7, #12]
20001412:	681b      	ldr	r3, [r3, #0]
20001414:	8afa      	ldrh	r2, [r7, #22]
20001416:	ea4f 2212 	mov.w	r2, r2, lsr #8
2000141a:	b292      	uxth	r2, r2
2000141c:	b2d2      	uxtb	r2, r2
2000141e:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001420:	68fb      	ldr	r3, [r7, #12]
20001422:	681b      	ldr	r3, [r3, #0]
20001424:	8afa      	ldrh	r2, [r7, #22]
20001426:	b2d2      	uxtb	r2, r2
20001428:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
2000142a:	68fb      	ldr	r3, [r7, #12]
2000142c:	685b      	ldr	r3, [r3, #4]
2000142e:	f04f 0200 	mov.w	r2, #0
20001432:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001436:	68fb      	ldr	r3, [r7, #12]
20001438:	681b      	ldr	r3, [r3, #0]
2000143a:	79fa      	ldrb	r2, [r7, #7]
2000143c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
2000143e:	68fb      	ldr	r3, [r7, #12]
20001440:	681b      	ldr	r3, [r3, #0]
20001442:	f04f 020e 	mov.w	r2, #14
20001446:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001448:	68fb      	ldr	r3, [r7, #12]
2000144a:	685b      	ldr	r3, [r3, #4]
2000144c:	f04f 0200 	mov.w	r2, #0
20001450:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001454:	68fb      	ldr	r3, [r7, #12]
20001456:	f04f 0200 	mov.w	r2, #0
2000145a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
2000145c:	68fb      	ldr	r3, [r7, #12]
2000145e:	f04f 0200 	mov.w	r2, #0
20001462:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001464:	68fb      	ldr	r3, [r7, #12]
20001466:	f04f 0200 	mov.w	r2, #0
2000146a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
2000146c:	68fb      	ldr	r3, [r7, #12]
2000146e:	f04f 0200 	mov.w	r2, #0
20001472:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001474:	68fa      	ldr	r2, [r7, #12]
20001476:	f241 63a1 	movw	r3, #5793	; 0x16a1
2000147a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001480:	68fb      	ldr	r3, [r7, #12]
20001482:	f04f 0200 	mov.w	r2, #0
20001486:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001488:	68fb      	ldr	r3, [r7, #12]
2000148a:	f04f 0200 	mov.w	r2, #0
2000148e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001490:	68fb      	ldr	r3, [r7, #12]
20001492:	f04f 0200 	mov.w	r2, #0
20001496:	729a      	strb	r2, [r3, #10]
}
20001498:	f107 0720 	add.w	r7, r7, #32
2000149c:	46bd      	mov	sp, r7
2000149e:	bd80      	pop	{r7, pc}

200014a0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200014a0:	b480      	push	{r7}
200014a2:	b089      	sub	sp, #36	; 0x24
200014a4:	af00      	add	r7, sp, #0
200014a6:	60f8      	str	r0, [r7, #12]
200014a8:	60b9      	str	r1, [r7, #8]
200014aa:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
200014ac:	f04f 0300 	mov.w	r3, #0
200014b0:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200014b2:	68fa      	ldr	r2, [r7, #12]
200014b4:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014bc:	429a      	cmp	r2, r3
200014be:	d007      	beq.n	200014d0 <MSS_UART_polled_tx+0x30>
200014c0:	68fa      	ldr	r2, [r7, #12]
200014c2:	f649 4378 	movw	r3, #40056	; 0x9c78
200014c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ca:	429a      	cmp	r2, r3
200014cc:	d000      	beq.n	200014d0 <MSS_UART_polled_tx+0x30>
200014ce:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200014d0:	68bb      	ldr	r3, [r7, #8]
200014d2:	2b00      	cmp	r3, #0
200014d4:	d100      	bne.n	200014d8 <MSS_UART_polled_tx+0x38>
200014d6:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200014d8:	687b      	ldr	r3, [r7, #4]
200014da:	2b00      	cmp	r3, #0
200014dc:	d100      	bne.n	200014e0 <MSS_UART_polled_tx+0x40>
200014de:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200014e0:	68fa      	ldr	r2, [r7, #12]
200014e2:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200014e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ea:	429a      	cmp	r2, r3
200014ec:	d006      	beq.n	200014fc <MSS_UART_polled_tx+0x5c>
200014ee:	68fa      	ldr	r2, [r7, #12]
200014f0:	f649 4378 	movw	r3, #40056	; 0x9c78
200014f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014f8:	429a      	cmp	r2, r3
200014fa:	d13d      	bne.n	20001578 <MSS_UART_polled_tx+0xd8>
200014fc:	68bb      	ldr	r3, [r7, #8]
200014fe:	2b00      	cmp	r3, #0
20001500:	d03a      	beq.n	20001578 <MSS_UART_polled_tx+0xd8>
20001502:	687b      	ldr	r3, [r7, #4]
20001504:	2b00      	cmp	r3, #0
20001506:	d037      	beq.n	20001578 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001508:	68fb      	ldr	r3, [r7, #12]
2000150a:	681b      	ldr	r3, [r3, #0]
2000150c:	7d1b      	ldrb	r3, [r3, #20]
2000150e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001510:	68fb      	ldr	r3, [r7, #12]
20001512:	7a9a      	ldrb	r2, [r3, #10]
20001514:	7efb      	ldrb	r3, [r7, #27]
20001516:	ea42 0303 	orr.w	r3, r2, r3
2000151a:	b2da      	uxtb	r2, r3
2000151c:	68fb      	ldr	r3, [r7, #12]
2000151e:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001520:	7efb      	ldrb	r3, [r7, #27]
20001522:	f003 0320 	and.w	r3, r3, #32
20001526:	2b00      	cmp	r3, #0
20001528:	d023      	beq.n	20001572 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
2000152a:	f04f 0310 	mov.w	r3, #16
2000152e:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001530:	687b      	ldr	r3, [r7, #4]
20001532:	2b0f      	cmp	r3, #15
20001534:	d801      	bhi.n	2000153a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001536:	687b      	ldr	r3, [r7, #4]
20001538:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000153a:	f04f 0300 	mov.w	r3, #0
2000153e:	617b      	str	r3, [r7, #20]
20001540:	e00e      	b.n	20001560 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001542:	68fb      	ldr	r3, [r7, #12]
20001544:	681b      	ldr	r3, [r3, #0]
20001546:	68b9      	ldr	r1, [r7, #8]
20001548:	693a      	ldr	r2, [r7, #16]
2000154a:	440a      	add	r2, r1
2000154c:	7812      	ldrb	r2, [r2, #0]
2000154e:	701a      	strb	r2, [r3, #0]
20001550:	693b      	ldr	r3, [r7, #16]
20001552:	f103 0301 	add.w	r3, r3, #1
20001556:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001558:	697b      	ldr	r3, [r7, #20]
2000155a:	f103 0301 	add.w	r3, r3, #1
2000155e:	617b      	str	r3, [r7, #20]
20001560:	697a      	ldr	r2, [r7, #20]
20001562:	69fb      	ldr	r3, [r7, #28]
20001564:	429a      	cmp	r2, r3
20001566:	d3ec      	bcc.n	20001542 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001568:	687a      	ldr	r2, [r7, #4]
2000156a:	697b      	ldr	r3, [r7, #20]
2000156c:	ebc3 0302 	rsb	r3, r3, r2
20001570:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001572:	687b      	ldr	r3, [r7, #4]
20001574:	2b00      	cmp	r3, #0
20001576:	d1c7      	bne.n	20001508 <MSS_UART_polled_tx+0x68>
    }
}
20001578:	f107 0724 	add.w	r7, r7, #36	; 0x24
2000157c:	46bd      	mov	sp, r7
2000157e:	bc80      	pop	{r7}
20001580:	4770      	bx	lr
20001582:	bf00      	nop

20001584 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001584:	b580      	push	{r7, lr}
20001586:	b084      	sub	sp, #16
20001588:	af00      	add	r7, sp, #0
2000158a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000158c:	687a      	ldr	r2, [r7, #4]
2000158e:	f649 43a0 	movw	r3, #40096	; 0x9ca0
20001592:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001596:	429a      	cmp	r2, r3
20001598:	d007      	beq.n	200015aa <MSS_UART_isr+0x26>
2000159a:	687a      	ldr	r2, [r7, #4]
2000159c:	f649 4378 	movw	r3, #40056	; 0x9c78
200015a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a4:	429a      	cmp	r2, r3
200015a6:	d000      	beq.n	200015aa <MSS_UART_isr+0x26>
200015a8:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
200015aa:	687a      	ldr	r2, [r7, #4]
200015ac:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200015b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b4:	429a      	cmp	r2, r3
200015b6:	d006      	beq.n	200015c6 <MSS_UART_isr+0x42>
200015b8:	687a      	ldr	r2, [r7, #4]
200015ba:	f649 4378 	movw	r3, #40056	; 0x9c78
200015be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c2:	429a      	cmp	r2, r3
200015c4:	d167      	bne.n	20001696 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
200015c6:	687b      	ldr	r3, [r7, #4]
200015c8:	681b      	ldr	r3, [r3, #0]
200015ca:	7a1b      	ldrb	r3, [r3, #8]
200015cc:	b2db      	uxtb	r3, r3
200015ce:	f003 030f 	and.w	r3, r3, #15
200015d2:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200015d4:	7bfb      	ldrb	r3, [r7, #15]
200015d6:	2b0c      	cmp	r3, #12
200015d8:	d854      	bhi.n	20001684 <MSS_UART_isr+0x100>
200015da:	a201      	add	r2, pc, #4	; (adr r2, 200015e0 <MSS_UART_isr+0x5c>)
200015dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200015e0:	20001615 	.word	0x20001615
200015e4:	20001685 	.word	0x20001685
200015e8:	20001631 	.word	0x20001631
200015ec:	20001685 	.word	0x20001685
200015f0:	2000164d 	.word	0x2000164d
200015f4:	20001685 	.word	0x20001685
200015f8:	20001669 	.word	0x20001669
200015fc:	20001685 	.word	0x20001685
20001600:	20001685 	.word	0x20001685
20001604:	20001685 	.word	0x20001685
20001608:	20001685 	.word	0x20001685
2000160c:	20001685 	.word	0x20001685
20001610:	2000164d 	.word	0x2000164d
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001614:	687b      	ldr	r3, [r7, #4]
20001616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001618:	2b00      	cmp	r3, #0
2000161a:	d100      	bne.n	2000161e <MSS_UART_isr+0x9a>
2000161c:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
2000161e:	687b      	ldr	r3, [r7, #4]
20001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001622:	2b00      	cmp	r3, #0
20001624:	d030      	beq.n	20001688 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001626:	687b      	ldr	r3, [r7, #4]
20001628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
2000162a:	6878      	ldr	r0, [r7, #4]
2000162c:	4798      	blx	r3
                }
            }
            break;
2000162e:	e032      	b.n	20001696 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001630:	687b      	ldr	r3, [r7, #4]
20001632:	6a1b      	ldr	r3, [r3, #32]
20001634:	2b00      	cmp	r3, #0
20001636:	d100      	bne.n	2000163a <MSS_UART_isr+0xb6>
20001638:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000163a:	687b      	ldr	r3, [r7, #4]
2000163c:	6a1b      	ldr	r3, [r3, #32]
2000163e:	2b00      	cmp	r3, #0
20001640:	d024      	beq.n	2000168c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001642:	687b      	ldr	r3, [r7, #4]
20001644:	6a1b      	ldr	r3, [r3, #32]
20001646:	6878      	ldr	r0, [r7, #4]
20001648:	4798      	blx	r3
                }
            }
            break;
2000164a:	e024      	b.n	20001696 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
2000164c:	687b      	ldr	r3, [r7, #4]
2000164e:	69db      	ldr	r3, [r3, #28]
20001650:	2b00      	cmp	r3, #0
20001652:	d100      	bne.n	20001656 <MSS_UART_isr+0xd2>
20001654:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001656:	687b      	ldr	r3, [r7, #4]
20001658:	69db      	ldr	r3, [r3, #28]
2000165a:	2b00      	cmp	r3, #0
2000165c:	d018      	beq.n	20001690 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000165e:	687b      	ldr	r3, [r7, #4]
20001660:	69db      	ldr	r3, [r3, #28]
20001662:	6878      	ldr	r0, [r7, #4]
20001664:	4798      	blx	r3
                }
            }
            break;
20001666:	e016      	b.n	20001696 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001668:	687b      	ldr	r3, [r7, #4]
2000166a:	699b      	ldr	r3, [r3, #24]
2000166c:	2b00      	cmp	r3, #0
2000166e:	d100      	bne.n	20001672 <MSS_UART_isr+0xee>
20001670:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001672:	687b      	ldr	r3, [r7, #4]
20001674:	699b      	ldr	r3, [r3, #24]
20001676:	2b00      	cmp	r3, #0
20001678:	d00c      	beq.n	20001694 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000167a:	687b      	ldr	r3, [r7, #4]
2000167c:	699b      	ldr	r3, [r3, #24]
2000167e:	6878      	ldr	r0, [r7, #4]
20001680:	4798      	blx	r3
                }
            }
            break;
20001682:	e008      	b.n	20001696 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001684:	be00      	bkpt	0x0000
20001686:	e006      	b.n	20001696 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001688:	bf00      	nop
2000168a:	e004      	b.n	20001696 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
2000168c:	bf00      	nop
2000168e:	e002      	b.n	20001696 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001690:	bf00      	nop
20001692:	e000      	b.n	20001696 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001694:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001696:	f107 0710 	add.w	r7, r7, #16
2000169a:	46bd      	mov	sp, r7
2000169c:	bd80      	pop	{r7, pc}
2000169e:	bf00      	nop

200016a0 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200016a0:	b480      	push	{r7}
200016a2:	b087      	sub	sp, #28
200016a4:	af00      	add	r7, sp, #0
200016a6:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200016a8:	687a      	ldr	r2, [r7, #4]
200016aa:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200016ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b2:	429a      	cmp	r2, r3
200016b4:	d007      	beq.n	200016c6 <default_tx_handler+0x26>
200016b6:	687a      	ldr	r2, [r7, #4]
200016b8:	f649 4378 	movw	r3, #40056	; 0x9c78
200016bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016c0:	429a      	cmp	r2, r3
200016c2:	d000      	beq.n	200016c6 <default_tx_handler+0x26>
200016c4:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200016c6:	687b      	ldr	r3, [r7, #4]
200016c8:	68db      	ldr	r3, [r3, #12]
200016ca:	2b00      	cmp	r3, #0
200016cc:	d100      	bne.n	200016d0 <default_tx_handler+0x30>
200016ce:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200016d0:	687b      	ldr	r3, [r7, #4]
200016d2:	691b      	ldr	r3, [r3, #16]
200016d4:	2b00      	cmp	r3, #0
200016d6:	d100      	bne.n	200016da <default_tx_handler+0x3a>
200016d8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016da:	687a      	ldr	r2, [r7, #4]
200016dc:	f649 43a0 	movw	r3, #40096	; 0x9ca0
200016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e4:	429a      	cmp	r2, r3
200016e6:	d006      	beq.n	200016f6 <default_tx_handler+0x56>
200016e8:	687a      	ldr	r2, [r7, #4]
200016ea:	f649 4378 	movw	r3, #40056	; 0x9c78
200016ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f2:	429a      	cmp	r2, r3
200016f4:	d152      	bne.n	2000179c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200016f6:	687b      	ldr	r3, [r7, #4]
200016f8:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200016fa:	2b00      	cmp	r3, #0
200016fc:	d04e      	beq.n	2000179c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200016fe:	687b      	ldr	r3, [r7, #4]
20001700:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001702:	2b00      	cmp	r3, #0
20001704:	d04a      	beq.n	2000179c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001706:	687b      	ldr	r3, [r7, #4]
20001708:	681b      	ldr	r3, [r3, #0]
2000170a:	7d1b      	ldrb	r3, [r3, #20]
2000170c:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
2000170e:	687b      	ldr	r3, [r7, #4]
20001710:	7a9a      	ldrb	r2, [r3, #10]
20001712:	7afb      	ldrb	r3, [r7, #11]
20001714:	ea42 0303 	orr.w	r3, r2, r3
20001718:	b2da      	uxtb	r2, r3
2000171a:	687b      	ldr	r3, [r7, #4]
2000171c:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
2000171e:	7afb      	ldrb	r3, [r7, #11]
20001720:	f003 0320 	and.w	r3, r3, #32
20001724:	2b00      	cmp	r3, #0
20001726:	d029      	beq.n	2000177c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001728:	f04f 0310 	mov.w	r3, #16
2000172c:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000172e:	687b      	ldr	r3, [r7, #4]
20001730:	691a      	ldr	r2, [r3, #16]
20001732:	687b      	ldr	r3, [r7, #4]
20001734:	695b      	ldr	r3, [r3, #20]
20001736:	ebc3 0302 	rsb	r3, r3, r2
2000173a:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000173c:	697b      	ldr	r3, [r7, #20]
2000173e:	2b0f      	cmp	r3, #15
20001740:	d801      	bhi.n	20001746 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001742:	697b      	ldr	r3, [r7, #20]
20001744:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001746:	f04f 0300 	mov.w	r3, #0
2000174a:	60fb      	str	r3, [r7, #12]
2000174c:	e012      	b.n	20001774 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000174e:	687b      	ldr	r3, [r7, #4]
20001750:	681b      	ldr	r3, [r3, #0]
20001752:	687a      	ldr	r2, [r7, #4]
20001754:	68d1      	ldr	r1, [r2, #12]
20001756:	687a      	ldr	r2, [r7, #4]
20001758:	6952      	ldr	r2, [r2, #20]
2000175a:	440a      	add	r2, r1
2000175c:	7812      	ldrb	r2, [r2, #0]
2000175e:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001760:	687b      	ldr	r3, [r7, #4]
20001762:	695b      	ldr	r3, [r3, #20]
20001764:	f103 0201 	add.w	r2, r3, #1
20001768:	687b      	ldr	r3, [r7, #4]
2000176a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000176c:	68fb      	ldr	r3, [r7, #12]
2000176e:	f103 0301 	add.w	r3, r3, #1
20001772:	60fb      	str	r3, [r7, #12]
20001774:	68fa      	ldr	r2, [r7, #12]
20001776:	693b      	ldr	r3, [r7, #16]
20001778:	429a      	cmp	r2, r3
2000177a:	d3e8      	bcc.n	2000174e <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
2000177c:	687b      	ldr	r3, [r7, #4]
2000177e:	695a      	ldr	r2, [r3, #20]
20001780:	687b      	ldr	r3, [r7, #4]
20001782:	691b      	ldr	r3, [r3, #16]
20001784:	429a      	cmp	r2, r3
20001786:	d109      	bne.n	2000179c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001788:	687b      	ldr	r3, [r7, #4]
2000178a:	f04f 0200 	mov.w	r2, #0
2000178e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001790:	687b      	ldr	r3, [r7, #4]
20001792:	685b      	ldr	r3, [r3, #4]
20001794:	f04f 0200 	mov.w	r2, #0
20001798:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
2000179c:	f107 071c 	add.w	r7, r7, #28
200017a0:	46bd      	mov	sp, r7
200017a2:	bc80      	pop	{r7}
200017a4:	4770      	bx	lr
200017a6:	bf00      	nop

200017a8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
200017a8:	4668      	mov	r0, sp
200017aa:	f020 0107 	bic.w	r1, r0, #7
200017ae:	468d      	mov	sp, r1
200017b0:	b589      	push	{r0, r3, r7, lr}
200017b2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
200017b4:	f649 40a0 	movw	r0, #40096	; 0x9ca0
200017b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017bc:	f7ff fee2 	bl	20001584 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
200017c0:	f04f 000a 	mov.w	r0, #10
200017c4:	f7ff fd4c 	bl	20001260 <NVIC_ClearPendingIRQ>
}
200017c8:	46bd      	mov	sp, r7
200017ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200017ce:	4685      	mov	sp, r0
200017d0:	4770      	bx	lr
200017d2:	bf00      	nop

200017d4 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200017d4:	4668      	mov	r0, sp
200017d6:	f020 0107 	bic.w	r1, r0, #7
200017da:	468d      	mov	sp, r1
200017dc:	b589      	push	{r0, r3, r7, lr}
200017de:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200017e0:	f649 4078 	movw	r0, #40056	; 0x9c78
200017e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017e8:	f7ff fecc 	bl	20001584 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200017ec:	f04f 000b 	mov.w	r0, #11
200017f0:	f7ff fd36 	bl	20001260 <NVIC_ClearPendingIRQ>
}
200017f4:	46bd      	mov	sp, r7
200017f6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200017fa:	4685      	mov	sp, r0
200017fc:	4770      	bx	lr
200017fe:	bf00      	nop

20001800 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001800:	b480      	push	{r7}
20001802:	b083      	sub	sp, #12
20001804:	af00      	add	r7, sp, #0
20001806:	4603      	mov	r3, r0
20001808:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000180a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000180e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001812:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001816:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000181a:	88f9      	ldrh	r1, [r7, #6]
2000181c:	f001 011f 	and.w	r1, r1, #31
20001820:	f04f 0001 	mov.w	r0, #1
20001824:	fa00 f101 	lsl.w	r1, r0, r1
20001828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000182c:	f107 070c 	add.w	r7, r7, #12
20001830:	46bd      	mov	sp, r7
20001832:	bc80      	pop	{r7}
20001834:	4770      	bx	lr
20001836:	bf00      	nop

20001838 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20001838:	b480      	push	{r7}
2000183a:	b083      	sub	sp, #12
2000183c:	af00      	add	r7, sp, #0
2000183e:	4603      	mov	r3, r0
20001840:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001842:	f24e 1300 	movw	r3, #57600	; 0xe100
20001846:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000184a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000184e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001852:	88f9      	ldrh	r1, [r7, #6]
20001854:	f001 011f 	and.w	r1, r1, #31
20001858:	f04f 0001 	mov.w	r0, #1
2000185c:	fa00 f101 	lsl.w	r1, r0, r1
20001860:	f102 0220 	add.w	r2, r2, #32
20001864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001868:	f107 070c 	add.w	r7, r7, #12
2000186c:	46bd      	mov	sp, r7
2000186e:	bc80      	pop	{r7}
20001870:	4770      	bx	lr
20001872:	bf00      	nop

20001874 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001874:	b480      	push	{r7}
20001876:	b083      	sub	sp, #12
20001878:	af00      	add	r7, sp, #0
2000187a:	4603      	mov	r3, r0
2000187c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000187e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001882:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001886:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000188a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000188e:	88f9      	ldrh	r1, [r7, #6]
20001890:	f001 011f 	and.w	r1, r1, #31
20001894:	f04f 0001 	mov.w	r0, #1
20001898:	fa00 f101 	lsl.w	r1, r0, r1
2000189c:	f102 0260 	add.w	r2, r2, #96	; 0x60
200018a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200018a4:	f107 070c 	add.w	r7, r7, #12
200018a8:	46bd      	mov	sp, r7
200018aa:	bc80      	pop	{r7}
200018ac:	4770      	bx	lr
200018ae:	bf00      	nop

200018b0 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
200018b0:	b580      	push	{r7, lr}
200018b2:	b084      	sub	sp, #16
200018b4:	af00      	add	r7, sp, #0
200018b6:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200018b8:	687a      	ldr	r2, [r7, #4]
200018ba:	f649 534c 	movw	r3, #40268	; 0x9d4c
200018be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c2:	429a      	cmp	r2, r3
200018c4:	d007      	beq.n	200018d6 <MSS_SPI_init+0x26>
200018c6:	687a      	ldr	r2, [r7, #4]
200018c8:	f649 43c8 	movw	r3, #40136	; 0x9cc8
200018cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018d0:	429a      	cmp	r2, r3
200018d2:	d000      	beq.n	200018d6 <MSS_SPI_init+0x26>
200018d4:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200018d6:	687b      	ldr	r3, [r7, #4]
200018d8:	889b      	ldrh	r3, [r3, #4]
200018da:	b21b      	sxth	r3, r3
200018dc:	4618      	mov	r0, r3
200018de:	f7ff ffab 	bl	20001838 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200018e2:	6878      	ldr	r0, [r7, #4]
200018e4:	f04f 0100 	mov.w	r1, #0
200018e8:	f04f 0284 	mov.w	r2, #132	; 0x84
200018ec:	f002 f98e 	bl	20003c0c <memset>
    
    this_spi->cmd_done = 1u;
200018f0:	687b      	ldr	r3, [r7, #4]
200018f2:	f04f 0201 	mov.w	r2, #1
200018f6:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200018f8:	f04f 0300 	mov.w	r3, #0
200018fc:	81fb      	strh	r3, [r7, #14]
200018fe:	e00d      	b.n	2000191c <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001900:	89fb      	ldrh	r3, [r7, #14]
20001902:	687a      	ldr	r2, [r7, #4]
20001904:	f103 0306 	add.w	r3, r3, #6
20001908:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000190c:	4413      	add	r3, r2
2000190e:	f04f 32ff 	mov.w	r2, #4294967295
20001912:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001914:	89fb      	ldrh	r3, [r7, #14]
20001916:	f103 0301 	add.w	r3, r3, #1
2000191a:	81fb      	strh	r3, [r7, #14]
2000191c:	89fb      	ldrh	r3, [r7, #14]
2000191e:	2b07      	cmp	r3, #7
20001920:	d9ee      	bls.n	20001900 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20001922:	687a      	ldr	r2, [r7, #4]
20001924:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000192c:	429a      	cmp	r2, r3
2000192e:	d126      	bne.n	2000197e <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001930:	687a      	ldr	r2, [r7, #4]
20001932:	f241 0300 	movw	r3, #4096	; 0x1000
20001936:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000193a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
2000193c:	687b      	ldr	r3, [r7, #4]
2000193e:	f04f 020c 	mov.w	r2, #12
20001942:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001944:	f242 0300 	movw	r3, #8192	; 0x2000
20001948:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000194c:	f242 0200 	movw	r2, #8192	; 0x2000
20001950:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001954:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000195a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000195c:	f04f 000c 	mov.w	r0, #12
20001960:	f7ff ff88 	bl	20001874 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001964:	f242 0300 	movw	r3, #8192	; 0x2000
20001968:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000196c:	f242 0200 	movw	r2, #8192	; 0x2000
20001970:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001974:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001976:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000197a:	631a      	str	r2, [r3, #48]	; 0x30
2000197c:	e025      	b.n	200019ca <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000197e:	687a      	ldr	r2, [r7, #4]
20001980:	f241 0300 	movw	r3, #4096	; 0x1000
20001984:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001988:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000198a:	687b      	ldr	r3, [r7, #4]
2000198c:	f04f 020d 	mov.w	r2, #13
20001990:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001992:	f242 0300 	movw	r3, #8192	; 0x2000
20001996:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000199a:	f242 0200 	movw	r2, #8192	; 0x2000
2000199e:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019a2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
200019a8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
200019aa:	f04f 000d 	mov.w	r0, #13
200019ae:	f7ff ff61 	bl	20001874 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200019b2:	f242 0300 	movw	r3, #8192	; 0x2000
200019b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200019ba:	f242 0200 	movw	r2, #8192	; 0x2000
200019be:	f2ce 0204 	movt	r2, #57348	; 0xe004
200019c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200019c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200019c8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200019ca:	687b      	ldr	r3, [r7, #4]
200019cc:	681b      	ldr	r3, [r3, #0]
200019ce:	687a      	ldr	r2, [r7, #4]
200019d0:	6812      	ldr	r2, [r2, #0]
200019d2:	6812      	ldr	r2, [r2, #0]
200019d4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200019d8:	601a      	str	r2, [r3, #0]
}
200019da:	f107 0710 	add.w	r7, r7, #16
200019de:	46bd      	mov	sp, r7
200019e0:	bd80      	pop	{r7, pc}
200019e2:	bf00      	nop

200019e4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200019e4:	b580      	push	{r7, lr}
200019e6:	b08a      	sub	sp, #40	; 0x28
200019e8:	af00      	add	r7, sp, #0
200019ea:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200019ec:	687b      	ldr	r3, [r7, #4]
200019ee:	681b      	ldr	r3, [r3, #0]
200019f0:	681b      	ldr	r3, [r3, #0]
200019f2:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200019f4:	687b      	ldr	r3, [r7, #4]
200019f6:	681b      	ldr	r3, [r3, #0]
200019f8:	699b      	ldr	r3, [r3, #24]
200019fa:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200019fc:	687b      	ldr	r3, [r7, #4]
200019fe:	681b      	ldr	r3, [r3, #0]
20001a00:	685b      	ldr	r3, [r3, #4]
20001a02:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20001a04:	687b      	ldr	r3, [r7, #4]
20001a06:	681b      	ldr	r3, [r3, #0]
20001a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20001a0a:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20001a0c:	687b      	ldr	r3, [r7, #4]
20001a0e:	681b      	ldr	r3, [r3, #0]
20001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20001a12:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001a14:	687b      	ldr	r3, [r7, #4]
20001a16:	681b      	ldr	r3, [r3, #0]
20001a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001a1a:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001a1c:	687b      	ldr	r3, [r7, #4]
20001a1e:	681b      	ldr	r3, [r3, #0]
20001a20:	69db      	ldr	r3, [r3, #28]
20001a22:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20001a24:	687a      	ldr	r2, [r7, #4]
20001a26:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a2e:	429a      	cmp	r2, r3
20001a30:	d12e      	bne.n	20001a90 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001a32:	687a      	ldr	r2, [r7, #4]
20001a34:	f241 0300 	movw	r3, #4096	; 0x1000
20001a38:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001a3c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20001a3e:	687b      	ldr	r3, [r7, #4]
20001a40:	f04f 020c 	mov.w	r2, #12
20001a44:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001a46:	f242 0300 	movw	r3, #8192	; 0x2000
20001a4a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a4e:	f242 0200 	movw	r2, #8192	; 0x2000
20001a52:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a56:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001a5c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20001a5e:	f04f 000c 	mov.w	r0, #12
20001a62:	f7ff ff07 	bl	20001874 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001a66:	f242 0300 	movw	r3, #8192	; 0x2000
20001a6a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001a6e:	f242 0200 	movw	r2, #8192	; 0x2000
20001a72:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001a76:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001a78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001a7c:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001a7e:	687b      	ldr	r3, [r7, #4]
20001a80:	681b      	ldr	r3, [r3, #0]
20001a82:	687a      	ldr	r2, [r7, #4]
20001a84:	6812      	ldr	r2, [r2, #0]
20001a86:	6812      	ldr	r2, [r2, #0]
20001a88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001a8c:	601a      	str	r2, [r3, #0]
20001a8e:	e02d      	b.n	20001aec <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001a90:	687a      	ldr	r2, [r7, #4]
20001a92:	f241 0300 	movw	r3, #4096	; 0x1000
20001a96:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001a9a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20001a9c:	687b      	ldr	r3, [r7, #4]
20001a9e:	f04f 020d 	mov.w	r2, #13
20001aa2:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001aa4:	f242 0300 	movw	r3, #8192	; 0x2000
20001aa8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001aac:	f242 0200 	movw	r2, #8192	; 0x2000
20001ab0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ab4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ab6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001aba:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20001abc:	f04f 000d 	mov.w	r0, #13
20001ac0:	f7ff fed8 	bl	20001874 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001ac4:	f242 0300 	movw	r3, #8192	; 0x2000
20001ac8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001acc:	f242 0200 	movw	r2, #8192	; 0x2000
20001ad0:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ad4:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001ada:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001adc:	687b      	ldr	r3, [r7, #4]
20001ade:	681b      	ldr	r3, [r3, #0]
20001ae0:	687a      	ldr	r2, [r7, #4]
20001ae2:	6812      	ldr	r2, [r2, #0]
20001ae4:	6812      	ldr	r2, [r2, #0]
20001ae6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001aea:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20001aec:	68fb      	ldr	r3, [r7, #12]
20001aee:	f023 0301 	bic.w	r3, r3, #1
20001af2:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20001af4:	687b      	ldr	r3, [r7, #4]
20001af6:	681b      	ldr	r3, [r3, #0]
20001af8:	68fa      	ldr	r2, [r7, #12]
20001afa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20001afc:	687b      	ldr	r3, [r7, #4]
20001afe:	681b      	ldr	r3, [r3, #0]
20001b00:	693a      	ldr	r2, [r7, #16]
20001b02:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20001b04:	687b      	ldr	r3, [r7, #4]
20001b06:	681b      	ldr	r3, [r3, #0]
20001b08:	697a      	ldr	r2, [r7, #20]
20001b0a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001b0c:	687b      	ldr	r3, [r7, #4]
20001b0e:	681b      	ldr	r3, [r3, #0]
20001b10:	687a      	ldr	r2, [r7, #4]
20001b12:	6812      	ldr	r2, [r2, #0]
20001b14:	6812      	ldr	r2, [r2, #0]
20001b16:	f042 0201 	orr.w	r2, r2, #1
20001b1a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20001b1c:	687b      	ldr	r3, [r7, #4]
20001b1e:	681b      	ldr	r3, [r3, #0]
20001b20:	69ba      	ldr	r2, [r7, #24]
20001b22:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20001b24:	687b      	ldr	r3, [r7, #4]
20001b26:	681b      	ldr	r3, [r3, #0]
20001b28:	69fa      	ldr	r2, [r7, #28]
20001b2a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001b2c:	687b      	ldr	r3, [r7, #4]
20001b2e:	681b      	ldr	r3, [r3, #0]
20001b30:	6a3a      	ldr	r2, [r7, #32]
20001b32:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001b34:	687b      	ldr	r3, [r7, #4]
20001b36:	681b      	ldr	r3, [r3, #0]
20001b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20001b3a:	61da      	str	r2, [r3, #28]
}
20001b3c:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001b40:	46bd      	mov	sp, r7
20001b42:	bd80      	pop	{r7, pc}

20001b44 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001b44:	b580      	push	{r7, lr}
20001b46:	b084      	sub	sp, #16
20001b48:	af00      	add	r7, sp, #0
20001b4a:	60f8      	str	r0, [r7, #12]
20001b4c:	607a      	str	r2, [r7, #4]
20001b4e:	460a      	mov	r2, r1
20001b50:	72fa      	strb	r2, [r7, #11]
20001b52:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001b54:	68fa      	ldr	r2, [r7, #12]
20001b56:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001b5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b5e:	429a      	cmp	r2, r3
20001b60:	d007      	beq.n	20001b72 <MSS_SPI_configure_master_mode+0x2e>
20001b62:	68fa      	ldr	r2, [r7, #12]
20001b64:	f649 43c8 	movw	r3, #40136	; 0x9cc8
20001b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b6c:	429a      	cmp	r2, r3
20001b6e:	d000      	beq.n	20001b72 <MSS_SPI_configure_master_mode+0x2e>
20001b70:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001b72:	7afb      	ldrb	r3, [r7, #11]
20001b74:	2b07      	cmp	r3, #7
20001b76:	d900      	bls.n	20001b7a <MSS_SPI_configure_master_mode+0x36>
20001b78:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001b7a:	7e3b      	ldrb	r3, [r7, #24]
20001b7c:	2b20      	cmp	r3, #32
20001b7e:	d900      	bls.n	20001b82 <MSS_SPI_configure_master_mode+0x3e>
20001b80:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001b82:	68fb      	ldr	r3, [r7, #12]
20001b84:	889b      	ldrh	r3, [r3, #4]
20001b86:	b21b      	sxth	r3, r3
20001b88:	4618      	mov	r0, r3
20001b8a:	f7ff fe55 	bl	20001838 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001b8e:	68fb      	ldr	r3, [r7, #12]
20001b90:	f04f 0200 	mov.w	r2, #0
20001b94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001b98:	68fb      	ldr	r3, [r7, #12]
20001b9a:	681b      	ldr	r3, [r3, #0]
20001b9c:	68fa      	ldr	r2, [r7, #12]
20001b9e:	6812      	ldr	r2, [r2, #0]
20001ba0:	6812      	ldr	r2, [r2, #0]
20001ba2:	f022 0201 	bic.w	r2, r2, #1
20001ba6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001ba8:	68fb      	ldr	r3, [r7, #12]
20001baa:	681b      	ldr	r3, [r3, #0]
20001bac:	68fa      	ldr	r2, [r7, #12]
20001bae:	6812      	ldr	r2, [r2, #0]
20001bb0:	6812      	ldr	r2, [r2, #0]
20001bb2:	f042 0202 	orr.w	r2, r2, #2
20001bb6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001bb8:	68fb      	ldr	r3, [r7, #12]
20001bba:	681b      	ldr	r3, [r3, #0]
20001bbc:	68fa      	ldr	r2, [r7, #12]
20001bbe:	6812      	ldr	r2, [r2, #0]
20001bc0:	6812      	ldr	r2, [r2, #0]
20001bc2:	f042 0201 	orr.w	r2, r2, #1
20001bc6:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20001bc8:	7afb      	ldrb	r3, [r7, #11]
20001bca:	2b07      	cmp	r3, #7
20001bcc:	d83f      	bhi.n	20001c4e <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001bce:	687b      	ldr	r3, [r7, #4]
20001bd0:	2b00      	cmp	r3, #0
20001bd2:	d00b      	beq.n	20001bec <MSS_SPI_configure_master_mode+0xa8>
20001bd4:	687b      	ldr	r3, [r7, #4]
20001bd6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20001bda:	d007      	beq.n	20001bec <MSS_SPI_configure_master_mode+0xa8>
20001bdc:	687b      	ldr	r3, [r7, #4]
20001bde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20001be2:	d003      	beq.n	20001bec <MSS_SPI_configure_master_mode+0xa8>
20001be4:	687b      	ldr	r3, [r7, #4]
20001be6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20001bea:	d10f      	bne.n	20001c0c <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20001bec:	7afa      	ldrb	r2, [r7, #11]
20001bee:	6879      	ldr	r1, [r7, #4]
20001bf0:	f240 1302 	movw	r3, #258	; 0x102
20001bf4:	f2c2 4300 	movt	r3, #9216	; 0x2400
20001bf8:	ea41 0303 	orr.w	r3, r1, r3
20001bfc:	68f9      	ldr	r1, [r7, #12]
20001bfe:	f102 0206 	add.w	r2, r2, #6
20001c02:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c06:	440a      	add	r2, r1
20001c08:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20001c0a:	e00e      	b.n	20001c2a <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20001c0c:	7afa      	ldrb	r2, [r7, #11]
20001c0e:	6879      	ldr	r1, [r7, #4]
20001c10:	f240 1302 	movw	r3, #258	; 0x102
20001c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c18:	ea41 0303 	orr.w	r3, r1, r3
20001c1c:	68f9      	ldr	r1, [r7, #12]
20001c1e:	f102 0206 	add.w	r2, r2, #6
20001c22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001c26:	440a      	add	r2, r1
20001c28:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20001c2a:	7afb      	ldrb	r3, [r7, #11]
20001c2c:	68fa      	ldr	r2, [r7, #12]
20001c2e:	f103 0306 	add.w	r3, r3, #6
20001c32:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c36:	4413      	add	r3, r2
20001c38:	7e3a      	ldrb	r2, [r7, #24]
20001c3a:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20001c3c:	7afb      	ldrb	r3, [r7, #11]
20001c3e:	68fa      	ldr	r2, [r7, #12]
20001c40:	f103 0306 	add.w	r3, r3, #6
20001c44:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001c48:	4413      	add	r3, r2
20001c4a:	78fa      	ldrb	r2, [r7, #3]
20001c4c:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001c4e:	68fb      	ldr	r3, [r7, #12]
20001c50:	889b      	ldrh	r3, [r3, #4]
20001c52:	b21b      	sxth	r3, r3
20001c54:	4618      	mov	r0, r3
20001c56:	f7ff fdd3 	bl	20001800 <NVIC_EnableIRQ>
}
20001c5a:	f107 0710 	add.w	r7, r7, #16
20001c5e:	46bd      	mov	sp, r7
20001c60:	bd80      	pop	{r7, pc}
20001c62:	bf00      	nop

20001c64 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001c64:	b580      	push	{r7, lr}
20001c66:	b084      	sub	sp, #16
20001c68:	af00      	add	r7, sp, #0
20001c6a:	6078      	str	r0, [r7, #4]
20001c6c:	460b      	mov	r3, r1
20001c6e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001c70:	687a      	ldr	r2, [r7, #4]
20001c72:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c7a:	429a      	cmp	r2, r3
20001c7c:	d007      	beq.n	20001c8e <MSS_SPI_set_slave_select+0x2a>
20001c7e:	687a      	ldr	r2, [r7, #4]
20001c80:	f649 43c8 	movw	r3, #40136	; 0x9cc8
20001c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c88:	429a      	cmp	r2, r3
20001c8a:	d000      	beq.n	20001c8e <MSS_SPI_set_slave_select+0x2a>
20001c8c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001c8e:	687b      	ldr	r3, [r7, #4]
20001c90:	681b      	ldr	r3, [r3, #0]
20001c92:	681b      	ldr	r3, [r3, #0]
20001c94:	f003 0302 	and.w	r3, r3, #2
20001c98:	2b00      	cmp	r3, #0
20001c9a:	d100      	bne.n	20001c9e <MSS_SPI_set_slave_select+0x3a>
20001c9c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001c9e:	78fb      	ldrb	r3, [r7, #3]
20001ca0:	687a      	ldr	r2, [r7, #4]
20001ca2:	f103 0306 	add.w	r3, r3, #6
20001ca6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001caa:	4413      	add	r3, r2
20001cac:	685b      	ldr	r3, [r3, #4]
20001cae:	f1b3 3fff 	cmp.w	r3, #4294967295
20001cb2:	d100      	bne.n	20001cb6 <MSS_SPI_set_slave_select+0x52>
20001cb4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001cb6:	687b      	ldr	r3, [r7, #4]
20001cb8:	889b      	ldrh	r3, [r3, #4]
20001cba:	b21b      	sxth	r3, r3
20001cbc:	4618      	mov	r0, r3
20001cbe:	f7ff fdbb 	bl	20001838 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001cc2:	687b      	ldr	r3, [r7, #4]
20001cc4:	681b      	ldr	r3, [r3, #0]
20001cc6:	689b      	ldr	r3, [r3, #8]
20001cc8:	f003 0304 	and.w	r3, r3, #4
20001ccc:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001cce:	68fb      	ldr	r3, [r7, #12]
20001cd0:	2b00      	cmp	r3, #0
20001cd2:	d002      	beq.n	20001cda <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20001cd4:	6878      	ldr	r0, [r7, #4]
20001cd6:	f7ff fe85 	bl	200019e4 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001cda:	687b      	ldr	r3, [r7, #4]
20001cdc:	681b      	ldr	r3, [r3, #0]
20001cde:	687a      	ldr	r2, [r7, #4]
20001ce0:	6812      	ldr	r2, [r2, #0]
20001ce2:	6812      	ldr	r2, [r2, #0]
20001ce4:	f022 0201 	bic.w	r2, r2, #1
20001ce8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001cea:	687b      	ldr	r3, [r7, #4]
20001cec:	681a      	ldr	r2, [r3, #0]
20001cee:	78fb      	ldrb	r3, [r7, #3]
20001cf0:	6879      	ldr	r1, [r7, #4]
20001cf2:	f103 0306 	add.w	r3, r3, #6
20001cf6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001cfa:	440b      	add	r3, r1
20001cfc:	685b      	ldr	r3, [r3, #4]
20001cfe:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001d00:	687b      	ldr	r3, [r7, #4]
20001d02:	681a      	ldr	r2, [r3, #0]
20001d04:	78fb      	ldrb	r3, [r7, #3]
20001d06:	6879      	ldr	r1, [r7, #4]
20001d08:	f103 0306 	add.w	r3, r3, #6
20001d0c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d10:	440b      	add	r3, r1
20001d12:	7a5b      	ldrb	r3, [r3, #9]
20001d14:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001d16:	687b      	ldr	r3, [r7, #4]
20001d18:	681a      	ldr	r2, [r3, #0]
20001d1a:	78fb      	ldrb	r3, [r7, #3]
20001d1c:	6879      	ldr	r1, [r7, #4]
20001d1e:	f103 0306 	add.w	r3, r3, #6
20001d22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001d26:	440b      	add	r3, r1
20001d28:	7a1b      	ldrb	r3, [r3, #8]
20001d2a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001d2c:	687b      	ldr	r3, [r7, #4]
20001d2e:	681b      	ldr	r3, [r3, #0]
20001d30:	687a      	ldr	r2, [r7, #4]
20001d32:	6812      	ldr	r2, [r2, #0]
20001d34:	6812      	ldr	r2, [r2, #0]
20001d36:	f042 0201 	orr.w	r2, r2, #1
20001d3a:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001d3c:	687b      	ldr	r3, [r7, #4]
20001d3e:	681b      	ldr	r3, [r3, #0]
20001d40:	687a      	ldr	r2, [r7, #4]
20001d42:	6812      	ldr	r2, [r2, #0]
20001d44:	69d1      	ldr	r1, [r2, #28]
20001d46:	78fa      	ldrb	r2, [r7, #3]
20001d48:	f04f 0001 	mov.w	r0, #1
20001d4c:	fa00 f202 	lsl.w	r2, r0, r2
20001d50:	ea41 0202 	orr.w	r2, r1, r2
20001d54:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001d56:	687b      	ldr	r3, [r7, #4]
20001d58:	889b      	ldrh	r3, [r3, #4]
20001d5a:	b21b      	sxth	r3, r3
20001d5c:	4618      	mov	r0, r3
20001d5e:	f7ff fd4f 	bl	20001800 <NVIC_EnableIRQ>
}
20001d62:	f107 0710 	add.w	r7, r7, #16
20001d66:	46bd      	mov	sp, r7
20001d68:	bd80      	pop	{r7, pc}
20001d6a:	bf00      	nop

20001d6c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001d6c:	b580      	push	{r7, lr}
20001d6e:	b084      	sub	sp, #16
20001d70:	af00      	add	r7, sp, #0
20001d72:	6078      	str	r0, [r7, #4]
20001d74:	460b      	mov	r3, r1
20001d76:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001d78:	687a      	ldr	r2, [r7, #4]
20001d7a:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d82:	429a      	cmp	r2, r3
20001d84:	d007      	beq.n	20001d96 <MSS_SPI_clear_slave_select+0x2a>
20001d86:	687a      	ldr	r2, [r7, #4]
20001d88:	f649 43c8 	movw	r3, #40136	; 0x9cc8
20001d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d90:	429a      	cmp	r2, r3
20001d92:	d000      	beq.n	20001d96 <MSS_SPI_clear_slave_select+0x2a>
20001d94:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001d96:	687b      	ldr	r3, [r7, #4]
20001d98:	681b      	ldr	r3, [r3, #0]
20001d9a:	681b      	ldr	r3, [r3, #0]
20001d9c:	f003 0302 	and.w	r3, r3, #2
20001da0:	2b00      	cmp	r3, #0
20001da2:	d100      	bne.n	20001da6 <MSS_SPI_clear_slave_select+0x3a>
20001da4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001da6:	687b      	ldr	r3, [r7, #4]
20001da8:	889b      	ldrh	r3, [r3, #4]
20001daa:	b21b      	sxth	r3, r3
20001dac:	4618      	mov	r0, r3
20001dae:	f7ff fd43 	bl	20001838 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001db2:	687b      	ldr	r3, [r7, #4]
20001db4:	681b      	ldr	r3, [r3, #0]
20001db6:	689b      	ldr	r3, [r3, #8]
20001db8:	f003 0304 	and.w	r3, r3, #4
20001dbc:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20001dbe:	68fb      	ldr	r3, [r7, #12]
20001dc0:	2b00      	cmp	r3, #0
20001dc2:	d002      	beq.n	20001dca <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001dc4:	6878      	ldr	r0, [r7, #4]
20001dc6:	f7ff fe0d 	bl	200019e4 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001dca:	687b      	ldr	r3, [r7, #4]
20001dcc:	681b      	ldr	r3, [r3, #0]
20001dce:	687a      	ldr	r2, [r7, #4]
20001dd0:	6812      	ldr	r2, [r2, #0]
20001dd2:	69d1      	ldr	r1, [r2, #28]
20001dd4:	78fa      	ldrb	r2, [r7, #3]
20001dd6:	f04f 0001 	mov.w	r0, #1
20001dda:	fa00 f202 	lsl.w	r2, r0, r2
20001dde:	ea6f 0202 	mvn.w	r2, r2
20001de2:	ea01 0202 	and.w	r2, r1, r2
20001de6:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001de8:	687b      	ldr	r3, [r7, #4]
20001dea:	889b      	ldrh	r3, [r3, #4]
20001dec:	b21b      	sxth	r3, r3
20001dee:	4618      	mov	r0, r3
20001df0:	f7ff fd06 	bl	20001800 <NVIC_EnableIRQ>
}
20001df4:	f107 0710 	add.w	r7, r7, #16
20001df8:	46bd      	mov	sp, r7
20001dfa:	bd80      	pop	{r7, pc}

20001dfc <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001dfc:	b480      	push	{r7}
20001dfe:	b087      	sub	sp, #28
20001e00:	af00      	add	r7, sp, #0
20001e02:	6078      	str	r0, [r7, #4]
20001e04:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001e06:	687a      	ldr	r2, [r7, #4]
20001e08:	f649 534c 	movw	r3, #40268	; 0x9d4c
20001e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e10:	429a      	cmp	r2, r3
20001e12:	d007      	beq.n	20001e24 <MSS_SPI_transfer_frame+0x28>
20001e14:	687a      	ldr	r2, [r7, #4]
20001e16:	f649 43c8 	movw	r3, #40136	; 0x9cc8
20001e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e1e:	429a      	cmp	r2, r3
20001e20:	d000      	beq.n	20001e24 <MSS_SPI_transfer_frame+0x28>
20001e22:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001e24:	687b      	ldr	r3, [r7, #4]
20001e26:	681b      	ldr	r3, [r3, #0]
20001e28:	681b      	ldr	r3, [r3, #0]
20001e2a:	f003 0302 	and.w	r3, r3, #2
20001e2e:	2b00      	cmp	r3, #0
20001e30:	d100      	bne.n	20001e34 <MSS_SPI_transfer_frame+0x38>
20001e32:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001e34:	687b      	ldr	r3, [r7, #4]
20001e36:	681a      	ldr	r2, [r3, #0]
20001e38:	687b      	ldr	r3, [r7, #4]
20001e3a:	681b      	ldr	r3, [r3, #0]
20001e3c:	6819      	ldr	r1, [r3, #0]
20001e3e:	f240 03ff 	movw	r3, #255	; 0xff
20001e42:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001e46:	ea01 0303 	and.w	r3, r1, r3
20001e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001e4e:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001e50:	687b      	ldr	r3, [r7, #4]
20001e52:	681b      	ldr	r3, [r3, #0]
20001e54:	687a      	ldr	r2, [r7, #4]
20001e56:	6812      	ldr	r2, [r2, #0]
20001e58:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20001e5a:	f042 020c 	orr.w	r2, r2, #12
20001e5e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001e60:	687b      	ldr	r3, [r7, #4]
20001e62:	681b      	ldr	r3, [r3, #0]
20001e64:	689b      	ldr	r3, [r3, #8]
20001e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e6a:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20001e6c:	e00b      	b.n	20001e86 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001e6e:	687b      	ldr	r3, [r7, #4]
20001e70:	681b      	ldr	r3, [r3, #0]
20001e72:	691b      	ldr	r3, [r3, #16]
20001e74:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20001e76:	68bb      	ldr	r3, [r7, #8]
20001e78:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20001e7a:	687b      	ldr	r3, [r7, #4]
20001e7c:	681b      	ldr	r3, [r3, #0]
20001e7e:	689b      	ldr	r3, [r3, #8]
20001e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
20001e84:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001e86:	68fb      	ldr	r3, [r7, #12]
20001e88:	2b00      	cmp	r3, #0
20001e8a:	d0f0      	beq.n	20001e6e <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001e8c:	687b      	ldr	r3, [r7, #4]
20001e8e:	681b      	ldr	r3, [r3, #0]
20001e90:	683a      	ldr	r2, [r7, #0]
20001e92:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001e94:	687b      	ldr	r3, [r7, #4]
20001e96:	681b      	ldr	r3, [r3, #0]
20001e98:	689b      	ldr	r3, [r3, #8]
20001e9a:	f003 0301 	and.w	r3, r3, #1
20001e9e:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20001ea0:	e005      	b.n	20001eae <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001ea2:	687b      	ldr	r3, [r7, #4]
20001ea4:	681b      	ldr	r3, [r3, #0]
20001ea6:	689b      	ldr	r3, [r3, #8]
20001ea8:	f003 0301 	and.w	r3, r3, #1
20001eac:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20001eae:	697b      	ldr	r3, [r7, #20]
20001eb0:	2b00      	cmp	r3, #0
20001eb2:	d0f6      	beq.n	20001ea2 <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001eb4:	687b      	ldr	r3, [r7, #4]
20001eb6:	681b      	ldr	r3, [r3, #0]
20001eb8:	689b      	ldr	r3, [r3, #8]
20001eba:	f003 0302 	and.w	r3, r3, #2
20001ebe:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20001ec0:	e005      	b.n	20001ece <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20001ec2:	687b      	ldr	r3, [r7, #4]
20001ec4:	681b      	ldr	r3, [r3, #0]
20001ec6:	689b      	ldr	r3, [r3, #8]
20001ec8:	f003 0302 	and.w	r3, r3, #2
20001ecc:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20001ece:	693b      	ldr	r3, [r7, #16]
20001ed0:	2b00      	cmp	r3, #0
20001ed2:	d0f6      	beq.n	20001ec2 <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20001ed4:	687b      	ldr	r3, [r7, #4]
20001ed6:	681b      	ldr	r3, [r3, #0]
20001ed8:	691b      	ldr	r3, [r3, #16]
}
20001eda:	4618      	mov	r0, r3
20001edc:	f107 071c 	add.w	r7, r7, #28
20001ee0:	46bd      	mov	sp, r7
20001ee2:	bc80      	pop	{r7}
20001ee4:	4770      	bx	lr
20001ee6:	bf00      	nop

20001ee8 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001ee8:	b480      	push	{r7}
20001eea:	b085      	sub	sp, #20
20001eec:	af00      	add	r7, sp, #0
20001eee:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20001ef0:	f04f 0300 	mov.w	r3, #0
20001ef4:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001ef6:	e00e      	b.n	20001f16 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001ef8:	687b      	ldr	r3, [r7, #4]
20001efa:	681b      	ldr	r3, [r3, #0]
20001efc:	687a      	ldr	r2, [r7, #4]
20001efe:	6891      	ldr	r1, [r2, #8]
20001f00:	687a      	ldr	r2, [r7, #4]
20001f02:	6912      	ldr	r2, [r2, #16]
20001f04:	440a      	add	r2, r1
20001f06:	7812      	ldrb	r2, [r2, #0]
20001f08:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20001f0a:	687b      	ldr	r3, [r7, #4]
20001f0c:	691b      	ldr	r3, [r3, #16]
20001f0e:	f103 0201 	add.w	r2, r3, #1
20001f12:	687b      	ldr	r3, [r7, #4]
20001f14:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f16:	687b      	ldr	r3, [r7, #4]
20001f18:	681b      	ldr	r3, [r3, #0]
20001f1a:	689b      	ldr	r3, [r3, #8]
20001f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f20:	2b00      	cmp	r3, #0
20001f22:	d105      	bne.n	20001f30 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001f24:	687b      	ldr	r3, [r7, #4]
20001f26:	691a      	ldr	r2, [r3, #16]
20001f28:	687b      	ldr	r3, [r7, #4]
20001f2a:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f2c:	429a      	cmp	r2, r3
20001f2e:	d3e3      	bcc.n	20001ef8 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001f30:	687b      	ldr	r3, [r7, #4]
20001f32:	691a      	ldr	r2, [r3, #16]
20001f34:	687b      	ldr	r3, [r7, #4]
20001f36:	68db      	ldr	r3, [r3, #12]
20001f38:	429a      	cmp	r2, r3
20001f3a:	d31c      	bcc.n	20001f76 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f3c:	e00e      	b.n	20001f5c <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001f3e:	687b      	ldr	r3, [r7, #4]
20001f40:	681b      	ldr	r3, [r3, #0]
20001f42:	687a      	ldr	r2, [r7, #4]
20001f44:	6951      	ldr	r1, [r2, #20]
20001f46:	687a      	ldr	r2, [r7, #4]
20001f48:	69d2      	ldr	r2, [r2, #28]
20001f4a:	440a      	add	r2, r1
20001f4c:	7812      	ldrb	r2, [r2, #0]
20001f4e:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20001f50:	687b      	ldr	r3, [r7, #4]
20001f52:	69db      	ldr	r3, [r3, #28]
20001f54:	f103 0201 	add.w	r2, r3, #1
20001f58:	687b      	ldr	r3, [r7, #4]
20001f5a:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f5c:	687b      	ldr	r3, [r7, #4]
20001f5e:	681b      	ldr	r3, [r3, #0]
20001f60:	689b      	ldr	r3, [r3, #8]
20001f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001f66:	2b00      	cmp	r3, #0
20001f68:	d105      	bne.n	20001f76 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001f6a:	687b      	ldr	r3, [r7, #4]
20001f6c:	69da      	ldr	r2, [r3, #28]
20001f6e:	687b      	ldr	r3, [r7, #4]
20001f70:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f72:	429a      	cmp	r2, r3
20001f74:	d3e3      	bcc.n	20001f3e <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f76:	687b      	ldr	r3, [r7, #4]
20001f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001f7a:	2b00      	cmp	r3, #0
20001f7c:	d01f      	beq.n	20001fbe <fill_slave_tx_fifo+0xd6>
20001f7e:	687b      	ldr	r3, [r7, #4]
20001f80:	691a      	ldr	r2, [r3, #16]
20001f82:	687b      	ldr	r3, [r7, #4]
20001f84:	68db      	ldr	r3, [r3, #12]
20001f86:	429a      	cmp	r2, r3
20001f88:	d319      	bcc.n	20001fbe <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001f8a:	687b      	ldr	r3, [r7, #4]
20001f8c:	69da      	ldr	r2, [r3, #28]
20001f8e:	687b      	ldr	r3, [r7, #4]
20001f90:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001f92:	429a      	cmp	r2, r3
20001f94:	d313      	bcc.n	20001fbe <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001f96:	e008      	b.n	20001faa <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001f98:	687b      	ldr	r3, [r7, #4]
20001f9a:	681b      	ldr	r3, [r3, #0]
20001f9c:	f04f 0200 	mov.w	r2, #0
20001fa0:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001fa2:	68fb      	ldr	r3, [r7, #12]
20001fa4:	f103 0301 	add.w	r3, r3, #1
20001fa8:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001faa:	687b      	ldr	r3, [r7, #4]
20001fac:	681b      	ldr	r3, [r3, #0]
20001fae:	689b      	ldr	r3, [r3, #8]
20001fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
20001fb4:	2b00      	cmp	r3, #0
20001fb6:	d102      	bne.n	20001fbe <fill_slave_tx_fifo+0xd6>
20001fb8:	68fb      	ldr	r3, [r7, #12]
20001fba:	2b1f      	cmp	r3, #31
20001fbc:	d9ec      	bls.n	20001f98 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20001fbe:	f107 0714 	add.w	r7, r7, #20
20001fc2:	46bd      	mov	sp, r7
20001fc4:	bc80      	pop	{r7}
20001fc6:	4770      	bx	lr

20001fc8 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20001fc8:	b580      	push	{r7, lr}
20001fca:	b084      	sub	sp, #16
20001fcc:	af00      	add	r7, sp, #0
20001fce:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001fd0:	687b      	ldr	r3, [r7, #4]
20001fd2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20001fd6:	2b02      	cmp	r3, #2
20001fd8:	d115      	bne.n	20002006 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001fda:	e00c      	b.n	20001ff6 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20001fdc:	687b      	ldr	r3, [r7, #4]
20001fde:	681b      	ldr	r3, [r3, #0]
20001fe0:	691b      	ldr	r3, [r3, #16]
20001fe2:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20001fe4:	687b      	ldr	r3, [r7, #4]
20001fe6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001fe8:	2b00      	cmp	r3, #0
20001fea:	d004      	beq.n	20001ff6 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001fec:	687b      	ldr	r3, [r7, #4]
20001fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20001ff0:	68fa      	ldr	r2, [r7, #12]
20001ff2:	4610      	mov	r0, r2
20001ff4:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001ff6:	687b      	ldr	r3, [r7, #4]
20001ff8:	681b      	ldr	r3, [r3, #0]
20001ffa:	689b      	ldr	r3, [r3, #8]
20001ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002000:	2b00      	cmp	r3, #0
20002002:	d0eb      	beq.n	20001fdc <read_slave_rx_fifo+0x14>
20002004:	e032      	b.n	2000206c <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002006:	687b      	ldr	r3, [r7, #4]
20002008:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000200c:	2b01      	cmp	r3, #1
2000200e:	d125      	bne.n	2000205c <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002010:	e017      	b.n	20002042 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002012:	687b      	ldr	r3, [r7, #4]
20002014:	681b      	ldr	r3, [r3, #0]
20002016:	691b      	ldr	r3, [r3, #16]
20002018:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
2000201a:	687b      	ldr	r3, [r7, #4]
2000201c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000201e:	687b      	ldr	r3, [r7, #4]
20002020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002022:	429a      	cmp	r2, r3
20002024:	d207      	bcs.n	20002036 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002026:	687b      	ldr	r3, [r7, #4]
20002028:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000202a:	687b      	ldr	r3, [r7, #4]
2000202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000202e:	4413      	add	r3, r2
20002030:	68fa      	ldr	r2, [r7, #12]
20002032:	b2d2      	uxtb	r2, r2
20002034:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002036:	687b      	ldr	r3, [r7, #4]
20002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000203a:	f103 0201 	add.w	r2, r3, #1
2000203e:	687b      	ldr	r3, [r7, #4]
20002040:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002042:	687b      	ldr	r3, [r7, #4]
20002044:	681b      	ldr	r3, [r3, #0]
20002046:	689b      	ldr	r3, [r3, #8]
20002048:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000204c:	2b00      	cmp	r3, #0
2000204e:	d0e0      	beq.n	20002012 <read_slave_rx_fifo+0x4a>
20002050:	e00c      	b.n	2000206c <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002052:	687b      	ldr	r3, [r7, #4]
20002054:	681b      	ldr	r3, [r3, #0]
20002056:	691b      	ldr	r3, [r3, #16]
20002058:	60fb      	str	r3, [r7, #12]
2000205a:	e000      	b.n	2000205e <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000205c:	bf00      	nop
2000205e:	687b      	ldr	r3, [r7, #4]
20002060:	681b      	ldr	r3, [r3, #0]
20002062:	689b      	ldr	r3, [r3, #8]
20002064:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002068:	2b00      	cmp	r3, #0
2000206a:	d0f2      	beq.n	20002052 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
2000206c:	f107 0710 	add.w	r7, r7, #16
20002070:	46bd      	mov	sp, r7
20002072:	bd80      	pop	{r7, pc}

20002074 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002074:	b580      	push	{r7, lr}
20002076:	b086      	sub	sp, #24
20002078:	af00      	add	r7, sp, #0
2000207a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
2000207c:	687b      	ldr	r3, [r7, #4]
2000207e:	681b      	ldr	r3, [r3, #0]
20002080:	f103 0320 	add.w	r3, r3, #32
20002084:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002086:	687a      	ldr	r2, [r7, #4]
20002088:	f649 534c 	movw	r3, #40268	; 0x9d4c
2000208c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002090:	429a      	cmp	r2, r3
20002092:	d007      	beq.n	200020a4 <mss_spi_isr+0x30>
20002094:	687a      	ldr	r2, [r7, #4]
20002096:	f649 43c8 	movw	r3, #40136	; 0x9cc8
2000209a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000209e:	429a      	cmp	r2, r3
200020a0:	d000      	beq.n	200020a4 <mss_spi_isr+0x30>
200020a2:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200020a4:	693b      	ldr	r3, [r7, #16]
200020a6:	681b      	ldr	r3, [r3, #0]
200020a8:	f003 0302 	and.w	r3, r3, #2
200020ac:	2b00      	cmp	r3, #0
200020ae:	d052      	beq.n	20002156 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200020b0:	687b      	ldr	r3, [r7, #4]
200020b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020b6:	2b02      	cmp	r3, #2
200020b8:	d115      	bne.n	200020e6 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020ba:	e00c      	b.n	200020d6 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200020bc:	687b      	ldr	r3, [r7, #4]
200020be:	681b      	ldr	r3, [r3, #0]
200020c0:	691b      	ldr	r3, [r3, #16]
200020c2:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200020c4:	687b      	ldr	r3, [r7, #4]
200020c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200020c8:	2b00      	cmp	r3, #0
200020ca:	d004      	beq.n	200020d6 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200020cc:	687b      	ldr	r3, [r7, #4]
200020ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200020d0:	68fa      	ldr	r2, [r7, #12]
200020d2:	4610      	mov	r0, r2
200020d4:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200020d6:	687b      	ldr	r3, [r7, #4]
200020d8:	681b      	ldr	r3, [r3, #0]
200020da:	689b      	ldr	r3, [r3, #8]
200020dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
200020e0:	2b00      	cmp	r3, #0
200020e2:	d0eb      	beq.n	200020bc <mss_spi_isr+0x48>
200020e4:	e032      	b.n	2000214c <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200020e6:	687b      	ldr	r3, [r7, #4]
200020e8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200020ec:	2b01      	cmp	r3, #1
200020ee:	d125      	bne.n	2000213c <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200020f0:	e017      	b.n	20002122 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
200020f2:	687b      	ldr	r3, [r7, #4]
200020f4:	681b      	ldr	r3, [r3, #0]
200020f6:	691b      	ldr	r3, [r3, #16]
200020f8:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200020fa:	687b      	ldr	r3, [r7, #4]
200020fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200020fe:	687b      	ldr	r3, [r7, #4]
20002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002102:	429a      	cmp	r2, r3
20002104:	d207      	bcs.n	20002116 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002106:	687b      	ldr	r3, [r7, #4]
20002108:	6a9a      	ldr	r2, [r3, #40]	; 0x28
2000210a:	687b      	ldr	r3, [r7, #4]
2000210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000210e:	4413      	add	r3, r2
20002110:	68fa      	ldr	r2, [r7, #12]
20002112:	b2d2      	uxtb	r2, r2
20002114:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002116:	687b      	ldr	r3, [r7, #4]
20002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000211a:	f103 0201 	add.w	r2, r3, #1
2000211e:	687b      	ldr	r3, [r7, #4]
20002120:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002122:	687b      	ldr	r3, [r7, #4]
20002124:	681b      	ldr	r3, [r3, #0]
20002126:	689b      	ldr	r3, [r3, #8]
20002128:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000212c:	2b00      	cmp	r3, #0
2000212e:	d0e0      	beq.n	200020f2 <mss_spi_isr+0x7e>
20002130:	e00c      	b.n	2000214c <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002132:	687b      	ldr	r3, [r7, #4]
20002134:	681b      	ldr	r3, [r3, #0]
20002136:	691b      	ldr	r3, [r3, #16]
20002138:	60fb      	str	r3, [r7, #12]
2000213a:	e000      	b.n	2000213e <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000213c:	bf00      	nop
2000213e:	687b      	ldr	r3, [r7, #4]
20002140:	681b      	ldr	r3, [r3, #0]
20002142:	689b      	ldr	r3, [r3, #8]
20002144:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002148:	2b00      	cmp	r3, #0
2000214a:	d0f2      	beq.n	20002132 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
2000214c:	687b      	ldr	r3, [r7, #4]
2000214e:	681b      	ldr	r3, [r3, #0]
20002150:	f04f 0202 	mov.w	r2, #2
20002154:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002156:	693b      	ldr	r3, [r7, #16]
20002158:	681b      	ldr	r3, [r3, #0]
2000215a:	f003 0301 	and.w	r3, r3, #1
2000215e:	b2db      	uxtb	r3, r3
20002160:	2b00      	cmp	r3, #0
20002162:	d012      	beq.n	2000218a <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002164:	687b      	ldr	r3, [r7, #4]
20002166:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000216a:	2b02      	cmp	r3, #2
2000216c:	d105      	bne.n	2000217a <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000216e:	687b      	ldr	r3, [r7, #4]
20002170:	681b      	ldr	r3, [r3, #0]
20002172:	687a      	ldr	r2, [r7, #4]
20002174:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002176:	615a      	str	r2, [r3, #20]
20002178:	e002      	b.n	20002180 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
2000217a:	6878      	ldr	r0, [r7, #4]
2000217c:	f7ff feb4 	bl	20001ee8 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002180:	687b      	ldr	r3, [r7, #4]
20002182:	681b      	ldr	r3, [r3, #0]
20002184:	f04f 0201 	mov.w	r2, #1
20002188:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
2000218a:	693b      	ldr	r3, [r7, #16]
2000218c:	681b      	ldr	r3, [r3, #0]
2000218e:	f003 0310 	and.w	r3, r3, #16
20002192:	2b00      	cmp	r3, #0
20002194:	d023      	beq.n	200021de <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002196:	6878      	ldr	r0, [r7, #4]
20002198:	f7ff ff16 	bl	20001fc8 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
2000219c:	687b      	ldr	r3, [r7, #4]
2000219e:	6a1b      	ldr	r3, [r3, #32]
200021a0:	2b00      	cmp	r3, #0
200021a2:	d00b      	beq.n	200021bc <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200021a4:	687b      	ldr	r3, [r7, #4]
200021a6:	6a1b      	ldr	r3, [r3, #32]
200021a8:	687a      	ldr	r2, [r7, #4]
200021aa:	6a91      	ldr	r1, [r2, #40]	; 0x28
200021ac:	687a      	ldr	r2, [r7, #4]
200021ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
200021b0:	4608      	mov	r0, r1
200021b2:	4611      	mov	r1, r2
200021b4:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200021b6:	6878      	ldr	r0, [r7, #4]
200021b8:	f7ff fe96 	bl	20001ee8 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200021bc:	687b      	ldr	r3, [r7, #4]
200021be:	f04f 0201 	mov.w	r2, #1
200021c2:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200021c4:	687b      	ldr	r3, [r7, #4]
200021c6:	681b      	ldr	r3, [r3, #0]
200021c8:	687a      	ldr	r2, [r7, #4]
200021ca:	6812      	ldr	r2, [r2, #0]
200021cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
200021ce:	f022 0210 	bic.w	r2, r2, #16
200021d2:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200021d4:	687b      	ldr	r3, [r7, #4]
200021d6:	681b      	ldr	r3, [r3, #0]
200021d8:	f04f 0210 	mov.w	r2, #16
200021dc:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200021de:	693b      	ldr	r3, [r7, #16]
200021e0:	681b      	ldr	r3, [r3, #0]
200021e2:	f003 0304 	and.w	r3, r3, #4
200021e6:	2b00      	cmp	r3, #0
200021e8:	d00f      	beq.n	2000220a <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200021ea:	687b      	ldr	r3, [r7, #4]
200021ec:	681b      	ldr	r3, [r3, #0]
200021ee:	687a      	ldr	r2, [r7, #4]
200021f0:	6812      	ldr	r2, [r2, #0]
200021f2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200021f4:	f042 0204 	orr.w	r2, r2, #4
200021f8:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200021fa:	6878      	ldr	r0, [r7, #4]
200021fc:	f7ff fbf2 	bl	200019e4 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002200:	687b      	ldr	r3, [r7, #4]
20002202:	681b      	ldr	r3, [r3, #0]
20002204:	f04f 0204 	mov.w	r2, #4
20002208:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
2000220a:	693b      	ldr	r3, [r7, #16]
2000220c:	681b      	ldr	r3, [r3, #0]
2000220e:	f003 0308 	and.w	r3, r3, #8
20002212:	2b00      	cmp	r3, #0
20002214:	d031      	beq.n	2000227a <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	681b      	ldr	r3, [r3, #0]
2000221a:	687a      	ldr	r2, [r7, #4]
2000221c:	6812      	ldr	r2, [r2, #0]
2000221e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002220:	f042 0208 	orr.w	r2, r2, #8
20002224:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002226:	687b      	ldr	r3, [r7, #4]
20002228:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000222c:	2b02      	cmp	r3, #2
2000222e:	d113      	bne.n	20002258 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002230:	687b      	ldr	r3, [r7, #4]
20002232:	681a      	ldr	r2, [r3, #0]
20002234:	687b      	ldr	r3, [r7, #4]
20002236:	681b      	ldr	r3, [r3, #0]
20002238:	6819      	ldr	r1, [r3, #0]
2000223a:	f240 03ff 	movw	r3, #255	; 0xff
2000223e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002242:	ea01 0303 	and.w	r3, r1, r3
20002246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
2000224a:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000224c:	687b      	ldr	r3, [r7, #4]
2000224e:	681b      	ldr	r3, [r3, #0]
20002250:	687a      	ldr	r2, [r7, #4]
20002252:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002254:	615a      	str	r2, [r3, #20]
20002256:	e00b      	b.n	20002270 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002258:	687b      	ldr	r3, [r7, #4]
2000225a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000225e:	2b01      	cmp	r3, #1
20002260:	d106      	bne.n	20002270 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002262:	687b      	ldr	r3, [r7, #4]
20002264:	f04f 0200 	mov.w	r2, #0
20002268:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
2000226a:	6878      	ldr	r0, [r7, #4]
2000226c:	f7ff fe3c 	bl	20001ee8 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002270:	687b      	ldr	r3, [r7, #4]
20002272:	681b      	ldr	r3, [r3, #0]
20002274:	f04f 0208 	mov.w	r2, #8
20002278:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
2000227a:	693b      	ldr	r3, [r7, #16]
2000227c:	681b      	ldr	r3, [r3, #0]
2000227e:	f003 0320 	and.w	r3, r3, #32
20002282:	2b00      	cmp	r3, #0
20002284:	d049      	beq.n	2000231a <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002286:	6878      	ldr	r0, [r7, #4]
20002288:	f7ff fe9e 	bl	20001fc8 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
2000228c:	687b      	ldr	r3, [r7, #4]
2000228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002290:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002292:	687b      	ldr	r3, [r7, #4]
20002294:	6a1b      	ldr	r3, [r3, #32]
20002296:	2b00      	cmp	r3, #0
20002298:	d01c      	beq.n	200022d4 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
2000229a:	687b      	ldr	r3, [r7, #4]
2000229c:	f04f 0200 	mov.w	r2, #0
200022a0:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200022a2:	687b      	ldr	r3, [r7, #4]
200022a4:	f04f 0200 	mov.w	r2, #0
200022a8:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200022aa:	687b      	ldr	r3, [r7, #4]
200022ac:	f04f 0200 	mov.w	r2, #0
200022b0:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200022b2:	687b      	ldr	r3, [r7, #4]
200022b4:	f04f 0200 	mov.w	r2, #0
200022b8:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200022ba:	687b      	ldr	r3, [r7, #4]
200022bc:	681b      	ldr	r3, [r3, #0]
200022be:	f04f 0210 	mov.w	r2, #16
200022c2:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
200022c4:	687b      	ldr	r3, [r7, #4]
200022c6:	681b      	ldr	r3, [r3, #0]
200022c8:	687a      	ldr	r2, [r7, #4]
200022ca:	6812      	ldr	r2, [r2, #0]
200022cc:	6a92      	ldr	r2, [r2, #40]	; 0x28
200022ce:	f042 0210 	orr.w	r2, r2, #16
200022d2:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200022d4:	687b      	ldr	r3, [r7, #4]
200022d6:	f04f 0200 	mov.w	r2, #0
200022da:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200022dc:	687b      	ldr	r3, [r7, #4]
200022de:	681b      	ldr	r3, [r3, #0]
200022e0:	687a      	ldr	r2, [r7, #4]
200022e2:	6812      	ldr	r2, [r2, #0]
200022e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200022e6:	f042 020c 	orr.w	r2, r2, #12
200022ea:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200022ec:	6878      	ldr	r0, [r7, #4]
200022ee:	f7ff fdfb 	bl	20001ee8 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200022f2:	687b      	ldr	r3, [r7, #4]
200022f4:	f04f 0200 	mov.w	r2, #0
200022f8:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200022fa:	687b      	ldr	r3, [r7, #4]
200022fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200022fe:	2b00      	cmp	r3, #0
20002300:	d006      	beq.n	20002310 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002302:	687b      	ldr	r3, [r7, #4]
20002304:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002306:	687a      	ldr	r2, [r7, #4]
20002308:	6a92      	ldr	r2, [r2, #40]	; 0x28
2000230a:	4610      	mov	r0, r2
2000230c:	6979      	ldr	r1, [r7, #20]
2000230e:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002310:	687b      	ldr	r3, [r7, #4]
20002312:	681b      	ldr	r3, [r3, #0]
20002314:	f04f 0220 	mov.w	r2, #32
20002318:	60da      	str	r2, [r3, #12]
    }
}
2000231a:	f107 0718 	add.w	r7, r7, #24
2000231e:	46bd      	mov	sp, r7
20002320:	bd80      	pop	{r7, pc}
20002322:	bf00      	nop

20002324 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002324:	4668      	mov	r0, sp
20002326:	f020 0107 	bic.w	r1, r0, #7
2000232a:	468d      	mov	sp, r1
2000232c:	b589      	push	{r0, r3, r7, lr}
2000232e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002330:	f649 504c 	movw	r0, #40268	; 0x9d4c
20002334:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002338:	f7ff fe9c 	bl	20002074 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
2000233c:	f04f 000c 	mov.w	r0, #12
20002340:	f7ff fa98 	bl	20001874 <NVIC_ClearPendingIRQ>
}
20002344:	46bd      	mov	sp, r7
20002346:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000234a:	4685      	mov	sp, r0
2000234c:	4770      	bx	lr
2000234e:	bf00      	nop

20002350 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002350:	4668      	mov	r0, sp
20002352:	f020 0107 	bic.w	r1, r0, #7
20002356:	468d      	mov	sp, r1
20002358:	b589      	push	{r0, r3, r7, lr}
2000235a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
2000235c:	f649 40c8 	movw	r0, #40136	; 0x9cc8
20002360:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002364:	f7ff fe86 	bl	20002074 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002368:	f04f 000d 	mov.w	r0, #13
2000236c:	f7ff fa82 	bl	20001874 <NVIC_ClearPendingIRQ>
}
20002370:	46bd      	mov	sp, r7
20002372:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002376:	4685      	mov	sp, r0
20002378:	4770      	bx	lr
2000237a:	bf00      	nop

2000237c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000237c:	b480      	push	{r7}
2000237e:	b083      	sub	sp, #12
20002380:	af00      	add	r7, sp, #0
20002382:	4603      	mov	r3, r0
20002384:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002386:	f24e 1300 	movw	r3, #57600	; 0xe100
2000238a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000238e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002392:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002396:	88f9      	ldrh	r1, [r7, #6]
20002398:	f001 011f 	and.w	r1, r1, #31
2000239c:	f04f 0001 	mov.w	r0, #1
200023a0:	fa00 f101 	lsl.w	r1, r0, r1
200023a4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200023a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200023ac:	f107 070c 	add.w	r7, r7, #12
200023b0:	46bd      	mov	sp, r7
200023b2:	bc80      	pop	{r7}
200023b4:	4770      	bx	lr
200023b6:	bf00      	nop

200023b8 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200023b8:	b580      	push	{r7, lr}
200023ba:	b082      	sub	sp, #8
200023bc:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200023be:	f242 0300 	movw	r3, #8192	; 0x2000
200023c2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200023c6:	f242 0200 	movw	r2, #8192	; 0x2000
200023ca:	f2ce 0204 	movt	r2, #57348	; 0xe004
200023ce:	6b12      	ldr	r2, [r2, #48]	; 0x30
200023d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200023d4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200023d6:	f04f 0300 	mov.w	r3, #0
200023da:	607b      	str	r3, [r7, #4]
200023dc:	e00e      	b.n	200023fc <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200023de:	687a      	ldr	r2, [r7, #4]
200023e0:	f249 33ec 	movw	r3, #37868	; 0x93ec
200023e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023e8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200023ec:	b21b      	sxth	r3, r3
200023ee:	4618      	mov	r0, r3
200023f0:	f7ff ffc4 	bl	2000237c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200023f4:	687b      	ldr	r3, [r7, #4]
200023f6:	f103 0301 	add.w	r3, r3, #1
200023fa:	607b      	str	r3, [r7, #4]
200023fc:	687b      	ldr	r3, [r7, #4]
200023fe:	2b1f      	cmp	r3, #31
20002400:	d9ed      	bls.n	200023de <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002402:	f242 0300 	movw	r3, #8192	; 0x2000
20002406:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000240a:	f242 0200 	movw	r2, #8192	; 0x2000
2000240e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002412:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002414:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002418:	631a      	str	r2, [r3, #48]	; 0x30
}
2000241a:	f107 0708 	add.w	r7, r7, #8
2000241e:	46bd      	mov	sp, r7
20002420:	bd80      	pop	{r7, pc}
20002422:	bf00      	nop

20002424 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002424:	b480      	push	{r7}
20002426:	b085      	sub	sp, #20
20002428:	af00      	add	r7, sp, #0
2000242a:	4603      	mov	r3, r0
2000242c:	6039      	str	r1, [r7, #0]
2000242e:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002430:	79fb      	ldrb	r3, [r7, #7]
20002432:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002434:	68fb      	ldr	r3, [r7, #12]
20002436:	2b1f      	cmp	r3, #31
20002438:	d900      	bls.n	2000243c <MSS_GPIO_config+0x18>
2000243a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
2000243c:	68fb      	ldr	r3, [r7, #12]
2000243e:	2b1f      	cmp	r3, #31
20002440:	d808      	bhi.n	20002454 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20002442:	68fa      	ldr	r2, [r7, #12]
20002444:	f249 336c 	movw	r3, #37740	; 0x936c
20002448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000244c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20002450:	683a      	ldr	r2, [r7, #0]
20002452:	601a      	str	r2, [r3, #0]
    }
}
20002454:	f107 0714 	add.w	r7, r7, #20
20002458:	46bd      	mov	sp, r7
2000245a:	bc80      	pop	{r7}
2000245c:	4770      	bx	lr
2000245e:	bf00      	nop

20002460 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20002460:	b480      	push	{r7}
20002462:	b085      	sub	sp, #20
20002464:	af00      	add	r7, sp, #0
20002466:	4602      	mov	r2, r0
20002468:	460b      	mov	r3, r1
2000246a:	71fa      	strb	r2, [r7, #7]
2000246c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
2000246e:	79fb      	ldrb	r3, [r7, #7]
20002470:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002472:	68fb      	ldr	r3, [r7, #12]
20002474:	2b1f      	cmp	r3, #31
20002476:	d900      	bls.n	2000247a <MSS_GPIO_set_output+0x1a>
20002478:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
2000247a:	68fb      	ldr	r3, [r7, #12]
2000247c:	2b1f      	cmp	r3, #31
2000247e:	d809      	bhi.n	20002494 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20002480:	f240 0300 	movw	r3, #0
20002484:	f2c4 2326 	movt	r3, #16934	; 0x4226
20002488:	68fa      	ldr	r2, [r7, #12]
2000248a:	79b9      	ldrb	r1, [r7, #6]
2000248c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20002490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20002494:	f107 0714 	add.w	r7, r7, #20
20002498:	46bd      	mov	sp, r7
2000249a:	bc80      	pop	{r7}
2000249c:	4770      	bx	lr
2000249e:	bf00      	nop

200024a0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200024a0:	b480      	push	{r7}
200024a2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200024a4:	46bd      	mov	sp, r7
200024a6:	bc80      	pop	{r7}
200024a8:	4770      	bx	lr
200024aa:	bf00      	nop

200024ac <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200024ac:	b580      	push	{r7, lr}
200024ae:	b08a      	sub	sp, #40	; 0x28
200024b0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200024b2:	f249 432c 	movw	r3, #37932	; 0x942c
200024b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024ba:	46bc      	mov	ip, r7
200024bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200024be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200024c2:	f242 0300 	movw	r3, #8192	; 0x2000
200024c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200024cc:	ea4f 0393 	mov.w	r3, r3, lsr #2
200024d0:	f003 0303 	and.w	r3, r3, #3
200024d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
200024d8:	f107 0228 	add.w	r2, r7, #40	; 0x28
200024dc:	4413      	add	r3, r2
200024de:	f853 3c28 	ldr.w	r3, [r3, #-40]
200024e2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200024e4:	f242 0300 	movw	r3, #8192	; 0x2000
200024e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200024ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200024ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
200024f2:	f003 0303 	and.w	r3, r3, #3
200024f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
200024fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
200024fe:	4413      	add	r3, r2
20002500:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002504:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002506:	f242 0300 	movw	r3, #8192	; 0x2000
2000250a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000250e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20002510:	ea4f 1393 	mov.w	r3, r3, lsr #6
20002514:	f003 0303 	and.w	r3, r3, #3
20002518:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000251c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20002520:	4413      	add	r3, r2
20002522:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002526:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20002528:	f242 0300 	movw	r3, #8192	; 0x2000
2000252c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002532:	ea4f 2313 	mov.w	r3, r3, lsr #8
20002536:	f003 031f 	and.w	r3, r3, #31
2000253a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000253c:	f242 0300 	movw	r3, #8192	; 0x2000
20002540:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002544:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20002546:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000254a:	f003 0301 	and.w	r3, r3, #1
2000254e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20002550:	6a3b      	ldr	r3, [r7, #32]
20002552:	f103 0301 	add.w	r3, r3, #1
20002556:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000255a:	2b00      	cmp	r3, #0
2000255c:	d003      	beq.n	20002566 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000255e:	69fb      	ldr	r3, [r7, #28]
20002560:	ea4f 0343 	mov.w	r3, r3, lsl #1
20002564:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002566:	f000 f849 	bl	200025fc <GetSystemClock>
2000256a:	4602      	mov	r2, r0
2000256c:	f249 63c8 	movw	r3, #38600	; 0x96c8
20002570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002574:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002576:	f249 63c8 	movw	r3, #38600	; 0x96c8
2000257a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000257e:	681a      	ldr	r2, [r3, #0]
20002580:	693b      	ldr	r3, [r7, #16]
20002582:	fbb2 f2f3 	udiv	r2, r2, r3
20002586:	f249 63cc 	movw	r3, #38604	; 0x96cc
2000258a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000258e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002590:	f249 63c8 	movw	r3, #38600	; 0x96c8
20002594:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002598:	681a      	ldr	r2, [r3, #0]
2000259a:	697b      	ldr	r3, [r7, #20]
2000259c:	fbb2 f2f3 	udiv	r2, r2, r3
200025a0:	f249 63d0 	movw	r3, #38608	; 0x96d0
200025a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025a8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200025aa:	f249 63c8 	movw	r3, #38600	; 0x96c8
200025ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b2:	681a      	ldr	r2, [r3, #0]
200025b4:	69bb      	ldr	r3, [r7, #24]
200025b6:	fbb2 f2f3 	udiv	r2, r2, r3
200025ba:	f249 63d4 	movw	r3, #38612	; 0x96d4
200025be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025c2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200025c4:	f249 63c8 	movw	r3, #38600	; 0x96c8
200025c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025cc:	681a      	ldr	r2, [r3, #0]
200025ce:	69fb      	ldr	r3, [r7, #28]
200025d0:	fbb2 f2f3 	udiv	r2, r2, r3
200025d4:	f249 63d8 	movw	r3, #38616	; 0x96d8
200025d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025dc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200025de:	f249 63c8 	movw	r3, #38600	; 0x96c8
200025e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e6:	681a      	ldr	r2, [r3, #0]
200025e8:	f249 63c4 	movw	r3, #38596	; 0x96c4
200025ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f0:	601a      	str	r2, [r3, #0]
}
200025f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200025f6:	46bd      	mov	sp, r7
200025f8:	bd80      	pop	{r7, pc}
200025fa:	bf00      	nop

200025fc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200025fc:	b480      	push	{r7}
200025fe:	b08b      	sub	sp, #44	; 0x2c
20002600:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002602:	f04f 0300 	mov.w	r3, #0
20002606:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002608:	f640 031c 	movw	r3, #2076	; 0x81c
2000260c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002610:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20002612:	f240 2330 	movw	r3, #560	; 0x230
20002616:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000261a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000261c:	68fb      	ldr	r3, [r7, #12]
2000261e:	681b      	ldr	r3, [r3, #0]
20002620:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20002624:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20002626:	693a      	ldr	r2, [r7, #16]
20002628:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000262c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20002630:	429a      	cmp	r2, r3
20002632:	d108      	bne.n	20002646 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20002634:	f64e 732c 	movw	r3, #61228	; 0xef2c
20002638:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000263c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000263e:	697b      	ldr	r3, [r7, #20]
20002640:	681b      	ldr	r3, [r3, #0]
20002642:	607b      	str	r3, [r7, #4]
20002644:	e03d      	b.n	200026c2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20002646:	68bb      	ldr	r3, [r7, #8]
20002648:	681a      	ldr	r2, [r3, #0]
2000264a:	f244 3341 	movw	r3, #17217	; 0x4341
2000264e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20002652:	429a      	cmp	r2, r3
20002654:	d135      	bne.n	200026c2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20002656:	f640 0340 	movw	r3, #2112	; 0x840
2000265a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000265e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20002660:	69bb      	ldr	r3, [r7, #24]
20002662:	681b      	ldr	r3, [r3, #0]
20002664:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002666:	69fb      	ldr	r3, [r7, #28]
20002668:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000266c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000266e:	69fa      	ldr	r2, [r7, #28]
20002670:	f240 3300 	movw	r3, #768	; 0x300
20002674:	f2c0 0301 	movt	r3, #1
20002678:	429a      	cmp	r2, r3
2000267a:	d922      	bls.n	200026c2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000267c:	69fa      	ldr	r2, [r7, #28]
2000267e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002682:	f2c0 0301 	movt	r3, #1
20002686:	429a      	cmp	r2, r3
20002688:	d808      	bhi.n	2000269c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000268a:	f241 632c 	movw	r3, #5676	; 0x162c
2000268e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002692:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002694:	6a3b      	ldr	r3, [r7, #32]
20002696:	681b      	ldr	r3, [r3, #0]
20002698:	607b      	str	r3, [r7, #4]
2000269a:	e012      	b.n	200026c2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000269c:	69fa      	ldr	r2, [r7, #28]
2000269e:	f64f 73ff 	movw	r3, #65535	; 0xffff
200026a2:	f2c0 0302 	movt	r3, #2
200026a6:	429a      	cmp	r2, r3
200026a8:	d808      	bhi.n	200026bc <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200026aa:	f641 63ac 	movw	r3, #7852	; 0x1eac
200026ae:	f2c6 0308 	movt	r3, #24584	; 0x6008
200026b2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200026b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200026b6:	681b      	ldr	r3, [r3, #0]
200026b8:	607b      	str	r3, [r7, #4]
200026ba:	e002      	b.n	200026c2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200026bc:	f04f 0300 	mov.w	r3, #0
200026c0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200026c2:	687b      	ldr	r3, [r7, #4]
200026c4:	2b00      	cmp	r3, #0
200026c6:	d105      	bne.n	200026d4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200026c8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200026ca:	f647 0340 	movw	r3, #30784	; 0x7840
200026ce:	f2c0 137d 	movt	r3, #381	; 0x17d
200026d2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200026d4:	687b      	ldr	r3, [r7, #4]
}
200026d6:	4618      	mov	r0, r3
200026d8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200026dc:	46bd      	mov	sp, r7
200026de:	bc80      	pop	{r7}
200026e0:	4770      	bx	lr
200026e2:	bf00      	nop

200026e4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200026e4:	b480      	push	{r7}
200026e6:	b083      	sub	sp, #12
200026e8:	af00      	add	r7, sp, #0
200026ea:	4603      	mov	r3, r0
200026ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200026ee:	f24e 1300 	movw	r3, #57600	; 0xe100
200026f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200026f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200026fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
200026fe:	88f9      	ldrh	r1, [r7, #6]
20002700:	f001 011f 	and.w	r1, r1, #31
20002704:	f04f 0001 	mov.w	r0, #1
20002708:	fa00 f101 	lsl.w	r1, r0, r1
2000270c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002714:	f107 070c 	add.w	r7, r7, #12
20002718:	46bd      	mov	sp, r7
2000271a:	bc80      	pop	{r7}
2000271c:	4770      	bx	lr
2000271e:	bf00      	nop

20002720 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20002720:	b480      	push	{r7}
20002722:	b083      	sub	sp, #12
20002724:	af00      	add	r7, sp, #0
20002726:	4603      	mov	r3, r0
20002728:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
2000272a:	f107 070c 	add.w	r7, r7, #12
2000272e:	46bd      	mov	sp, r7
20002730:	bc80      	pop	{r7}
20002732:	4770      	bx	lr

20002734 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20002734:	4668      	mov	r0, sp
20002736:	f020 0107 	bic.w	r1, r0, #7
2000273a:	468d      	mov	sp, r1
2000273c:	b589      	push	{r0, r3, r7, lr}
2000273e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20002740:	f04f 0000 	mov.w	r0, #0
20002744:	f7ff ffec 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20002748:	f04f 0076 	mov.w	r0, #118	; 0x76
2000274c:	f7ff ffca 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002750:	46bd      	mov	sp, r7
20002752:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002756:	4685      	mov	sp, r0
20002758:	4770      	bx	lr
2000275a:	bf00      	nop

2000275c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
2000275c:	4668      	mov	r0, sp
2000275e:	f020 0107 	bic.w	r1, r0, #7
20002762:	468d      	mov	sp, r1
20002764:	b589      	push	{r0, r3, r7, lr}
20002766:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20002768:	f04f 0001 	mov.w	r0, #1
2000276c:	f7ff ffd8 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20002770:	f04f 0077 	mov.w	r0, #119	; 0x77
20002774:	f7ff ffb6 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002778:	46bd      	mov	sp, r7
2000277a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000277e:	4685      	mov	sp, r0
20002780:	4770      	bx	lr
20002782:	bf00      	nop

20002784 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
20002784:	4668      	mov	r0, sp
20002786:	f020 0107 	bic.w	r1, r0, #7
2000278a:	468d      	mov	sp, r1
2000278c:	b589      	push	{r0, r3, r7, lr}
2000278e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20002790:	f04f 0002 	mov.w	r0, #2
20002794:	f7ff ffc4 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20002798:	f04f 0078 	mov.w	r0, #120	; 0x78
2000279c:	f7ff ffa2 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200027a0:	46bd      	mov	sp, r7
200027a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027a6:	4685      	mov	sp, r0
200027a8:	4770      	bx	lr
200027aa:	bf00      	nop

200027ac <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200027ac:	4668      	mov	r0, sp
200027ae:	f020 0107 	bic.w	r1, r0, #7
200027b2:	468d      	mov	sp, r1
200027b4:	b589      	push	{r0, r3, r7, lr}
200027b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
200027b8:	f04f 0003 	mov.w	r0, #3
200027bc:	f7ff ffb0 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
200027c0:	f04f 0079 	mov.w	r0, #121	; 0x79
200027c4:	f7ff ff8e 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200027c8:	46bd      	mov	sp, r7
200027ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027ce:	4685      	mov	sp, r0
200027d0:	4770      	bx	lr
200027d2:	bf00      	nop

200027d4 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
200027d4:	4668      	mov	r0, sp
200027d6:	f020 0107 	bic.w	r1, r0, #7
200027da:	468d      	mov	sp, r1
200027dc:	b589      	push	{r0, r3, r7, lr}
200027de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200027e0:	f04f 0004 	mov.w	r0, #4
200027e4:	f7ff ff9c 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200027e8:	f04f 007a 	mov.w	r0, #122	; 0x7a
200027ec:	f7ff ff7a 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200027f0:	46bd      	mov	sp, r7
200027f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200027f6:	4685      	mov	sp, r0
200027f8:	4770      	bx	lr
200027fa:	bf00      	nop

200027fc <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200027fc:	4668      	mov	r0, sp
200027fe:	f020 0107 	bic.w	r1, r0, #7
20002802:	468d      	mov	sp, r1
20002804:	b589      	push	{r0, r3, r7, lr}
20002806:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20002808:	f04f 0005 	mov.w	r0, #5
2000280c:	f7ff ff88 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20002810:	f04f 007b 	mov.w	r0, #123	; 0x7b
20002814:	f7ff ff66 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002818:	46bd      	mov	sp, r7
2000281a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000281e:	4685      	mov	sp, r0
20002820:	4770      	bx	lr
20002822:	bf00      	nop

20002824 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20002824:	4668      	mov	r0, sp
20002826:	f020 0107 	bic.w	r1, r0, #7
2000282a:	468d      	mov	sp, r1
2000282c:	b589      	push	{r0, r3, r7, lr}
2000282e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20002830:	f04f 0006 	mov.w	r0, #6
20002834:	f7ff ff74 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20002838:	f04f 007c 	mov.w	r0, #124	; 0x7c
2000283c:	f7ff ff52 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002840:	46bd      	mov	sp, r7
20002842:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002846:	4685      	mov	sp, r0
20002848:	4770      	bx	lr
2000284a:	bf00      	nop

2000284c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
2000284c:	4668      	mov	r0, sp
2000284e:	f020 0107 	bic.w	r1, r0, #7
20002852:	468d      	mov	sp, r1
20002854:	b589      	push	{r0, r3, r7, lr}
20002856:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20002858:	f04f 0007 	mov.w	r0, #7
2000285c:	f7ff ff60 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20002860:	f04f 007d 	mov.w	r0, #125	; 0x7d
20002864:	f7ff ff3e 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002868:	46bd      	mov	sp, r7
2000286a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000286e:	4685      	mov	sp, r0
20002870:	4770      	bx	lr
20002872:	bf00      	nop

20002874 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20002874:	4668      	mov	r0, sp
20002876:	f020 0107 	bic.w	r1, r0, #7
2000287a:	468d      	mov	sp, r1
2000287c:	b589      	push	{r0, r3, r7, lr}
2000287e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20002880:	f04f 0008 	mov.w	r0, #8
20002884:	f7ff ff4c 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20002888:	f04f 007e 	mov.w	r0, #126	; 0x7e
2000288c:	f7ff ff2a 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002890:	46bd      	mov	sp, r7
20002892:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002896:	4685      	mov	sp, r0
20002898:	4770      	bx	lr
2000289a:	bf00      	nop

2000289c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
2000289c:	4668      	mov	r0, sp
2000289e:	f020 0107 	bic.w	r1, r0, #7
200028a2:	468d      	mov	sp, r1
200028a4:	b589      	push	{r0, r3, r7, lr}
200028a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
200028a8:	f04f 0009 	mov.w	r0, #9
200028ac:	f7ff ff38 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
200028b0:	f04f 007f 	mov.w	r0, #127	; 0x7f
200028b4:	f7ff ff16 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200028b8:	46bd      	mov	sp, r7
200028ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028be:	4685      	mov	sp, r0
200028c0:	4770      	bx	lr
200028c2:	bf00      	nop

200028c4 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
200028c4:	4668      	mov	r0, sp
200028c6:	f020 0107 	bic.w	r1, r0, #7
200028ca:	468d      	mov	sp, r1
200028cc:	b589      	push	{r0, r3, r7, lr}
200028ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
200028d0:	f04f 000a 	mov.w	r0, #10
200028d4:	f7ff ff24 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200028d8:	f04f 0080 	mov.w	r0, #128	; 0x80
200028dc:	f7ff ff02 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200028e0:	46bd      	mov	sp, r7
200028e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028e6:	4685      	mov	sp, r0
200028e8:	4770      	bx	lr
200028ea:	bf00      	nop

200028ec <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200028ec:	4668      	mov	r0, sp
200028ee:	f020 0107 	bic.w	r1, r0, #7
200028f2:	468d      	mov	sp, r1
200028f4:	b589      	push	{r0, r3, r7, lr}
200028f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200028f8:	f04f 000b 	mov.w	r0, #11
200028fc:	f7ff ff10 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20002900:	f04f 0081 	mov.w	r0, #129	; 0x81
20002904:	f7ff feee 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002908:	46bd      	mov	sp, r7
2000290a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000290e:	4685      	mov	sp, r0
20002910:	4770      	bx	lr
20002912:	bf00      	nop

20002914 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20002914:	4668      	mov	r0, sp
20002916:	f020 0107 	bic.w	r1, r0, #7
2000291a:	468d      	mov	sp, r1
2000291c:	b589      	push	{r0, r3, r7, lr}
2000291e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20002920:	f04f 000c 	mov.w	r0, #12
20002924:	f7ff fefc 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20002928:	f04f 0082 	mov.w	r0, #130	; 0x82
2000292c:	f7ff feda 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002930:	46bd      	mov	sp, r7
20002932:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002936:	4685      	mov	sp, r0
20002938:	4770      	bx	lr
2000293a:	bf00      	nop

2000293c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
2000293c:	4668      	mov	r0, sp
2000293e:	f020 0107 	bic.w	r1, r0, #7
20002942:	468d      	mov	sp, r1
20002944:	b589      	push	{r0, r3, r7, lr}
20002946:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20002948:	f04f 000d 	mov.w	r0, #13
2000294c:	f7ff fee8 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20002950:	f04f 0083 	mov.w	r0, #131	; 0x83
20002954:	f7ff fec6 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002958:	46bd      	mov	sp, r7
2000295a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000295e:	4685      	mov	sp, r0
20002960:	4770      	bx	lr
20002962:	bf00      	nop

20002964 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20002964:	4668      	mov	r0, sp
20002966:	f020 0107 	bic.w	r1, r0, #7
2000296a:	468d      	mov	sp, r1
2000296c:	b589      	push	{r0, r3, r7, lr}
2000296e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20002970:	f04f 000e 	mov.w	r0, #14
20002974:	f7ff fed4 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20002978:	f04f 0084 	mov.w	r0, #132	; 0x84
2000297c:	f7ff feb2 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002980:	46bd      	mov	sp, r7
20002982:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002986:	4685      	mov	sp, r0
20002988:	4770      	bx	lr
2000298a:	bf00      	nop

2000298c <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
2000298c:	4668      	mov	r0, sp
2000298e:	f020 0107 	bic.w	r1, r0, #7
20002992:	468d      	mov	sp, r1
20002994:	b589      	push	{r0, r3, r7, lr}
20002996:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20002998:	f04f 000f 	mov.w	r0, #15
2000299c:	f7ff fec0 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
200029a0:	f04f 0085 	mov.w	r0, #133	; 0x85
200029a4:	f7ff fe9e 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200029a8:	46bd      	mov	sp, r7
200029aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029ae:	4685      	mov	sp, r0
200029b0:	4770      	bx	lr
200029b2:	bf00      	nop

200029b4 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
200029b4:	4668      	mov	r0, sp
200029b6:	f020 0107 	bic.w	r1, r0, #7
200029ba:	468d      	mov	sp, r1
200029bc:	b589      	push	{r0, r3, r7, lr}
200029be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
200029c0:	f04f 0010 	mov.w	r0, #16
200029c4:	f7ff feac 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
200029c8:	f04f 0086 	mov.w	r0, #134	; 0x86
200029cc:	f7ff fe8a 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200029d0:	46bd      	mov	sp, r7
200029d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029d6:	4685      	mov	sp, r0
200029d8:	4770      	bx	lr
200029da:	bf00      	nop

200029dc <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200029dc:	4668      	mov	r0, sp
200029de:	f020 0107 	bic.w	r1, r0, #7
200029e2:	468d      	mov	sp, r1
200029e4:	b589      	push	{r0, r3, r7, lr}
200029e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200029e8:	f04f 0011 	mov.w	r0, #17
200029ec:	f7ff fe98 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200029f0:	f04f 0087 	mov.w	r0, #135	; 0x87
200029f4:	f7ff fe76 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
200029f8:	46bd      	mov	sp, r7
200029fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200029fe:	4685      	mov	sp, r0
20002a00:	4770      	bx	lr
20002a02:	bf00      	nop

20002a04 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20002a04:	4668      	mov	r0, sp
20002a06:	f020 0107 	bic.w	r1, r0, #7
20002a0a:	468d      	mov	sp, r1
20002a0c:	b589      	push	{r0, r3, r7, lr}
20002a0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20002a10:	f04f 0012 	mov.w	r0, #18
20002a14:	f7ff fe84 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20002a18:	f04f 0088 	mov.w	r0, #136	; 0x88
20002a1c:	f7ff fe62 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002a20:	46bd      	mov	sp, r7
20002a22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a26:	4685      	mov	sp, r0
20002a28:	4770      	bx	lr
20002a2a:	bf00      	nop

20002a2c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20002a2c:	4668      	mov	r0, sp
20002a2e:	f020 0107 	bic.w	r1, r0, #7
20002a32:	468d      	mov	sp, r1
20002a34:	b589      	push	{r0, r3, r7, lr}
20002a36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20002a38:	f04f 0013 	mov.w	r0, #19
20002a3c:	f7ff fe70 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20002a40:	f04f 0089 	mov.w	r0, #137	; 0x89
20002a44:	f7ff fe4e 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002a48:	46bd      	mov	sp, r7
20002a4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a4e:	4685      	mov	sp, r0
20002a50:	4770      	bx	lr
20002a52:	bf00      	nop

20002a54 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20002a54:	4668      	mov	r0, sp
20002a56:	f020 0107 	bic.w	r1, r0, #7
20002a5a:	468d      	mov	sp, r1
20002a5c:	b589      	push	{r0, r3, r7, lr}
20002a5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20002a60:	f04f 0014 	mov.w	r0, #20
20002a64:	f7ff fe5c 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20002a68:	f04f 008a 	mov.w	r0, #138	; 0x8a
20002a6c:	f7ff fe3a 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002a70:	46bd      	mov	sp, r7
20002a72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a76:	4685      	mov	sp, r0
20002a78:	4770      	bx	lr
20002a7a:	bf00      	nop

20002a7c <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20002a7c:	4668      	mov	r0, sp
20002a7e:	f020 0107 	bic.w	r1, r0, #7
20002a82:	468d      	mov	sp, r1
20002a84:	b589      	push	{r0, r3, r7, lr}
20002a86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20002a88:	f04f 0015 	mov.w	r0, #21
20002a8c:	f7ff fe48 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20002a90:	f04f 008b 	mov.w	r0, #139	; 0x8b
20002a94:	f7ff fe26 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002a98:	46bd      	mov	sp, r7
20002a9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002a9e:	4685      	mov	sp, r0
20002aa0:	4770      	bx	lr
20002aa2:	bf00      	nop

20002aa4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20002aa4:	4668      	mov	r0, sp
20002aa6:	f020 0107 	bic.w	r1, r0, #7
20002aaa:	468d      	mov	sp, r1
20002aac:	b589      	push	{r0, r3, r7, lr}
20002aae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20002ab0:	f04f 0016 	mov.w	r0, #22
20002ab4:	f7ff fe34 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20002ab8:	f04f 008c 	mov.w	r0, #140	; 0x8c
20002abc:	f7ff fe12 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002ac0:	46bd      	mov	sp, r7
20002ac2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002ac6:	4685      	mov	sp, r0
20002ac8:	4770      	bx	lr
20002aca:	bf00      	nop

20002acc <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20002acc:	4668      	mov	r0, sp
20002ace:	f020 0107 	bic.w	r1, r0, #7
20002ad2:	468d      	mov	sp, r1
20002ad4:	b589      	push	{r0, r3, r7, lr}
20002ad6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20002ad8:	f04f 0017 	mov.w	r0, #23
20002adc:	f7ff fe20 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20002ae0:	f04f 008d 	mov.w	r0, #141	; 0x8d
20002ae4:	f7ff fdfe 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002ae8:	46bd      	mov	sp, r7
20002aea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002aee:	4685      	mov	sp, r0
20002af0:	4770      	bx	lr
20002af2:	bf00      	nop

20002af4 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20002af4:	4668      	mov	r0, sp
20002af6:	f020 0107 	bic.w	r1, r0, #7
20002afa:	468d      	mov	sp, r1
20002afc:	b589      	push	{r0, r3, r7, lr}
20002afe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20002b00:	f04f 0018 	mov.w	r0, #24
20002b04:	f7ff fe0c 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20002b08:	f04f 008e 	mov.w	r0, #142	; 0x8e
20002b0c:	f7ff fdea 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002b10:	46bd      	mov	sp, r7
20002b12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b16:	4685      	mov	sp, r0
20002b18:	4770      	bx	lr
20002b1a:	bf00      	nop

20002b1c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20002b1c:	4668      	mov	r0, sp
20002b1e:	f020 0107 	bic.w	r1, r0, #7
20002b22:	468d      	mov	sp, r1
20002b24:	b589      	push	{r0, r3, r7, lr}
20002b26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20002b28:	f04f 0019 	mov.w	r0, #25
20002b2c:	f7ff fdf8 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20002b30:	f04f 008f 	mov.w	r0, #143	; 0x8f
20002b34:	f7ff fdd6 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002b38:	46bd      	mov	sp, r7
20002b3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b3e:	4685      	mov	sp, r0
20002b40:	4770      	bx	lr
20002b42:	bf00      	nop

20002b44 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20002b44:	4668      	mov	r0, sp
20002b46:	f020 0107 	bic.w	r1, r0, #7
20002b4a:	468d      	mov	sp, r1
20002b4c:	b589      	push	{r0, r3, r7, lr}
20002b4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20002b50:	f04f 001a 	mov.w	r0, #26
20002b54:	f7ff fde4 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20002b58:	f04f 0090 	mov.w	r0, #144	; 0x90
20002b5c:	f7ff fdc2 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002b60:	46bd      	mov	sp, r7
20002b62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b66:	4685      	mov	sp, r0
20002b68:	4770      	bx	lr
20002b6a:	bf00      	nop

20002b6c <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20002b6c:	4668      	mov	r0, sp
20002b6e:	f020 0107 	bic.w	r1, r0, #7
20002b72:	468d      	mov	sp, r1
20002b74:	b589      	push	{r0, r3, r7, lr}
20002b76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20002b78:	f04f 001b 	mov.w	r0, #27
20002b7c:	f7ff fdd0 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20002b80:	f04f 0091 	mov.w	r0, #145	; 0x91
20002b84:	f7ff fdae 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002b88:	46bd      	mov	sp, r7
20002b8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002b8e:	4685      	mov	sp, r0
20002b90:	4770      	bx	lr
20002b92:	bf00      	nop

20002b94 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20002b94:	4668      	mov	r0, sp
20002b96:	f020 0107 	bic.w	r1, r0, #7
20002b9a:	468d      	mov	sp, r1
20002b9c:	b589      	push	{r0, r3, r7, lr}
20002b9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20002ba0:	f04f 001c 	mov.w	r0, #28
20002ba4:	f7ff fdbc 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20002ba8:	f04f 0092 	mov.w	r0, #146	; 0x92
20002bac:	f7ff fd9a 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002bb0:	46bd      	mov	sp, r7
20002bb2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bb6:	4685      	mov	sp, r0
20002bb8:	4770      	bx	lr
20002bba:	bf00      	nop

20002bbc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20002bbc:	4668      	mov	r0, sp
20002bbe:	f020 0107 	bic.w	r1, r0, #7
20002bc2:	468d      	mov	sp, r1
20002bc4:	b589      	push	{r0, r3, r7, lr}
20002bc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20002bc8:	f04f 001d 	mov.w	r0, #29
20002bcc:	f7ff fda8 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20002bd0:	f04f 0093 	mov.w	r0, #147	; 0x93
20002bd4:	f7ff fd86 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002bd8:	46bd      	mov	sp, r7
20002bda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002bde:	4685      	mov	sp, r0
20002be0:	4770      	bx	lr
20002be2:	bf00      	nop

20002be4 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20002be4:	4668      	mov	r0, sp
20002be6:	f020 0107 	bic.w	r1, r0, #7
20002bea:	468d      	mov	sp, r1
20002bec:	b589      	push	{r0, r3, r7, lr}
20002bee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20002bf0:	f04f 001e 	mov.w	r0, #30
20002bf4:	f7ff fd94 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20002bf8:	f04f 0094 	mov.w	r0, #148	; 0x94
20002bfc:	f7ff fd72 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002c00:	46bd      	mov	sp, r7
20002c02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c06:	4685      	mov	sp, r0
20002c08:	4770      	bx	lr
20002c0a:	bf00      	nop

20002c0c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20002c0c:	4668      	mov	r0, sp
20002c0e:	f020 0107 	bic.w	r1, r0, #7
20002c12:	468d      	mov	sp, r1
20002c14:	b589      	push	{r0, r3, r7, lr}
20002c16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20002c18:	f04f 001f 	mov.w	r0, #31
20002c1c:	f7ff fd80 	bl	20002720 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20002c20:	f04f 0095 	mov.w	r0, #149	; 0x95
20002c24:	f7ff fd5e 	bl	200026e4 <NVIC_ClearPendingIRQ>
}
20002c28:	46bd      	mov	sp, r7
20002c2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002c2e:	4685      	mov	sp, r0
20002c30:	4770      	bx	lr
20002c32:	bf00      	nop

20002c34 <__aeabi_drsub>:
20002c34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20002c38:	e002      	b.n	20002c40 <__adddf3>
20002c3a:	bf00      	nop

20002c3c <__aeabi_dsub>:
20002c3c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20002c40 <__adddf3>:
20002c40:	b530      	push	{r4, r5, lr}
20002c42:	ea4f 0441 	mov.w	r4, r1, lsl #1
20002c46:	ea4f 0543 	mov.w	r5, r3, lsl #1
20002c4a:	ea94 0f05 	teq	r4, r5
20002c4e:	bf08      	it	eq
20002c50:	ea90 0f02 	teqeq	r0, r2
20002c54:	bf1f      	itttt	ne
20002c56:	ea54 0c00 	orrsne.w	ip, r4, r0
20002c5a:	ea55 0c02 	orrsne.w	ip, r5, r2
20002c5e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20002c62:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002c66:	f000 80e2 	beq.w	20002e2e <__adddf3+0x1ee>
20002c6a:	ea4f 5454 	mov.w	r4, r4, lsr #21
20002c6e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20002c72:	bfb8      	it	lt
20002c74:	426d      	neglt	r5, r5
20002c76:	dd0c      	ble.n	20002c92 <__adddf3+0x52>
20002c78:	442c      	add	r4, r5
20002c7a:	ea80 0202 	eor.w	r2, r0, r2
20002c7e:	ea81 0303 	eor.w	r3, r1, r3
20002c82:	ea82 0000 	eor.w	r0, r2, r0
20002c86:	ea83 0101 	eor.w	r1, r3, r1
20002c8a:	ea80 0202 	eor.w	r2, r0, r2
20002c8e:	ea81 0303 	eor.w	r3, r1, r3
20002c92:	2d36      	cmp	r5, #54	; 0x36
20002c94:	bf88      	it	hi
20002c96:	bd30      	pophi	{r4, r5, pc}
20002c98:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20002c9c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20002ca0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20002ca4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20002ca8:	d002      	beq.n	20002cb0 <__adddf3+0x70>
20002caa:	4240      	negs	r0, r0
20002cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002cb0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20002cb4:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002cb8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20002cbc:	d002      	beq.n	20002cc4 <__adddf3+0x84>
20002cbe:	4252      	negs	r2, r2
20002cc0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20002cc4:	ea94 0f05 	teq	r4, r5
20002cc8:	f000 80a7 	beq.w	20002e1a <__adddf3+0x1da>
20002ccc:	f1a4 0401 	sub.w	r4, r4, #1
20002cd0:	f1d5 0e20 	rsbs	lr, r5, #32
20002cd4:	db0d      	blt.n	20002cf2 <__adddf3+0xb2>
20002cd6:	fa02 fc0e 	lsl.w	ip, r2, lr
20002cda:	fa22 f205 	lsr.w	r2, r2, r5
20002cde:	1880      	adds	r0, r0, r2
20002ce0:	f141 0100 	adc.w	r1, r1, #0
20002ce4:	fa03 f20e 	lsl.w	r2, r3, lr
20002ce8:	1880      	adds	r0, r0, r2
20002cea:	fa43 f305 	asr.w	r3, r3, r5
20002cee:	4159      	adcs	r1, r3
20002cf0:	e00e      	b.n	20002d10 <__adddf3+0xd0>
20002cf2:	f1a5 0520 	sub.w	r5, r5, #32
20002cf6:	f10e 0e20 	add.w	lr, lr, #32
20002cfa:	2a01      	cmp	r2, #1
20002cfc:	fa03 fc0e 	lsl.w	ip, r3, lr
20002d00:	bf28      	it	cs
20002d02:	f04c 0c02 	orrcs.w	ip, ip, #2
20002d06:	fa43 f305 	asr.w	r3, r3, r5
20002d0a:	18c0      	adds	r0, r0, r3
20002d0c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20002d10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002d14:	d507      	bpl.n	20002d26 <__adddf3+0xe6>
20002d16:	f04f 0e00 	mov.w	lr, #0
20002d1a:	f1dc 0c00 	rsbs	ip, ip, #0
20002d1e:	eb7e 0000 	sbcs.w	r0, lr, r0
20002d22:	eb6e 0101 	sbc.w	r1, lr, r1
20002d26:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20002d2a:	d31b      	bcc.n	20002d64 <__adddf3+0x124>
20002d2c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20002d30:	d30c      	bcc.n	20002d4c <__adddf3+0x10c>
20002d32:	0849      	lsrs	r1, r1, #1
20002d34:	ea5f 0030 	movs.w	r0, r0, rrx
20002d38:	ea4f 0c3c 	mov.w	ip, ip, rrx
20002d3c:	f104 0401 	add.w	r4, r4, #1
20002d40:	ea4f 5244 	mov.w	r2, r4, lsl #21
20002d44:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20002d48:	f080 809a 	bcs.w	20002e80 <__adddf3+0x240>
20002d4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20002d50:	bf08      	it	eq
20002d52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002d56:	f150 0000 	adcs.w	r0, r0, #0
20002d5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20002d5e:	ea41 0105 	orr.w	r1, r1, r5
20002d62:	bd30      	pop	{r4, r5, pc}
20002d64:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20002d68:	4140      	adcs	r0, r0
20002d6a:	eb41 0101 	adc.w	r1, r1, r1
20002d6e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002d72:	f1a4 0401 	sub.w	r4, r4, #1
20002d76:	d1e9      	bne.n	20002d4c <__adddf3+0x10c>
20002d78:	f091 0f00 	teq	r1, #0
20002d7c:	bf04      	itt	eq
20002d7e:	4601      	moveq	r1, r0
20002d80:	2000      	moveq	r0, #0
20002d82:	fab1 f381 	clz	r3, r1
20002d86:	bf08      	it	eq
20002d88:	3320      	addeq	r3, #32
20002d8a:	f1a3 030b 	sub.w	r3, r3, #11
20002d8e:	f1b3 0220 	subs.w	r2, r3, #32
20002d92:	da0c      	bge.n	20002dae <__adddf3+0x16e>
20002d94:	320c      	adds	r2, #12
20002d96:	dd08      	ble.n	20002daa <__adddf3+0x16a>
20002d98:	f102 0c14 	add.w	ip, r2, #20
20002d9c:	f1c2 020c 	rsb	r2, r2, #12
20002da0:	fa01 f00c 	lsl.w	r0, r1, ip
20002da4:	fa21 f102 	lsr.w	r1, r1, r2
20002da8:	e00c      	b.n	20002dc4 <__adddf3+0x184>
20002daa:	f102 0214 	add.w	r2, r2, #20
20002dae:	bfd8      	it	le
20002db0:	f1c2 0c20 	rsble	ip, r2, #32
20002db4:	fa01 f102 	lsl.w	r1, r1, r2
20002db8:	fa20 fc0c 	lsr.w	ip, r0, ip
20002dbc:	bfdc      	itt	le
20002dbe:	ea41 010c 	orrle.w	r1, r1, ip
20002dc2:	4090      	lslle	r0, r2
20002dc4:	1ae4      	subs	r4, r4, r3
20002dc6:	bfa2      	ittt	ge
20002dc8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20002dcc:	4329      	orrge	r1, r5
20002dce:	bd30      	popge	{r4, r5, pc}
20002dd0:	ea6f 0404 	mvn.w	r4, r4
20002dd4:	3c1f      	subs	r4, #31
20002dd6:	da1c      	bge.n	20002e12 <__adddf3+0x1d2>
20002dd8:	340c      	adds	r4, #12
20002dda:	dc0e      	bgt.n	20002dfa <__adddf3+0x1ba>
20002ddc:	f104 0414 	add.w	r4, r4, #20
20002de0:	f1c4 0220 	rsb	r2, r4, #32
20002de4:	fa20 f004 	lsr.w	r0, r0, r4
20002de8:	fa01 f302 	lsl.w	r3, r1, r2
20002dec:	ea40 0003 	orr.w	r0, r0, r3
20002df0:	fa21 f304 	lsr.w	r3, r1, r4
20002df4:	ea45 0103 	orr.w	r1, r5, r3
20002df8:	bd30      	pop	{r4, r5, pc}
20002dfa:	f1c4 040c 	rsb	r4, r4, #12
20002dfe:	f1c4 0220 	rsb	r2, r4, #32
20002e02:	fa20 f002 	lsr.w	r0, r0, r2
20002e06:	fa01 f304 	lsl.w	r3, r1, r4
20002e0a:	ea40 0003 	orr.w	r0, r0, r3
20002e0e:	4629      	mov	r1, r5
20002e10:	bd30      	pop	{r4, r5, pc}
20002e12:	fa21 f004 	lsr.w	r0, r1, r4
20002e16:	4629      	mov	r1, r5
20002e18:	bd30      	pop	{r4, r5, pc}
20002e1a:	f094 0f00 	teq	r4, #0
20002e1e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20002e22:	bf06      	itte	eq
20002e24:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20002e28:	3401      	addeq	r4, #1
20002e2a:	3d01      	subne	r5, #1
20002e2c:	e74e      	b.n	20002ccc <__adddf3+0x8c>
20002e2e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e32:	bf18      	it	ne
20002e34:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20002e38:	d029      	beq.n	20002e8e <__adddf3+0x24e>
20002e3a:	ea94 0f05 	teq	r4, r5
20002e3e:	bf08      	it	eq
20002e40:	ea90 0f02 	teqeq	r0, r2
20002e44:	d005      	beq.n	20002e52 <__adddf3+0x212>
20002e46:	ea54 0c00 	orrs.w	ip, r4, r0
20002e4a:	bf04      	itt	eq
20002e4c:	4619      	moveq	r1, r3
20002e4e:	4610      	moveq	r0, r2
20002e50:	bd30      	pop	{r4, r5, pc}
20002e52:	ea91 0f03 	teq	r1, r3
20002e56:	bf1e      	ittt	ne
20002e58:	2100      	movne	r1, #0
20002e5a:	2000      	movne	r0, #0
20002e5c:	bd30      	popne	{r4, r5, pc}
20002e5e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20002e62:	d105      	bne.n	20002e70 <__adddf3+0x230>
20002e64:	0040      	lsls	r0, r0, #1
20002e66:	4149      	adcs	r1, r1
20002e68:	bf28      	it	cs
20002e6a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20002e6e:	bd30      	pop	{r4, r5, pc}
20002e70:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20002e74:	bf3c      	itt	cc
20002e76:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20002e7a:	bd30      	popcc	{r4, r5, pc}
20002e7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002e80:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20002e84:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20002e88:	f04f 0000 	mov.w	r0, #0
20002e8c:	bd30      	pop	{r4, r5, pc}
20002e8e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20002e92:	bf1a      	itte	ne
20002e94:	4619      	movne	r1, r3
20002e96:	4610      	movne	r0, r2
20002e98:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20002e9c:	bf1c      	itt	ne
20002e9e:	460b      	movne	r3, r1
20002ea0:	4602      	movne	r2, r0
20002ea2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002ea6:	bf06      	itte	eq
20002ea8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20002eac:	ea91 0f03 	teqeq	r1, r3
20002eb0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20002eb4:	bd30      	pop	{r4, r5, pc}
20002eb6:	bf00      	nop

20002eb8 <__aeabi_ui2d>:
20002eb8:	f090 0f00 	teq	r0, #0
20002ebc:	bf04      	itt	eq
20002ebe:	2100      	moveq	r1, #0
20002ec0:	4770      	bxeq	lr
20002ec2:	b530      	push	{r4, r5, lr}
20002ec4:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002ec8:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002ecc:	f04f 0500 	mov.w	r5, #0
20002ed0:	f04f 0100 	mov.w	r1, #0
20002ed4:	e750      	b.n	20002d78 <__adddf3+0x138>
20002ed6:	bf00      	nop

20002ed8 <__aeabi_i2d>:
20002ed8:	f090 0f00 	teq	r0, #0
20002edc:	bf04      	itt	eq
20002ede:	2100      	moveq	r1, #0
20002ee0:	4770      	bxeq	lr
20002ee2:	b530      	push	{r4, r5, lr}
20002ee4:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002ee8:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002eec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20002ef0:	bf48      	it	mi
20002ef2:	4240      	negmi	r0, r0
20002ef4:	f04f 0100 	mov.w	r1, #0
20002ef8:	e73e      	b.n	20002d78 <__adddf3+0x138>
20002efa:	bf00      	nop

20002efc <__aeabi_f2d>:
20002efc:	0042      	lsls	r2, r0, #1
20002efe:	ea4f 01e2 	mov.w	r1, r2, asr #3
20002f02:	ea4f 0131 	mov.w	r1, r1, rrx
20002f06:	ea4f 7002 	mov.w	r0, r2, lsl #28
20002f0a:	bf1f      	itttt	ne
20002f0c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20002f10:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f14:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20002f18:	4770      	bxne	lr
20002f1a:	f092 0f00 	teq	r2, #0
20002f1e:	bf14      	ite	ne
20002f20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20002f24:	4770      	bxeq	lr
20002f26:	b530      	push	{r4, r5, lr}
20002f28:	f44f 7460 	mov.w	r4, #896	; 0x380
20002f2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20002f30:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20002f34:	e720      	b.n	20002d78 <__adddf3+0x138>
20002f36:	bf00      	nop

20002f38 <__aeabi_ul2d>:
20002f38:	ea50 0201 	orrs.w	r2, r0, r1
20002f3c:	bf08      	it	eq
20002f3e:	4770      	bxeq	lr
20002f40:	b530      	push	{r4, r5, lr}
20002f42:	f04f 0500 	mov.w	r5, #0
20002f46:	e00a      	b.n	20002f5e <__aeabi_l2d+0x16>

20002f48 <__aeabi_l2d>:
20002f48:	ea50 0201 	orrs.w	r2, r0, r1
20002f4c:	bf08      	it	eq
20002f4e:	4770      	bxeq	lr
20002f50:	b530      	push	{r4, r5, lr}
20002f52:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20002f56:	d502      	bpl.n	20002f5e <__aeabi_l2d+0x16>
20002f58:	4240      	negs	r0, r0
20002f5a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20002f5e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20002f62:	f104 0432 	add.w	r4, r4, #50	; 0x32
20002f66:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20002f6a:	f43f aedc 	beq.w	20002d26 <__adddf3+0xe6>
20002f6e:	f04f 0203 	mov.w	r2, #3
20002f72:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f76:	bf18      	it	ne
20002f78:	3203      	addne	r2, #3
20002f7a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20002f7e:	bf18      	it	ne
20002f80:	3203      	addne	r2, #3
20002f82:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20002f86:	f1c2 0320 	rsb	r3, r2, #32
20002f8a:	fa00 fc03 	lsl.w	ip, r0, r3
20002f8e:	fa20 f002 	lsr.w	r0, r0, r2
20002f92:	fa01 fe03 	lsl.w	lr, r1, r3
20002f96:	ea40 000e 	orr.w	r0, r0, lr
20002f9a:	fa21 f102 	lsr.w	r1, r1, r2
20002f9e:	4414      	add	r4, r2
20002fa0:	e6c1      	b.n	20002d26 <__adddf3+0xe6>
20002fa2:	bf00      	nop

20002fa4 <__aeabi_dmul>:
20002fa4:	b570      	push	{r4, r5, r6, lr}
20002fa6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20002faa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20002fae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20002fb2:	bf1d      	ittte	ne
20002fb4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002fb8:	ea94 0f0c 	teqne	r4, ip
20002fbc:	ea95 0f0c 	teqne	r5, ip
20002fc0:	f000 f8de 	bleq	20003180 <__aeabi_dmul+0x1dc>
20002fc4:	442c      	add	r4, r5
20002fc6:	ea81 0603 	eor.w	r6, r1, r3
20002fca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20002fce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20002fd2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20002fd6:	bf18      	it	ne
20002fd8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20002fdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002fe0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20002fe4:	d038      	beq.n	20003058 <__aeabi_dmul+0xb4>
20002fe6:	fba0 ce02 	umull	ip, lr, r0, r2
20002fea:	f04f 0500 	mov.w	r5, #0
20002fee:	fbe1 e502 	umlal	lr, r5, r1, r2
20002ff2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20002ff6:	fbe0 e503 	umlal	lr, r5, r0, r3
20002ffa:	f04f 0600 	mov.w	r6, #0
20002ffe:	fbe1 5603 	umlal	r5, r6, r1, r3
20003002:	f09c 0f00 	teq	ip, #0
20003006:	bf18      	it	ne
20003008:	f04e 0e01 	orrne.w	lr, lr, #1
2000300c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003010:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003014:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003018:	d204      	bcs.n	20003024 <__aeabi_dmul+0x80>
2000301a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000301e:	416d      	adcs	r5, r5
20003020:	eb46 0606 	adc.w	r6, r6, r6
20003024:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003028:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000302c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003030:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003034:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003038:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000303c:	bf88      	it	hi
2000303e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003042:	d81e      	bhi.n	20003082 <__aeabi_dmul+0xde>
20003044:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003048:	bf08      	it	eq
2000304a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000304e:	f150 0000 	adcs.w	r0, r0, #0
20003052:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003056:	bd70      	pop	{r4, r5, r6, pc}
20003058:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000305c:	ea46 0101 	orr.w	r1, r6, r1
20003060:	ea40 0002 	orr.w	r0, r0, r2
20003064:	ea81 0103 	eor.w	r1, r1, r3
20003068:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000306c:	bfc2      	ittt	gt
2000306e:	ebd4 050c 	rsbsgt	r5, r4, ip
20003072:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003076:	bd70      	popgt	{r4, r5, r6, pc}
20003078:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000307c:	f04f 0e00 	mov.w	lr, #0
20003080:	3c01      	subs	r4, #1
20003082:	f300 80ab 	bgt.w	200031dc <__aeabi_dmul+0x238>
20003086:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000308a:	bfde      	ittt	le
2000308c:	2000      	movle	r0, #0
2000308e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003092:	bd70      	pople	{r4, r5, r6, pc}
20003094:	f1c4 0400 	rsb	r4, r4, #0
20003098:	3c20      	subs	r4, #32
2000309a:	da35      	bge.n	20003108 <__aeabi_dmul+0x164>
2000309c:	340c      	adds	r4, #12
2000309e:	dc1b      	bgt.n	200030d8 <__aeabi_dmul+0x134>
200030a0:	f104 0414 	add.w	r4, r4, #20
200030a4:	f1c4 0520 	rsb	r5, r4, #32
200030a8:	fa00 f305 	lsl.w	r3, r0, r5
200030ac:	fa20 f004 	lsr.w	r0, r0, r4
200030b0:	fa01 f205 	lsl.w	r2, r1, r5
200030b4:	ea40 0002 	orr.w	r0, r0, r2
200030b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200030bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200030c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200030c4:	fa21 f604 	lsr.w	r6, r1, r4
200030c8:	eb42 0106 	adc.w	r1, r2, r6
200030cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200030d0:	bf08      	it	eq
200030d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200030d6:	bd70      	pop	{r4, r5, r6, pc}
200030d8:	f1c4 040c 	rsb	r4, r4, #12
200030dc:	f1c4 0520 	rsb	r5, r4, #32
200030e0:	fa00 f304 	lsl.w	r3, r0, r4
200030e4:	fa20 f005 	lsr.w	r0, r0, r5
200030e8:	fa01 f204 	lsl.w	r2, r1, r4
200030ec:	ea40 0002 	orr.w	r0, r0, r2
200030f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200030f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200030f8:	f141 0100 	adc.w	r1, r1, #0
200030fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003100:	bf08      	it	eq
20003102:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003106:	bd70      	pop	{r4, r5, r6, pc}
20003108:	f1c4 0520 	rsb	r5, r4, #32
2000310c:	fa00 f205 	lsl.w	r2, r0, r5
20003110:	ea4e 0e02 	orr.w	lr, lr, r2
20003114:	fa20 f304 	lsr.w	r3, r0, r4
20003118:	fa01 f205 	lsl.w	r2, r1, r5
2000311c:	ea43 0302 	orr.w	r3, r3, r2
20003120:	fa21 f004 	lsr.w	r0, r1, r4
20003124:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003128:	fa21 f204 	lsr.w	r2, r1, r4
2000312c:	ea20 0002 	bic.w	r0, r0, r2
20003130:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003134:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003138:	bf08      	it	eq
2000313a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000313e:	bd70      	pop	{r4, r5, r6, pc}
20003140:	f094 0f00 	teq	r4, #0
20003144:	d10f      	bne.n	20003166 <__aeabi_dmul+0x1c2>
20003146:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000314a:	0040      	lsls	r0, r0, #1
2000314c:	eb41 0101 	adc.w	r1, r1, r1
20003150:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003154:	bf08      	it	eq
20003156:	3c01      	subeq	r4, #1
20003158:	d0f7      	beq.n	2000314a <__aeabi_dmul+0x1a6>
2000315a:	ea41 0106 	orr.w	r1, r1, r6
2000315e:	f095 0f00 	teq	r5, #0
20003162:	bf18      	it	ne
20003164:	4770      	bxne	lr
20003166:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000316a:	0052      	lsls	r2, r2, #1
2000316c:	eb43 0303 	adc.w	r3, r3, r3
20003170:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003174:	bf08      	it	eq
20003176:	3d01      	subeq	r5, #1
20003178:	d0f7      	beq.n	2000316a <__aeabi_dmul+0x1c6>
2000317a:	ea43 0306 	orr.w	r3, r3, r6
2000317e:	4770      	bx	lr
20003180:	ea94 0f0c 	teq	r4, ip
20003184:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003188:	bf18      	it	ne
2000318a:	ea95 0f0c 	teqne	r5, ip
2000318e:	d00c      	beq.n	200031aa <__aeabi_dmul+0x206>
20003190:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003194:	bf18      	it	ne
20003196:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000319a:	d1d1      	bne.n	20003140 <__aeabi_dmul+0x19c>
2000319c:	ea81 0103 	eor.w	r1, r1, r3
200031a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200031a4:	f04f 0000 	mov.w	r0, #0
200031a8:	bd70      	pop	{r4, r5, r6, pc}
200031aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200031ae:	bf06      	itte	eq
200031b0:	4610      	moveq	r0, r2
200031b2:	4619      	moveq	r1, r3
200031b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200031b8:	d019      	beq.n	200031ee <__aeabi_dmul+0x24a>
200031ba:	ea94 0f0c 	teq	r4, ip
200031be:	d102      	bne.n	200031c6 <__aeabi_dmul+0x222>
200031c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200031c4:	d113      	bne.n	200031ee <__aeabi_dmul+0x24a>
200031c6:	ea95 0f0c 	teq	r5, ip
200031ca:	d105      	bne.n	200031d8 <__aeabi_dmul+0x234>
200031cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200031d0:	bf1c      	itt	ne
200031d2:	4610      	movne	r0, r2
200031d4:	4619      	movne	r1, r3
200031d6:	d10a      	bne.n	200031ee <__aeabi_dmul+0x24a>
200031d8:	ea81 0103 	eor.w	r1, r1, r3
200031dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200031e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200031e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200031e8:	f04f 0000 	mov.w	r0, #0
200031ec:	bd70      	pop	{r4, r5, r6, pc}
200031ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200031f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200031f6:	bd70      	pop	{r4, r5, r6, pc}

200031f8 <__aeabi_ddiv>:
200031f8:	b570      	push	{r4, r5, r6, lr}
200031fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
200031fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003202:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003206:	bf1d      	ittte	ne
20003208:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000320c:	ea94 0f0c 	teqne	r4, ip
20003210:	ea95 0f0c 	teqne	r5, ip
20003214:	f000 f8a7 	bleq	20003366 <__aeabi_ddiv+0x16e>
20003218:	eba4 0405 	sub.w	r4, r4, r5
2000321c:	ea81 0e03 	eor.w	lr, r1, r3
20003220:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003224:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003228:	f000 8088 	beq.w	2000333c <__aeabi_ddiv+0x144>
2000322c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003230:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003234:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003238:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000323c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003240:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003244:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003248:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000324c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003250:	429d      	cmp	r5, r3
20003252:	bf08      	it	eq
20003254:	4296      	cmpeq	r6, r2
20003256:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000325a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000325e:	d202      	bcs.n	20003266 <__aeabi_ddiv+0x6e>
20003260:	085b      	lsrs	r3, r3, #1
20003262:	ea4f 0232 	mov.w	r2, r2, rrx
20003266:	1ab6      	subs	r6, r6, r2
20003268:	eb65 0503 	sbc.w	r5, r5, r3
2000326c:	085b      	lsrs	r3, r3, #1
2000326e:	ea4f 0232 	mov.w	r2, r2, rrx
20003272:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003276:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000327a:	ebb6 0e02 	subs.w	lr, r6, r2
2000327e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003282:	bf22      	ittt	cs
20003284:	1ab6      	subcs	r6, r6, r2
20003286:	4675      	movcs	r5, lr
20003288:	ea40 000c 	orrcs.w	r0, r0, ip
2000328c:	085b      	lsrs	r3, r3, #1
2000328e:	ea4f 0232 	mov.w	r2, r2, rrx
20003292:	ebb6 0e02 	subs.w	lr, r6, r2
20003296:	eb75 0e03 	sbcs.w	lr, r5, r3
2000329a:	bf22      	ittt	cs
2000329c:	1ab6      	subcs	r6, r6, r2
2000329e:	4675      	movcs	r5, lr
200032a0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200032a4:	085b      	lsrs	r3, r3, #1
200032a6:	ea4f 0232 	mov.w	r2, r2, rrx
200032aa:	ebb6 0e02 	subs.w	lr, r6, r2
200032ae:	eb75 0e03 	sbcs.w	lr, r5, r3
200032b2:	bf22      	ittt	cs
200032b4:	1ab6      	subcs	r6, r6, r2
200032b6:	4675      	movcs	r5, lr
200032b8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200032bc:	085b      	lsrs	r3, r3, #1
200032be:	ea4f 0232 	mov.w	r2, r2, rrx
200032c2:	ebb6 0e02 	subs.w	lr, r6, r2
200032c6:	eb75 0e03 	sbcs.w	lr, r5, r3
200032ca:	bf22      	ittt	cs
200032cc:	1ab6      	subcs	r6, r6, r2
200032ce:	4675      	movcs	r5, lr
200032d0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200032d4:	ea55 0e06 	orrs.w	lr, r5, r6
200032d8:	d018      	beq.n	2000330c <__aeabi_ddiv+0x114>
200032da:	ea4f 1505 	mov.w	r5, r5, lsl #4
200032de:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200032e2:	ea4f 1606 	mov.w	r6, r6, lsl #4
200032e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200032ea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200032ee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200032f2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200032f6:	d1c0      	bne.n	2000327a <__aeabi_ddiv+0x82>
200032f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200032fc:	d10b      	bne.n	20003316 <__aeabi_ddiv+0x11e>
200032fe:	ea41 0100 	orr.w	r1, r1, r0
20003302:	f04f 0000 	mov.w	r0, #0
20003306:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000330a:	e7b6      	b.n	2000327a <__aeabi_ddiv+0x82>
2000330c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003310:	bf04      	itt	eq
20003312:	4301      	orreq	r1, r0
20003314:	2000      	moveq	r0, #0
20003316:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000331a:	bf88      	it	hi
2000331c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003320:	f63f aeaf 	bhi.w	20003082 <__aeabi_dmul+0xde>
20003324:	ebb5 0c03 	subs.w	ip, r5, r3
20003328:	bf04      	itt	eq
2000332a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000332e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003332:	f150 0000 	adcs.w	r0, r0, #0
20003336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000333a:	bd70      	pop	{r4, r5, r6, pc}
2000333c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003340:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003344:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003348:	bfc2      	ittt	gt
2000334a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000334e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003352:	bd70      	popgt	{r4, r5, r6, pc}
20003354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003358:	f04f 0e00 	mov.w	lr, #0
2000335c:	3c01      	subs	r4, #1
2000335e:	e690      	b.n	20003082 <__aeabi_dmul+0xde>
20003360:	ea45 0e06 	orr.w	lr, r5, r6
20003364:	e68d      	b.n	20003082 <__aeabi_dmul+0xde>
20003366:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000336a:	ea94 0f0c 	teq	r4, ip
2000336e:	bf08      	it	eq
20003370:	ea95 0f0c 	teqeq	r5, ip
20003374:	f43f af3b 	beq.w	200031ee <__aeabi_dmul+0x24a>
20003378:	ea94 0f0c 	teq	r4, ip
2000337c:	d10a      	bne.n	20003394 <__aeabi_ddiv+0x19c>
2000337e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003382:	f47f af34 	bne.w	200031ee <__aeabi_dmul+0x24a>
20003386:	ea95 0f0c 	teq	r5, ip
2000338a:	f47f af25 	bne.w	200031d8 <__aeabi_dmul+0x234>
2000338e:	4610      	mov	r0, r2
20003390:	4619      	mov	r1, r3
20003392:	e72c      	b.n	200031ee <__aeabi_dmul+0x24a>
20003394:	ea95 0f0c 	teq	r5, ip
20003398:	d106      	bne.n	200033a8 <__aeabi_ddiv+0x1b0>
2000339a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000339e:	f43f aefd 	beq.w	2000319c <__aeabi_dmul+0x1f8>
200033a2:	4610      	mov	r0, r2
200033a4:	4619      	mov	r1, r3
200033a6:	e722      	b.n	200031ee <__aeabi_dmul+0x24a>
200033a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200033ac:	bf18      	it	ne
200033ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200033b2:	f47f aec5 	bne.w	20003140 <__aeabi_dmul+0x19c>
200033b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200033ba:	f47f af0d 	bne.w	200031d8 <__aeabi_dmul+0x234>
200033be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200033c2:	f47f aeeb 	bne.w	2000319c <__aeabi_dmul+0x1f8>
200033c6:	e712      	b.n	200031ee <__aeabi_dmul+0x24a>

200033c8 <__aeabi_d2f>:
200033c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
200033cc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
200033d0:	bf24      	itt	cs
200033d2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
200033d6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
200033da:	d90d      	bls.n	200033f8 <__aeabi_d2f+0x30>
200033dc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200033e0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
200033e4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
200033e8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
200033ec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
200033f0:	bf08      	it	eq
200033f2:	f020 0001 	biceq.w	r0, r0, #1
200033f6:	4770      	bx	lr
200033f8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
200033fc:	d121      	bne.n	20003442 <__aeabi_d2f+0x7a>
200033fe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
20003402:	bfbc      	itt	lt
20003404:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20003408:	4770      	bxlt	lr
2000340a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000340e:	ea4f 5252 	mov.w	r2, r2, lsr #21
20003412:	f1c2 0218 	rsb	r2, r2, #24
20003416:	f1c2 0c20 	rsb	ip, r2, #32
2000341a:	fa10 f30c 	lsls.w	r3, r0, ip
2000341e:	fa20 f002 	lsr.w	r0, r0, r2
20003422:	bf18      	it	ne
20003424:	f040 0001 	orrne.w	r0, r0, #1
20003428:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000342c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20003430:	fa03 fc0c 	lsl.w	ip, r3, ip
20003434:	ea40 000c 	orr.w	r0, r0, ip
20003438:	fa23 f302 	lsr.w	r3, r3, r2
2000343c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003440:	e7cc      	b.n	200033dc <__aeabi_d2f+0x14>
20003442:	ea7f 5362 	mvns.w	r3, r2, asr #21
20003446:	d107      	bne.n	20003458 <__aeabi_d2f+0x90>
20003448:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
2000344c:	bf1e      	ittt	ne
2000344e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
20003452:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
20003456:	4770      	bxne	lr
20003458:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
2000345c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20003460:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20003464:	4770      	bx	lr
20003466:	bf00      	nop

20003468 <__libc_init_array>:
20003468:	b570      	push	{r4, r5, r6, lr}
2000346a:	f249 66a0 	movw	r6, #38560	; 0x96a0
2000346e:	f249 65a0 	movw	r5, #38560	; 0x96a0
20003472:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003476:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000347a:	1b76      	subs	r6, r6, r5
2000347c:	10b6      	asrs	r6, r6, #2
2000347e:	d006      	beq.n	2000348e <__libc_init_array+0x26>
20003480:	2400      	movs	r4, #0
20003482:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003486:	3401      	adds	r4, #1
20003488:	4798      	blx	r3
2000348a:	42a6      	cmp	r6, r4
2000348c:	d8f9      	bhi.n	20003482 <__libc_init_array+0x1a>
2000348e:	f249 65a0 	movw	r5, #38560	; 0x96a0
20003492:	f249 66a4 	movw	r6, #38564	; 0x96a4
20003496:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000349a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000349e:	1b76      	subs	r6, r6, r5
200034a0:	f006 f8f2 	bl	20009688 <_init>
200034a4:	10b6      	asrs	r6, r6, #2
200034a6:	d006      	beq.n	200034b6 <__libc_init_array+0x4e>
200034a8:	2400      	movs	r4, #0
200034aa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200034ae:	3401      	adds	r4, #1
200034b0:	4798      	blx	r3
200034b2:	42a6      	cmp	r6, r4
200034b4:	d8f9      	bhi.n	200034aa <__libc_init_array+0x42>
200034b6:	bd70      	pop	{r4, r5, r6, pc}

200034b8 <free>:
200034b8:	f249 63dc 	movw	r3, #38620	; 0x96dc
200034bc:	4601      	mov	r1, r0
200034be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034c2:	6818      	ldr	r0, [r3, #0]
200034c4:	f003 bbbc 	b.w	20006c40 <_free_r>

200034c8 <malloc>:
200034c8:	f249 63dc 	movw	r3, #38620	; 0x96dc
200034cc:	4601      	mov	r1, r0
200034ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034d2:	6818      	ldr	r0, [r3, #0]
200034d4:	f000 b800 	b.w	200034d8 <_malloc_r>

200034d8 <_malloc_r>:
200034d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200034dc:	f101 040b 	add.w	r4, r1, #11
200034e0:	2c16      	cmp	r4, #22
200034e2:	b083      	sub	sp, #12
200034e4:	4606      	mov	r6, r0
200034e6:	d82f      	bhi.n	20003548 <_malloc_r+0x70>
200034e8:	2300      	movs	r3, #0
200034ea:	2410      	movs	r4, #16
200034ec:	428c      	cmp	r4, r1
200034ee:	bf2c      	ite	cs
200034f0:	4619      	movcs	r1, r3
200034f2:	f043 0101 	orrcc.w	r1, r3, #1
200034f6:	2900      	cmp	r1, #0
200034f8:	d130      	bne.n	2000355c <_malloc_r+0x84>
200034fa:	4630      	mov	r0, r6
200034fc:	f000 fbf0 	bl	20003ce0 <__malloc_lock>
20003500:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20003504:	d22e      	bcs.n	20003564 <_malloc_r+0x8c>
20003506:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000350a:	f249 75d0 	movw	r5, #38864	; 0x97d0
2000350e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003512:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20003516:	68d3      	ldr	r3, [r2, #12]
20003518:	4293      	cmp	r3, r2
2000351a:	f000 8206 	beq.w	2000392a <_malloc_r+0x452>
2000351e:	685a      	ldr	r2, [r3, #4]
20003520:	f103 0508 	add.w	r5, r3, #8
20003524:	68d9      	ldr	r1, [r3, #12]
20003526:	4630      	mov	r0, r6
20003528:	f022 0c03 	bic.w	ip, r2, #3
2000352c:	689a      	ldr	r2, [r3, #8]
2000352e:	4463      	add	r3, ip
20003530:	685c      	ldr	r4, [r3, #4]
20003532:	608a      	str	r2, [r1, #8]
20003534:	f044 0401 	orr.w	r4, r4, #1
20003538:	60d1      	str	r1, [r2, #12]
2000353a:	605c      	str	r4, [r3, #4]
2000353c:	f000 fbd2 	bl	20003ce4 <__malloc_unlock>
20003540:	4628      	mov	r0, r5
20003542:	b003      	add	sp, #12
20003544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003548:	f024 0407 	bic.w	r4, r4, #7
2000354c:	0fe3      	lsrs	r3, r4, #31
2000354e:	428c      	cmp	r4, r1
20003550:	bf2c      	ite	cs
20003552:	4619      	movcs	r1, r3
20003554:	f043 0101 	orrcc.w	r1, r3, #1
20003558:	2900      	cmp	r1, #0
2000355a:	d0ce      	beq.n	200034fa <_malloc_r+0x22>
2000355c:	230c      	movs	r3, #12
2000355e:	2500      	movs	r5, #0
20003560:	6033      	str	r3, [r6, #0]
20003562:	e7ed      	b.n	20003540 <_malloc_r+0x68>
20003564:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20003568:	bf04      	itt	eq
2000356a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000356e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20003572:	f040 8090 	bne.w	20003696 <_malloc_r+0x1be>
20003576:	f249 75d0 	movw	r5, #38864	; 0x97d0
2000357a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000357e:	1828      	adds	r0, r5, r0
20003580:	68c3      	ldr	r3, [r0, #12]
20003582:	4298      	cmp	r0, r3
20003584:	d106      	bne.n	20003594 <_malloc_r+0xbc>
20003586:	e00d      	b.n	200035a4 <_malloc_r+0xcc>
20003588:	2a00      	cmp	r2, #0
2000358a:	f280 816f 	bge.w	2000386c <_malloc_r+0x394>
2000358e:	68db      	ldr	r3, [r3, #12]
20003590:	4298      	cmp	r0, r3
20003592:	d007      	beq.n	200035a4 <_malloc_r+0xcc>
20003594:	6859      	ldr	r1, [r3, #4]
20003596:	f021 0103 	bic.w	r1, r1, #3
2000359a:	1b0a      	subs	r2, r1, r4
2000359c:	2a0f      	cmp	r2, #15
2000359e:	ddf3      	ble.n	20003588 <_malloc_r+0xb0>
200035a0:	f10e 3eff 	add.w	lr, lr, #4294967295
200035a4:	f10e 0e01 	add.w	lr, lr, #1
200035a8:	f249 77d0 	movw	r7, #38864	; 0x97d0
200035ac:	f2c2 0700 	movt	r7, #8192	; 0x2000
200035b0:	f107 0108 	add.w	r1, r7, #8
200035b4:	688b      	ldr	r3, [r1, #8]
200035b6:	4299      	cmp	r1, r3
200035b8:	bf08      	it	eq
200035ba:	687a      	ldreq	r2, [r7, #4]
200035bc:	d026      	beq.n	2000360c <_malloc_r+0x134>
200035be:	685a      	ldr	r2, [r3, #4]
200035c0:	f022 0c03 	bic.w	ip, r2, #3
200035c4:	ebc4 020c 	rsb	r2, r4, ip
200035c8:	2a0f      	cmp	r2, #15
200035ca:	f300 8194 	bgt.w	200038f6 <_malloc_r+0x41e>
200035ce:	2a00      	cmp	r2, #0
200035d0:	60c9      	str	r1, [r1, #12]
200035d2:	6089      	str	r1, [r1, #8]
200035d4:	f280 8099 	bge.w	2000370a <_malloc_r+0x232>
200035d8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200035dc:	f080 8165 	bcs.w	200038aa <_malloc_r+0x3d2>
200035e0:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200035e4:	f04f 0a01 	mov.w	sl, #1
200035e8:	687a      	ldr	r2, [r7, #4]
200035ea:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200035ee:	ea4f 0cac 	mov.w	ip, ip, asr #2
200035f2:	fa0a fc0c 	lsl.w	ip, sl, ip
200035f6:	60d8      	str	r0, [r3, #12]
200035f8:	f8d0 8008 	ldr.w	r8, [r0, #8]
200035fc:	ea4c 0202 	orr.w	r2, ip, r2
20003600:	607a      	str	r2, [r7, #4]
20003602:	f8c3 8008 	str.w	r8, [r3, #8]
20003606:	f8c8 300c 	str.w	r3, [r8, #12]
2000360a:	6083      	str	r3, [r0, #8]
2000360c:	f04f 0c01 	mov.w	ip, #1
20003610:	ea4f 03ae 	mov.w	r3, lr, asr #2
20003614:	fa0c fc03 	lsl.w	ip, ip, r3
20003618:	4594      	cmp	ip, r2
2000361a:	f200 8082 	bhi.w	20003722 <_malloc_r+0x24a>
2000361e:	ea12 0f0c 	tst.w	r2, ip
20003622:	d108      	bne.n	20003636 <_malloc_r+0x15e>
20003624:	f02e 0e03 	bic.w	lr, lr, #3
20003628:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000362c:	f10e 0e04 	add.w	lr, lr, #4
20003630:	ea12 0f0c 	tst.w	r2, ip
20003634:	d0f8      	beq.n	20003628 <_malloc_r+0x150>
20003636:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000363a:	46f2      	mov	sl, lr
2000363c:	46c8      	mov	r8, r9
2000363e:	f8d8 300c 	ldr.w	r3, [r8, #12]
20003642:	4598      	cmp	r8, r3
20003644:	d107      	bne.n	20003656 <_malloc_r+0x17e>
20003646:	e168      	b.n	2000391a <_malloc_r+0x442>
20003648:	2a00      	cmp	r2, #0
2000364a:	f280 8178 	bge.w	2000393e <_malloc_r+0x466>
2000364e:	68db      	ldr	r3, [r3, #12]
20003650:	4598      	cmp	r8, r3
20003652:	f000 8162 	beq.w	2000391a <_malloc_r+0x442>
20003656:	6858      	ldr	r0, [r3, #4]
20003658:	f020 0003 	bic.w	r0, r0, #3
2000365c:	1b02      	subs	r2, r0, r4
2000365e:	2a0f      	cmp	r2, #15
20003660:	ddf2      	ble.n	20003648 <_malloc_r+0x170>
20003662:	461d      	mov	r5, r3
20003664:	191f      	adds	r7, r3, r4
20003666:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000366a:	f044 0e01 	orr.w	lr, r4, #1
2000366e:	f855 4f08 	ldr.w	r4, [r5, #8]!
20003672:	4630      	mov	r0, r6
20003674:	50ba      	str	r2, [r7, r2]
20003676:	f042 0201 	orr.w	r2, r2, #1
2000367a:	f8c3 e004 	str.w	lr, [r3, #4]
2000367e:	f8cc 4008 	str.w	r4, [ip, #8]
20003682:	f8c4 c00c 	str.w	ip, [r4, #12]
20003686:	608f      	str	r7, [r1, #8]
20003688:	60cf      	str	r7, [r1, #12]
2000368a:	607a      	str	r2, [r7, #4]
2000368c:	60b9      	str	r1, [r7, #8]
2000368e:	60f9      	str	r1, [r7, #12]
20003690:	f000 fb28 	bl	20003ce4 <__malloc_unlock>
20003694:	e754      	b.n	20003540 <_malloc_r+0x68>
20003696:	f1be 0f04 	cmp.w	lr, #4
2000369a:	bf9e      	ittt	ls
2000369c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200036a0:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200036a4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200036a8:	f67f af65 	bls.w	20003576 <_malloc_r+0x9e>
200036ac:	f1be 0f14 	cmp.w	lr, #20
200036b0:	bf9c      	itt	ls
200036b2:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200036b6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200036ba:	f67f af5c 	bls.w	20003576 <_malloc_r+0x9e>
200036be:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200036c2:	bf9e      	ittt	ls
200036c4:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200036c8:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200036cc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200036d0:	f67f af51 	bls.w	20003576 <_malloc_r+0x9e>
200036d4:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200036d8:	bf9e      	ittt	ls
200036da:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200036de:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200036e2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200036e6:	f67f af46 	bls.w	20003576 <_malloc_r+0x9e>
200036ea:	f240 5354 	movw	r3, #1364	; 0x554
200036ee:	459e      	cmp	lr, r3
200036f0:	bf95      	itete	ls
200036f2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200036f6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200036fa:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200036fe:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20003702:	bf98      	it	ls
20003704:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20003708:	e735      	b.n	20003576 <_malloc_r+0x9e>
2000370a:	eb03 020c 	add.w	r2, r3, ip
2000370e:	f103 0508 	add.w	r5, r3, #8
20003712:	4630      	mov	r0, r6
20003714:	6853      	ldr	r3, [r2, #4]
20003716:	f043 0301 	orr.w	r3, r3, #1
2000371a:	6053      	str	r3, [r2, #4]
2000371c:	f000 fae2 	bl	20003ce4 <__malloc_unlock>
20003720:	e70e      	b.n	20003540 <_malloc_r+0x68>
20003722:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003726:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000372a:	f023 0903 	bic.w	r9, r3, #3
2000372e:	ebc4 0209 	rsb	r2, r4, r9
20003732:	454c      	cmp	r4, r9
20003734:	bf94      	ite	ls
20003736:	2300      	movls	r3, #0
20003738:	2301      	movhi	r3, #1
2000373a:	2a0f      	cmp	r2, #15
2000373c:	bfd8      	it	le
2000373e:	f043 0301 	orrle.w	r3, r3, #1
20003742:	2b00      	cmp	r3, #0
20003744:	f000 80a1 	beq.w	2000388a <_malloc_r+0x3b2>
20003748:	f649 4b3c 	movw	fp, #39996	; 0x9c3c
2000374c:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20003750:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20003754:	f8db 3000 	ldr.w	r3, [fp]
20003758:	3310      	adds	r3, #16
2000375a:	191b      	adds	r3, r3, r4
2000375c:	f1b2 3fff 	cmp.w	r2, #4294967295
20003760:	d006      	beq.n	20003770 <_malloc_r+0x298>
20003762:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20003766:	331f      	adds	r3, #31
20003768:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
2000376c:	f023 031f 	bic.w	r3, r3, #31
20003770:	4619      	mov	r1, r3
20003772:	4630      	mov	r0, r6
20003774:	9301      	str	r3, [sp, #4]
20003776:	f000 fb2d 	bl	20003dd4 <_sbrk_r>
2000377a:	9b01      	ldr	r3, [sp, #4]
2000377c:	f1b0 3fff 	cmp.w	r0, #4294967295
20003780:	4682      	mov	sl, r0
20003782:	f000 80f4 	beq.w	2000396e <_malloc_r+0x496>
20003786:	eb08 0109 	add.w	r1, r8, r9
2000378a:	4281      	cmp	r1, r0
2000378c:	f200 80ec 	bhi.w	20003968 <_malloc_r+0x490>
20003790:	f8db 2004 	ldr.w	r2, [fp, #4]
20003794:	189a      	adds	r2, r3, r2
20003796:	4551      	cmp	r1, sl
20003798:	f8cb 2004 	str.w	r2, [fp, #4]
2000379c:	f000 8145 	beq.w	20003a2a <_malloc_r+0x552>
200037a0:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200037a4:	f249 70d0 	movw	r0, #38864	; 0x97d0
200037a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200037ac:	f1b5 3fff 	cmp.w	r5, #4294967295
200037b0:	bf08      	it	eq
200037b2:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200037b6:	d003      	beq.n	200037c0 <_malloc_r+0x2e8>
200037b8:	4452      	add	r2, sl
200037ba:	1a51      	subs	r1, r2, r1
200037bc:	f8cb 1004 	str.w	r1, [fp, #4]
200037c0:	f01a 0507 	ands.w	r5, sl, #7
200037c4:	4630      	mov	r0, r6
200037c6:	bf17      	itett	ne
200037c8:	f1c5 0508 	rsbne	r5, r5, #8
200037cc:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200037d0:	44aa      	addne	sl, r5
200037d2:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200037d6:	4453      	add	r3, sl
200037d8:	051b      	lsls	r3, r3, #20
200037da:	0d1b      	lsrs	r3, r3, #20
200037dc:	1aed      	subs	r5, r5, r3
200037de:	4629      	mov	r1, r5
200037e0:	f000 faf8 	bl	20003dd4 <_sbrk_r>
200037e4:	f1b0 3fff 	cmp.w	r0, #4294967295
200037e8:	f000 812c 	beq.w	20003a44 <_malloc_r+0x56c>
200037ec:	ebca 0100 	rsb	r1, sl, r0
200037f0:	1949      	adds	r1, r1, r5
200037f2:	f041 0101 	orr.w	r1, r1, #1
200037f6:	f8db 2004 	ldr.w	r2, [fp, #4]
200037fa:	f649 433c 	movw	r3, #39996	; 0x9c3c
200037fe:	f8c7 a008 	str.w	sl, [r7, #8]
20003802:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003806:	18aa      	adds	r2, r5, r2
20003808:	45b8      	cmp	r8, r7
2000380a:	f8cb 2004 	str.w	r2, [fp, #4]
2000380e:	f8ca 1004 	str.w	r1, [sl, #4]
20003812:	d017      	beq.n	20003844 <_malloc_r+0x36c>
20003814:	f1b9 0f0f 	cmp.w	r9, #15
20003818:	f240 80df 	bls.w	200039da <_malloc_r+0x502>
2000381c:	f1a9 010c 	sub.w	r1, r9, #12
20003820:	2505      	movs	r5, #5
20003822:	f021 0107 	bic.w	r1, r1, #7
20003826:	eb08 0001 	add.w	r0, r8, r1
2000382a:	290f      	cmp	r1, #15
2000382c:	6085      	str	r5, [r0, #8]
2000382e:	6045      	str	r5, [r0, #4]
20003830:	f8d8 0004 	ldr.w	r0, [r8, #4]
20003834:	f000 0001 	and.w	r0, r0, #1
20003838:	ea41 0000 	orr.w	r0, r1, r0
2000383c:	f8c8 0004 	str.w	r0, [r8, #4]
20003840:	f200 80ac 	bhi.w	2000399c <_malloc_r+0x4c4>
20003844:	46d0      	mov	r8, sl
20003846:	f649 433c 	movw	r3, #39996	; 0x9c3c
2000384a:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000384e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003852:	428a      	cmp	r2, r1
20003854:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20003858:	bf88      	it	hi
2000385a:	62da      	strhi	r2, [r3, #44]	; 0x2c
2000385c:	f649 433c 	movw	r3, #39996	; 0x9c3c
20003860:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003864:	428a      	cmp	r2, r1
20003866:	bf88      	it	hi
20003868:	631a      	strhi	r2, [r3, #48]	; 0x30
2000386a:	e082      	b.n	20003972 <_malloc_r+0x49a>
2000386c:	185c      	adds	r4, r3, r1
2000386e:	689a      	ldr	r2, [r3, #8]
20003870:	68d9      	ldr	r1, [r3, #12]
20003872:	4630      	mov	r0, r6
20003874:	6866      	ldr	r6, [r4, #4]
20003876:	f103 0508 	add.w	r5, r3, #8
2000387a:	608a      	str	r2, [r1, #8]
2000387c:	f046 0301 	orr.w	r3, r6, #1
20003880:	60d1      	str	r1, [r2, #12]
20003882:	6063      	str	r3, [r4, #4]
20003884:	f000 fa2e 	bl	20003ce4 <__malloc_unlock>
20003888:	e65a      	b.n	20003540 <_malloc_r+0x68>
2000388a:	eb08 0304 	add.w	r3, r8, r4
2000388e:	f042 0201 	orr.w	r2, r2, #1
20003892:	f044 0401 	orr.w	r4, r4, #1
20003896:	4630      	mov	r0, r6
20003898:	f8c8 4004 	str.w	r4, [r8, #4]
2000389c:	f108 0508 	add.w	r5, r8, #8
200038a0:	605a      	str	r2, [r3, #4]
200038a2:	60bb      	str	r3, [r7, #8]
200038a4:	f000 fa1e 	bl	20003ce4 <__malloc_unlock>
200038a8:	e64a      	b.n	20003540 <_malloc_r+0x68>
200038aa:	ea4f 225c 	mov.w	r2, ip, lsr #9
200038ae:	2a04      	cmp	r2, #4
200038b0:	d954      	bls.n	2000395c <_malloc_r+0x484>
200038b2:	2a14      	cmp	r2, #20
200038b4:	f200 8089 	bhi.w	200039ca <_malloc_r+0x4f2>
200038b8:	325b      	adds	r2, #91	; 0x5b
200038ba:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200038be:	44a8      	add	r8, r5
200038c0:	f249 77d0 	movw	r7, #38864	; 0x97d0
200038c4:	f2c2 0700 	movt	r7, #8192	; 0x2000
200038c8:	f8d8 0008 	ldr.w	r0, [r8, #8]
200038cc:	4540      	cmp	r0, r8
200038ce:	d103      	bne.n	200038d8 <_malloc_r+0x400>
200038d0:	e06f      	b.n	200039b2 <_malloc_r+0x4da>
200038d2:	6880      	ldr	r0, [r0, #8]
200038d4:	4580      	cmp	r8, r0
200038d6:	d004      	beq.n	200038e2 <_malloc_r+0x40a>
200038d8:	6842      	ldr	r2, [r0, #4]
200038da:	f022 0203 	bic.w	r2, r2, #3
200038de:	4594      	cmp	ip, r2
200038e0:	d3f7      	bcc.n	200038d2 <_malloc_r+0x3fa>
200038e2:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200038e6:	f8c3 c00c 	str.w	ip, [r3, #12]
200038ea:	6098      	str	r0, [r3, #8]
200038ec:	687a      	ldr	r2, [r7, #4]
200038ee:	60c3      	str	r3, [r0, #12]
200038f0:	f8cc 3008 	str.w	r3, [ip, #8]
200038f4:	e68a      	b.n	2000360c <_malloc_r+0x134>
200038f6:	191f      	adds	r7, r3, r4
200038f8:	4630      	mov	r0, r6
200038fa:	f044 0401 	orr.w	r4, r4, #1
200038fe:	60cf      	str	r7, [r1, #12]
20003900:	605c      	str	r4, [r3, #4]
20003902:	f103 0508 	add.w	r5, r3, #8
20003906:	50ba      	str	r2, [r7, r2]
20003908:	f042 0201 	orr.w	r2, r2, #1
2000390c:	608f      	str	r7, [r1, #8]
2000390e:	607a      	str	r2, [r7, #4]
20003910:	60b9      	str	r1, [r7, #8]
20003912:	60f9      	str	r1, [r7, #12]
20003914:	f000 f9e6 	bl	20003ce4 <__malloc_unlock>
20003918:	e612      	b.n	20003540 <_malloc_r+0x68>
2000391a:	f10a 0a01 	add.w	sl, sl, #1
2000391e:	f01a 0f03 	tst.w	sl, #3
20003922:	d05f      	beq.n	200039e4 <_malloc_r+0x50c>
20003924:	f103 0808 	add.w	r8, r3, #8
20003928:	e689      	b.n	2000363e <_malloc_r+0x166>
2000392a:	f103 0208 	add.w	r2, r3, #8
2000392e:	68d3      	ldr	r3, [r2, #12]
20003930:	429a      	cmp	r2, r3
20003932:	bf08      	it	eq
20003934:	f10e 0e02 	addeq.w	lr, lr, #2
20003938:	f43f ae36 	beq.w	200035a8 <_malloc_r+0xd0>
2000393c:	e5ef      	b.n	2000351e <_malloc_r+0x46>
2000393e:	461d      	mov	r5, r3
20003940:	1819      	adds	r1, r3, r0
20003942:	68da      	ldr	r2, [r3, #12]
20003944:	4630      	mov	r0, r6
20003946:	f855 3f08 	ldr.w	r3, [r5, #8]!
2000394a:	684c      	ldr	r4, [r1, #4]
2000394c:	6093      	str	r3, [r2, #8]
2000394e:	f044 0401 	orr.w	r4, r4, #1
20003952:	60da      	str	r2, [r3, #12]
20003954:	604c      	str	r4, [r1, #4]
20003956:	f000 f9c5 	bl	20003ce4 <__malloc_unlock>
2000395a:	e5f1      	b.n	20003540 <_malloc_r+0x68>
2000395c:	ea4f 129c 	mov.w	r2, ip, lsr #6
20003960:	3238      	adds	r2, #56	; 0x38
20003962:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003966:	e7aa      	b.n	200038be <_malloc_r+0x3e6>
20003968:	45b8      	cmp	r8, r7
2000396a:	f43f af11 	beq.w	20003790 <_malloc_r+0x2b8>
2000396e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003972:	f8d8 2004 	ldr.w	r2, [r8, #4]
20003976:	f022 0203 	bic.w	r2, r2, #3
2000397a:	4294      	cmp	r4, r2
2000397c:	bf94      	ite	ls
2000397e:	2300      	movls	r3, #0
20003980:	2301      	movhi	r3, #1
20003982:	1b12      	subs	r2, r2, r4
20003984:	2a0f      	cmp	r2, #15
20003986:	bfd8      	it	le
20003988:	f043 0301 	orrle.w	r3, r3, #1
2000398c:	2b00      	cmp	r3, #0
2000398e:	f43f af7c 	beq.w	2000388a <_malloc_r+0x3b2>
20003992:	4630      	mov	r0, r6
20003994:	2500      	movs	r5, #0
20003996:	f000 f9a5 	bl	20003ce4 <__malloc_unlock>
2000399a:	e5d1      	b.n	20003540 <_malloc_r+0x68>
2000399c:	f108 0108 	add.w	r1, r8, #8
200039a0:	4630      	mov	r0, r6
200039a2:	9301      	str	r3, [sp, #4]
200039a4:	f003 f94c 	bl	20006c40 <_free_r>
200039a8:	9b01      	ldr	r3, [sp, #4]
200039aa:	f8d7 8008 	ldr.w	r8, [r7, #8]
200039ae:	685a      	ldr	r2, [r3, #4]
200039b0:	e749      	b.n	20003846 <_malloc_r+0x36e>
200039b2:	f04f 0a01 	mov.w	sl, #1
200039b6:	f8d7 8004 	ldr.w	r8, [r7, #4]
200039ba:	1092      	asrs	r2, r2, #2
200039bc:	4684      	mov	ip, r0
200039be:	fa0a f202 	lsl.w	r2, sl, r2
200039c2:	ea48 0202 	orr.w	r2, r8, r2
200039c6:	607a      	str	r2, [r7, #4]
200039c8:	e78d      	b.n	200038e6 <_malloc_r+0x40e>
200039ca:	2a54      	cmp	r2, #84	; 0x54
200039cc:	d824      	bhi.n	20003a18 <_malloc_r+0x540>
200039ce:	ea4f 321c 	mov.w	r2, ip, lsr #12
200039d2:	326e      	adds	r2, #110	; 0x6e
200039d4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200039d8:	e771      	b.n	200038be <_malloc_r+0x3e6>
200039da:	2301      	movs	r3, #1
200039dc:	46d0      	mov	r8, sl
200039de:	f8ca 3004 	str.w	r3, [sl, #4]
200039e2:	e7c6      	b.n	20003972 <_malloc_r+0x49a>
200039e4:	464a      	mov	r2, r9
200039e6:	f01e 0f03 	tst.w	lr, #3
200039ea:	4613      	mov	r3, r2
200039ec:	f10e 3eff 	add.w	lr, lr, #4294967295
200039f0:	d033      	beq.n	20003a5a <_malloc_r+0x582>
200039f2:	f853 2908 	ldr.w	r2, [r3], #-8
200039f6:	429a      	cmp	r2, r3
200039f8:	d0f5      	beq.n	200039e6 <_malloc_r+0x50e>
200039fa:	687b      	ldr	r3, [r7, #4]
200039fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003a00:	459c      	cmp	ip, r3
20003a02:	f63f ae8e 	bhi.w	20003722 <_malloc_r+0x24a>
20003a06:	f1bc 0f00 	cmp.w	ip, #0
20003a0a:	f43f ae8a 	beq.w	20003722 <_malloc_r+0x24a>
20003a0e:	ea1c 0f03 	tst.w	ip, r3
20003a12:	d027      	beq.n	20003a64 <_malloc_r+0x58c>
20003a14:	46d6      	mov	lr, sl
20003a16:	e60e      	b.n	20003636 <_malloc_r+0x15e>
20003a18:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20003a1c:	d815      	bhi.n	20003a4a <_malloc_r+0x572>
20003a1e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20003a22:	3277      	adds	r2, #119	; 0x77
20003a24:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a28:	e749      	b.n	200038be <_malloc_r+0x3e6>
20003a2a:	0508      	lsls	r0, r1, #20
20003a2c:	0d00      	lsrs	r0, r0, #20
20003a2e:	2800      	cmp	r0, #0
20003a30:	f47f aeb6 	bne.w	200037a0 <_malloc_r+0x2c8>
20003a34:	f8d7 8008 	ldr.w	r8, [r7, #8]
20003a38:	444b      	add	r3, r9
20003a3a:	f043 0301 	orr.w	r3, r3, #1
20003a3e:	f8c8 3004 	str.w	r3, [r8, #4]
20003a42:	e700      	b.n	20003846 <_malloc_r+0x36e>
20003a44:	2101      	movs	r1, #1
20003a46:	2500      	movs	r5, #0
20003a48:	e6d5      	b.n	200037f6 <_malloc_r+0x31e>
20003a4a:	f240 5054 	movw	r0, #1364	; 0x554
20003a4e:	4282      	cmp	r2, r0
20003a50:	d90d      	bls.n	20003a6e <_malloc_r+0x596>
20003a52:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20003a56:	227e      	movs	r2, #126	; 0x7e
20003a58:	e731      	b.n	200038be <_malloc_r+0x3e6>
20003a5a:	687b      	ldr	r3, [r7, #4]
20003a5c:	ea23 030c 	bic.w	r3, r3, ip
20003a60:	607b      	str	r3, [r7, #4]
20003a62:	e7cb      	b.n	200039fc <_malloc_r+0x524>
20003a64:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20003a68:	f10a 0a04 	add.w	sl, sl, #4
20003a6c:	e7cf      	b.n	20003a0e <_malloc_r+0x536>
20003a6e:	ea4f 429c 	mov.w	r2, ip, lsr #18
20003a72:	327c      	adds	r2, #124	; 0x7c
20003a74:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20003a78:	e721      	b.n	200038be <_malloc_r+0x3e6>
20003a7a:	bf00      	nop

20003a7c <memcpy>:
20003a7c:	2a03      	cmp	r2, #3
20003a7e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003a82:	d80b      	bhi.n	20003a9c <memcpy+0x20>
20003a84:	b13a      	cbz	r2, 20003a96 <memcpy+0x1a>
20003a86:	2300      	movs	r3, #0
20003a88:	f811 c003 	ldrb.w	ip, [r1, r3]
20003a8c:	f800 c003 	strb.w	ip, [r0, r3]
20003a90:	3301      	adds	r3, #1
20003a92:	4293      	cmp	r3, r2
20003a94:	d1f8      	bne.n	20003a88 <memcpy+0xc>
20003a96:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20003a9a:	4770      	bx	lr
20003a9c:	1882      	adds	r2, r0, r2
20003a9e:	460c      	mov	r4, r1
20003aa0:	4603      	mov	r3, r0
20003aa2:	e003      	b.n	20003aac <memcpy+0x30>
20003aa4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20003aa8:	f803 1c01 	strb.w	r1, [r3, #-1]
20003aac:	f003 0603 	and.w	r6, r3, #3
20003ab0:	4619      	mov	r1, r3
20003ab2:	46a4      	mov	ip, r4
20003ab4:	3301      	adds	r3, #1
20003ab6:	3401      	adds	r4, #1
20003ab8:	2e00      	cmp	r6, #0
20003aba:	d1f3      	bne.n	20003aa4 <memcpy+0x28>
20003abc:	f01c 0403 	ands.w	r4, ip, #3
20003ac0:	4663      	mov	r3, ip
20003ac2:	bf08      	it	eq
20003ac4:	ebc1 0c02 	rsbeq	ip, r1, r2
20003ac8:	d068      	beq.n	20003b9c <memcpy+0x120>
20003aca:	4265      	negs	r5, r4
20003acc:	f1c4 0a04 	rsb	sl, r4, #4
20003ad0:	eb0c 0705 	add.w	r7, ip, r5
20003ad4:	4633      	mov	r3, r6
20003ad6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20003ada:	f85c 6005 	ldr.w	r6, [ip, r5]
20003ade:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20003ae2:	1a55      	subs	r5, r2, r1
20003ae4:	e008      	b.n	20003af8 <memcpy+0x7c>
20003ae6:	f857 4f04 	ldr.w	r4, [r7, #4]!
20003aea:	4626      	mov	r6, r4
20003aec:	fa04 f40a 	lsl.w	r4, r4, sl
20003af0:	ea49 0404 	orr.w	r4, r9, r4
20003af4:	50cc      	str	r4, [r1, r3]
20003af6:	3304      	adds	r3, #4
20003af8:	185c      	adds	r4, r3, r1
20003afa:	2d03      	cmp	r5, #3
20003afc:	fa26 f908 	lsr.w	r9, r6, r8
20003b00:	f1a5 0504 	sub.w	r5, r5, #4
20003b04:	eb0c 0603 	add.w	r6, ip, r3
20003b08:	dced      	bgt.n	20003ae6 <memcpy+0x6a>
20003b0a:	2300      	movs	r3, #0
20003b0c:	e002      	b.n	20003b14 <memcpy+0x98>
20003b0e:	5cf1      	ldrb	r1, [r6, r3]
20003b10:	54e1      	strb	r1, [r4, r3]
20003b12:	3301      	adds	r3, #1
20003b14:	1919      	adds	r1, r3, r4
20003b16:	4291      	cmp	r1, r2
20003b18:	d3f9      	bcc.n	20003b0e <memcpy+0x92>
20003b1a:	e7bc      	b.n	20003a96 <memcpy+0x1a>
20003b1c:	f853 4c40 	ldr.w	r4, [r3, #-64]
20003b20:	f841 4c40 	str.w	r4, [r1, #-64]
20003b24:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20003b28:	f841 4c3c 	str.w	r4, [r1, #-60]
20003b2c:	f853 4c38 	ldr.w	r4, [r3, #-56]
20003b30:	f841 4c38 	str.w	r4, [r1, #-56]
20003b34:	f853 4c34 	ldr.w	r4, [r3, #-52]
20003b38:	f841 4c34 	str.w	r4, [r1, #-52]
20003b3c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20003b40:	f841 4c30 	str.w	r4, [r1, #-48]
20003b44:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20003b48:	f841 4c2c 	str.w	r4, [r1, #-44]
20003b4c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20003b50:	f841 4c28 	str.w	r4, [r1, #-40]
20003b54:	f853 4c24 	ldr.w	r4, [r3, #-36]
20003b58:	f841 4c24 	str.w	r4, [r1, #-36]
20003b5c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20003b60:	f841 4c20 	str.w	r4, [r1, #-32]
20003b64:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20003b68:	f841 4c1c 	str.w	r4, [r1, #-28]
20003b6c:	f853 4c18 	ldr.w	r4, [r3, #-24]
20003b70:	f841 4c18 	str.w	r4, [r1, #-24]
20003b74:	f853 4c14 	ldr.w	r4, [r3, #-20]
20003b78:	f841 4c14 	str.w	r4, [r1, #-20]
20003b7c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20003b80:	f841 4c10 	str.w	r4, [r1, #-16]
20003b84:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20003b88:	f841 4c0c 	str.w	r4, [r1, #-12]
20003b8c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20003b90:	f841 4c08 	str.w	r4, [r1, #-8]
20003b94:	f853 4c04 	ldr.w	r4, [r3, #-4]
20003b98:	f841 4c04 	str.w	r4, [r1, #-4]
20003b9c:	461c      	mov	r4, r3
20003b9e:	460d      	mov	r5, r1
20003ba0:	3340      	adds	r3, #64	; 0x40
20003ba2:	3140      	adds	r1, #64	; 0x40
20003ba4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20003ba8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20003bac:	dcb6      	bgt.n	20003b1c <memcpy+0xa0>
20003bae:	4621      	mov	r1, r4
20003bb0:	462b      	mov	r3, r5
20003bb2:	1b54      	subs	r4, r2, r5
20003bb4:	e00f      	b.n	20003bd6 <memcpy+0x15a>
20003bb6:	f851 5c10 	ldr.w	r5, [r1, #-16]
20003bba:	f843 5c10 	str.w	r5, [r3, #-16]
20003bbe:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20003bc2:	f843 5c0c 	str.w	r5, [r3, #-12]
20003bc6:	f851 5c08 	ldr.w	r5, [r1, #-8]
20003bca:	f843 5c08 	str.w	r5, [r3, #-8]
20003bce:	f851 5c04 	ldr.w	r5, [r1, #-4]
20003bd2:	f843 5c04 	str.w	r5, [r3, #-4]
20003bd6:	2c0f      	cmp	r4, #15
20003bd8:	460d      	mov	r5, r1
20003bda:	469c      	mov	ip, r3
20003bdc:	f101 0110 	add.w	r1, r1, #16
20003be0:	f103 0310 	add.w	r3, r3, #16
20003be4:	f1a4 0410 	sub.w	r4, r4, #16
20003be8:	dce5      	bgt.n	20003bb6 <memcpy+0x13a>
20003bea:	ebcc 0102 	rsb	r1, ip, r2
20003bee:	2300      	movs	r3, #0
20003bf0:	e003      	b.n	20003bfa <memcpy+0x17e>
20003bf2:	58ec      	ldr	r4, [r5, r3]
20003bf4:	f84c 4003 	str.w	r4, [ip, r3]
20003bf8:	3304      	adds	r3, #4
20003bfa:	195e      	adds	r6, r3, r5
20003bfc:	2903      	cmp	r1, #3
20003bfe:	eb03 040c 	add.w	r4, r3, ip
20003c02:	f1a1 0104 	sub.w	r1, r1, #4
20003c06:	dcf4      	bgt.n	20003bf2 <memcpy+0x176>
20003c08:	e77f      	b.n	20003b0a <memcpy+0x8e>
20003c0a:	bf00      	nop

20003c0c <memset>:
20003c0c:	2a03      	cmp	r2, #3
20003c0e:	b2c9      	uxtb	r1, r1
20003c10:	b430      	push	{r4, r5}
20003c12:	d807      	bhi.n	20003c24 <memset+0x18>
20003c14:	b122      	cbz	r2, 20003c20 <memset+0x14>
20003c16:	2300      	movs	r3, #0
20003c18:	54c1      	strb	r1, [r0, r3]
20003c1a:	3301      	adds	r3, #1
20003c1c:	4293      	cmp	r3, r2
20003c1e:	d1fb      	bne.n	20003c18 <memset+0xc>
20003c20:	bc30      	pop	{r4, r5}
20003c22:	4770      	bx	lr
20003c24:	eb00 0c02 	add.w	ip, r0, r2
20003c28:	4603      	mov	r3, r0
20003c2a:	e001      	b.n	20003c30 <memset+0x24>
20003c2c:	f803 1c01 	strb.w	r1, [r3, #-1]
20003c30:	f003 0403 	and.w	r4, r3, #3
20003c34:	461a      	mov	r2, r3
20003c36:	3301      	adds	r3, #1
20003c38:	2c00      	cmp	r4, #0
20003c3a:	d1f7      	bne.n	20003c2c <memset+0x20>
20003c3c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003c40:	ebc2 040c 	rsb	r4, r2, ip
20003c44:	fb03 f301 	mul.w	r3, r3, r1
20003c48:	e01f      	b.n	20003c8a <memset+0x7e>
20003c4a:	f842 3c40 	str.w	r3, [r2, #-64]
20003c4e:	f842 3c3c 	str.w	r3, [r2, #-60]
20003c52:	f842 3c38 	str.w	r3, [r2, #-56]
20003c56:	f842 3c34 	str.w	r3, [r2, #-52]
20003c5a:	f842 3c30 	str.w	r3, [r2, #-48]
20003c5e:	f842 3c2c 	str.w	r3, [r2, #-44]
20003c62:	f842 3c28 	str.w	r3, [r2, #-40]
20003c66:	f842 3c24 	str.w	r3, [r2, #-36]
20003c6a:	f842 3c20 	str.w	r3, [r2, #-32]
20003c6e:	f842 3c1c 	str.w	r3, [r2, #-28]
20003c72:	f842 3c18 	str.w	r3, [r2, #-24]
20003c76:	f842 3c14 	str.w	r3, [r2, #-20]
20003c7a:	f842 3c10 	str.w	r3, [r2, #-16]
20003c7e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003c82:	f842 3c08 	str.w	r3, [r2, #-8]
20003c86:	f842 3c04 	str.w	r3, [r2, #-4]
20003c8a:	4615      	mov	r5, r2
20003c8c:	3240      	adds	r2, #64	; 0x40
20003c8e:	2c3f      	cmp	r4, #63	; 0x3f
20003c90:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003c94:	dcd9      	bgt.n	20003c4a <memset+0x3e>
20003c96:	462a      	mov	r2, r5
20003c98:	ebc5 040c 	rsb	r4, r5, ip
20003c9c:	e007      	b.n	20003cae <memset+0xa2>
20003c9e:	f842 3c10 	str.w	r3, [r2, #-16]
20003ca2:	f842 3c0c 	str.w	r3, [r2, #-12]
20003ca6:	f842 3c08 	str.w	r3, [r2, #-8]
20003caa:	f842 3c04 	str.w	r3, [r2, #-4]
20003cae:	4615      	mov	r5, r2
20003cb0:	3210      	adds	r2, #16
20003cb2:	2c0f      	cmp	r4, #15
20003cb4:	f1a4 0410 	sub.w	r4, r4, #16
20003cb8:	dcf1      	bgt.n	20003c9e <memset+0x92>
20003cba:	462a      	mov	r2, r5
20003cbc:	ebc5 050c 	rsb	r5, r5, ip
20003cc0:	e001      	b.n	20003cc6 <memset+0xba>
20003cc2:	f842 3c04 	str.w	r3, [r2, #-4]
20003cc6:	4614      	mov	r4, r2
20003cc8:	3204      	adds	r2, #4
20003cca:	2d03      	cmp	r5, #3
20003ccc:	f1a5 0504 	sub.w	r5, r5, #4
20003cd0:	dcf7      	bgt.n	20003cc2 <memset+0xb6>
20003cd2:	e001      	b.n	20003cd8 <memset+0xcc>
20003cd4:	f804 1b01 	strb.w	r1, [r4], #1
20003cd8:	4564      	cmp	r4, ip
20003cda:	d3fb      	bcc.n	20003cd4 <memset+0xc8>
20003cdc:	e7a0      	b.n	20003c20 <memset+0x14>
20003cde:	bf00      	nop

20003ce0 <__malloc_lock>:
20003ce0:	4770      	bx	lr
20003ce2:	bf00      	nop

20003ce4 <__malloc_unlock>:
20003ce4:	4770      	bx	lr
20003ce6:	bf00      	nop

20003ce8 <printf>:
20003ce8:	b40f      	push	{r0, r1, r2, r3}
20003cea:	f249 63dc 	movw	r3, #38620	; 0x96dc
20003cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003cf2:	b510      	push	{r4, lr}
20003cf4:	681c      	ldr	r4, [r3, #0]
20003cf6:	b082      	sub	sp, #8
20003cf8:	b124      	cbz	r4, 20003d04 <printf+0x1c>
20003cfa:	69a3      	ldr	r3, [r4, #24]
20003cfc:	b913      	cbnz	r3, 20003d04 <printf+0x1c>
20003cfe:	4620      	mov	r0, r4
20003d00:	f002 ff1a 	bl	20006b38 <__sinit>
20003d04:	4620      	mov	r0, r4
20003d06:	ac05      	add	r4, sp, #20
20003d08:	9a04      	ldr	r2, [sp, #16]
20003d0a:	4623      	mov	r3, r4
20003d0c:	6881      	ldr	r1, [r0, #8]
20003d0e:	9401      	str	r4, [sp, #4]
20003d10:	f000 f8b2 	bl	20003e78 <_vfprintf_r>
20003d14:	b002      	add	sp, #8
20003d16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003d1a:	b004      	add	sp, #16
20003d1c:	4770      	bx	lr
20003d1e:	bf00      	nop

20003d20 <_printf_r>:
20003d20:	b40e      	push	{r1, r2, r3}
20003d22:	b510      	push	{r4, lr}
20003d24:	4604      	mov	r4, r0
20003d26:	b083      	sub	sp, #12
20003d28:	b118      	cbz	r0, 20003d32 <_printf_r+0x12>
20003d2a:	6983      	ldr	r3, [r0, #24]
20003d2c:	b90b      	cbnz	r3, 20003d32 <_printf_r+0x12>
20003d2e:	f002 ff03 	bl	20006b38 <__sinit>
20003d32:	4620      	mov	r0, r4
20003d34:	ac06      	add	r4, sp, #24
20003d36:	9a05      	ldr	r2, [sp, #20]
20003d38:	4623      	mov	r3, r4
20003d3a:	6881      	ldr	r1, [r0, #8]
20003d3c:	9401      	str	r4, [sp, #4]
20003d3e:	f000 f89b 	bl	20003e78 <_vfprintf_r>
20003d42:	b003      	add	sp, #12
20003d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20003d48:	b003      	add	sp, #12
20003d4a:	4770      	bx	lr

20003d4c <_puts_r>:
20003d4c:	b530      	push	{r4, r5, lr}
20003d4e:	4604      	mov	r4, r0
20003d50:	b089      	sub	sp, #36	; 0x24
20003d52:	4608      	mov	r0, r1
20003d54:	460d      	mov	r5, r1
20003d56:	f000 f851 	bl	20003dfc <strlen>
20003d5a:	f249 4344 	movw	r3, #37956	; 0x9444
20003d5e:	9501      	str	r5, [sp, #4]
20003d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d64:	9303      	str	r3, [sp, #12]
20003d66:	9002      	str	r0, [sp, #8]
20003d68:	1c43      	adds	r3, r0, #1
20003d6a:	9307      	str	r3, [sp, #28]
20003d6c:	2301      	movs	r3, #1
20003d6e:	9304      	str	r3, [sp, #16]
20003d70:	ab01      	add	r3, sp, #4
20003d72:	9305      	str	r3, [sp, #20]
20003d74:	2302      	movs	r3, #2
20003d76:	9306      	str	r3, [sp, #24]
20003d78:	b10c      	cbz	r4, 20003d7e <_puts_r+0x32>
20003d7a:	69a3      	ldr	r3, [r4, #24]
20003d7c:	b1eb      	cbz	r3, 20003dba <_puts_r+0x6e>
20003d7e:	f249 63dc 	movw	r3, #38620	; 0x96dc
20003d82:	4620      	mov	r0, r4
20003d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d88:	681b      	ldr	r3, [r3, #0]
20003d8a:	689b      	ldr	r3, [r3, #8]
20003d8c:	899a      	ldrh	r2, [r3, #12]
20003d8e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20003d92:	bf01      	itttt	eq
20003d94:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20003d98:	819a      	strheq	r2, [r3, #12]
20003d9a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20003d9c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20003da0:	68a1      	ldr	r1, [r4, #8]
20003da2:	bf08      	it	eq
20003da4:	665a      	streq	r2, [r3, #100]	; 0x64
20003da6:	aa05      	add	r2, sp, #20
20003da8:	f003 f82a 	bl	20006e00 <__sfvwrite_r>
20003dac:	2800      	cmp	r0, #0
20003dae:	bf14      	ite	ne
20003db0:	f04f 30ff 	movne.w	r0, #4294967295
20003db4:	200a      	moveq	r0, #10
20003db6:	b009      	add	sp, #36	; 0x24
20003db8:	bd30      	pop	{r4, r5, pc}
20003dba:	4620      	mov	r0, r4
20003dbc:	f002 febc 	bl	20006b38 <__sinit>
20003dc0:	e7dd      	b.n	20003d7e <_puts_r+0x32>
20003dc2:	bf00      	nop

20003dc4 <puts>:
20003dc4:	f249 63dc 	movw	r3, #38620	; 0x96dc
20003dc8:	4601      	mov	r1, r0
20003dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dce:	6818      	ldr	r0, [r3, #0]
20003dd0:	e7bc      	b.n	20003d4c <_puts_r>
20003dd2:	bf00      	nop

20003dd4 <_sbrk_r>:
20003dd4:	b538      	push	{r3, r4, r5, lr}
20003dd6:	f649 54d0 	movw	r4, #40400	; 0x9dd0
20003dda:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003dde:	4605      	mov	r5, r0
20003de0:	4608      	mov	r0, r1
20003de2:	2300      	movs	r3, #0
20003de4:	6023      	str	r3, [r4, #0]
20003de6:	f7fd f9f1 	bl	200011cc <_sbrk>
20003dea:	f1b0 3fff 	cmp.w	r0, #4294967295
20003dee:	d000      	beq.n	20003df2 <_sbrk_r+0x1e>
20003df0:	bd38      	pop	{r3, r4, r5, pc}
20003df2:	6823      	ldr	r3, [r4, #0]
20003df4:	2b00      	cmp	r3, #0
20003df6:	d0fb      	beq.n	20003df0 <_sbrk_r+0x1c>
20003df8:	602b      	str	r3, [r5, #0]
20003dfa:	bd38      	pop	{r3, r4, r5, pc}

20003dfc <strlen>:
20003dfc:	f020 0103 	bic.w	r1, r0, #3
20003e00:	f010 0003 	ands.w	r0, r0, #3
20003e04:	f1c0 0000 	rsb	r0, r0, #0
20003e08:	f851 3b04 	ldr.w	r3, [r1], #4
20003e0c:	f100 0c04 	add.w	ip, r0, #4
20003e10:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20003e14:	f06f 0200 	mvn.w	r2, #0
20003e18:	bf1c      	itt	ne
20003e1a:	fa22 f20c 	lsrne.w	r2, r2, ip
20003e1e:	4313      	orrne	r3, r2
20003e20:	f04f 0c01 	mov.w	ip, #1
20003e24:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20003e28:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20003e2c:	eba3 020c 	sub.w	r2, r3, ip
20003e30:	ea22 0203 	bic.w	r2, r2, r3
20003e34:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20003e38:	bf04      	itt	eq
20003e3a:	f851 3b04 	ldreq.w	r3, [r1], #4
20003e3e:	3004      	addeq	r0, #4
20003e40:	d0f4      	beq.n	20003e2c <strlen+0x30>
20003e42:	f013 0fff 	tst.w	r3, #255	; 0xff
20003e46:	bf1f      	itttt	ne
20003e48:	3001      	addne	r0, #1
20003e4a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20003e4e:	3001      	addne	r0, #1
20003e50:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20003e54:	bf18      	it	ne
20003e56:	3001      	addne	r0, #1
20003e58:	4770      	bx	lr
20003e5a:	bf00      	nop

20003e5c <__sprint_r>:
20003e5c:	6893      	ldr	r3, [r2, #8]
20003e5e:	b510      	push	{r4, lr}
20003e60:	4614      	mov	r4, r2
20003e62:	b913      	cbnz	r3, 20003e6a <__sprint_r+0xe>
20003e64:	6053      	str	r3, [r2, #4]
20003e66:	4618      	mov	r0, r3
20003e68:	bd10      	pop	{r4, pc}
20003e6a:	f002 ffc9 	bl	20006e00 <__sfvwrite_r>
20003e6e:	2300      	movs	r3, #0
20003e70:	6063      	str	r3, [r4, #4]
20003e72:	60a3      	str	r3, [r4, #8]
20003e74:	bd10      	pop	{r4, pc}
20003e76:	bf00      	nop

20003e78 <_vfprintf_r>:
20003e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003e7c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20003e80:	b083      	sub	sp, #12
20003e82:	460e      	mov	r6, r1
20003e84:	4615      	mov	r5, r2
20003e86:	469a      	mov	sl, r3
20003e88:	4681      	mov	r9, r0
20003e8a:	f003 f9a9 	bl	200071e0 <_localeconv_r>
20003e8e:	6800      	ldr	r0, [r0, #0]
20003e90:	901d      	str	r0, [sp, #116]	; 0x74
20003e92:	f1b9 0f00 	cmp.w	r9, #0
20003e96:	d004      	beq.n	20003ea2 <_vfprintf_r+0x2a>
20003e98:	f8d9 3018 	ldr.w	r3, [r9, #24]
20003e9c:	2b00      	cmp	r3, #0
20003e9e:	f000 815a 	beq.w	20004156 <_vfprintf_r+0x2de>
20003ea2:	f249 43bc 	movw	r3, #38076	; 0x94bc
20003ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003eaa:	429e      	cmp	r6, r3
20003eac:	bf08      	it	eq
20003eae:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20003eb2:	d010      	beq.n	20003ed6 <_vfprintf_r+0x5e>
20003eb4:	f249 43dc 	movw	r3, #38108	; 0x94dc
20003eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ebc:	429e      	cmp	r6, r3
20003ebe:	bf08      	it	eq
20003ec0:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20003ec4:	d007      	beq.n	20003ed6 <_vfprintf_r+0x5e>
20003ec6:	f249 43fc 	movw	r3, #38140	; 0x94fc
20003eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ece:	429e      	cmp	r6, r3
20003ed0:	bf08      	it	eq
20003ed2:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20003ed6:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003eda:	fa1f f38c 	uxth.w	r3, ip
20003ede:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20003ee2:	d109      	bne.n	20003ef8 <_vfprintf_r+0x80>
20003ee4:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20003ee8:	6e72      	ldr	r2, [r6, #100]	; 0x64
20003eea:	f8a6 c00c 	strh.w	ip, [r6, #12]
20003eee:	fa1f f38c 	uxth.w	r3, ip
20003ef2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20003ef6:	6672      	str	r2, [r6, #100]	; 0x64
20003ef8:	f013 0f08 	tst.w	r3, #8
20003efc:	f001 8301 	beq.w	20005502 <_vfprintf_r+0x168a>
20003f00:	6932      	ldr	r2, [r6, #16]
20003f02:	2a00      	cmp	r2, #0
20003f04:	f001 82fd 	beq.w	20005502 <_vfprintf_r+0x168a>
20003f08:	f003 031a 	and.w	r3, r3, #26
20003f0c:	2b0a      	cmp	r3, #10
20003f0e:	f000 80e0 	beq.w	200040d2 <_vfprintf_r+0x25a>
20003f12:	2200      	movs	r2, #0
20003f14:	9212      	str	r2, [sp, #72]	; 0x48
20003f16:	921a      	str	r2, [sp, #104]	; 0x68
20003f18:	2300      	movs	r3, #0
20003f1a:	921c      	str	r2, [sp, #112]	; 0x70
20003f1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003f20:	9211      	str	r2, [sp, #68]	; 0x44
20003f22:	3404      	adds	r4, #4
20003f24:	9219      	str	r2, [sp, #100]	; 0x64
20003f26:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20003f2a:	931b      	str	r3, [sp, #108]	; 0x6c
20003f2c:	3204      	adds	r2, #4
20003f2e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20003f32:	3228      	adds	r2, #40	; 0x28
20003f34:	3303      	adds	r3, #3
20003f36:	9218      	str	r2, [sp, #96]	; 0x60
20003f38:	9307      	str	r3, [sp, #28]
20003f3a:	2300      	movs	r3, #0
20003f3c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20003f40:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f44:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003f48:	782b      	ldrb	r3, [r5, #0]
20003f4a:	1e1a      	subs	r2, r3, #0
20003f4c:	bf18      	it	ne
20003f4e:	2201      	movne	r2, #1
20003f50:	2b25      	cmp	r3, #37	; 0x25
20003f52:	bf0c      	ite	eq
20003f54:	2200      	moveq	r2, #0
20003f56:	f002 0201 	andne.w	r2, r2, #1
20003f5a:	b332      	cbz	r2, 20003faa <_vfprintf_r+0x132>
20003f5c:	462f      	mov	r7, r5
20003f5e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20003f62:	1e1a      	subs	r2, r3, #0
20003f64:	bf18      	it	ne
20003f66:	2201      	movne	r2, #1
20003f68:	2b25      	cmp	r3, #37	; 0x25
20003f6a:	bf0c      	ite	eq
20003f6c:	2200      	moveq	r2, #0
20003f6e:	f002 0201 	andne.w	r2, r2, #1
20003f72:	2a00      	cmp	r2, #0
20003f74:	d1f3      	bne.n	20003f5e <_vfprintf_r+0xe6>
20003f76:	ebb7 0805 	subs.w	r8, r7, r5
20003f7a:	bf08      	it	eq
20003f7c:	463d      	moveq	r5, r7
20003f7e:	d014      	beq.n	20003faa <_vfprintf_r+0x132>
20003f80:	f8c4 8004 	str.w	r8, [r4, #4]
20003f84:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003f88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003f8c:	3301      	adds	r3, #1
20003f8e:	6025      	str	r5, [r4, #0]
20003f90:	2b07      	cmp	r3, #7
20003f92:	4442      	add	r2, r8
20003f94:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003f98:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003f9c:	dc78      	bgt.n	20004090 <_vfprintf_r+0x218>
20003f9e:	3408      	adds	r4, #8
20003fa0:	9811      	ldr	r0, [sp, #68]	; 0x44
20003fa2:	463d      	mov	r5, r7
20003fa4:	4440      	add	r0, r8
20003fa6:	9011      	str	r0, [sp, #68]	; 0x44
20003fa8:	783b      	ldrb	r3, [r7, #0]
20003faa:	2b00      	cmp	r3, #0
20003fac:	d07c      	beq.n	200040a8 <_vfprintf_r+0x230>
20003fae:	1c6b      	adds	r3, r5, #1
20003fb0:	f04f 37ff 	mov.w	r7, #4294967295
20003fb4:	202b      	movs	r0, #43	; 0x2b
20003fb6:	f04f 0c20 	mov.w	ip, #32
20003fba:	2100      	movs	r1, #0
20003fbc:	f04f 0200 	mov.w	r2, #0
20003fc0:	910f      	str	r1, [sp, #60]	; 0x3c
20003fc2:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003fc6:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20003fca:	786a      	ldrb	r2, [r5, #1]
20003fcc:	910a      	str	r1, [sp, #40]	; 0x28
20003fce:	1c5d      	adds	r5, r3, #1
20003fd0:	f1a2 0320 	sub.w	r3, r2, #32
20003fd4:	2b58      	cmp	r3, #88	; 0x58
20003fd6:	f200 8286 	bhi.w	200044e6 <_vfprintf_r+0x66e>
20003fda:	e8df f013 	tbh	[pc, r3, lsl #1]
20003fde:	0298      	.short	0x0298
20003fe0:	02840284 	.word	0x02840284
20003fe4:	028402a4 	.word	0x028402a4
20003fe8:	02840284 	.word	0x02840284
20003fec:	02840284 	.word	0x02840284
20003ff0:	02ad0284 	.word	0x02ad0284
20003ff4:	028402ba 	.word	0x028402ba
20003ff8:	02ca02c1 	.word	0x02ca02c1
20003ffc:	02e70284 	.word	0x02e70284
20004000:	02f002f0 	.word	0x02f002f0
20004004:	02f002f0 	.word	0x02f002f0
20004008:	02f002f0 	.word	0x02f002f0
2000400c:	02f002f0 	.word	0x02f002f0
20004010:	028402f0 	.word	0x028402f0
20004014:	02840284 	.word	0x02840284
20004018:	02840284 	.word	0x02840284
2000401c:	02840284 	.word	0x02840284
20004020:	02840284 	.word	0x02840284
20004024:	03040284 	.word	0x03040284
20004028:	02840326 	.word	0x02840326
2000402c:	02840326 	.word	0x02840326
20004030:	02840284 	.word	0x02840284
20004034:	036a0284 	.word	0x036a0284
20004038:	02840284 	.word	0x02840284
2000403c:	02840481 	.word	0x02840481
20004040:	02840284 	.word	0x02840284
20004044:	02840284 	.word	0x02840284
20004048:	02840414 	.word	0x02840414
2000404c:	042f0284 	.word	0x042f0284
20004050:	02840284 	.word	0x02840284
20004054:	02840284 	.word	0x02840284
20004058:	02840284 	.word	0x02840284
2000405c:	02840284 	.word	0x02840284
20004060:	02840284 	.word	0x02840284
20004064:	0465044f 	.word	0x0465044f
20004068:	03260326 	.word	0x03260326
2000406c:	03730326 	.word	0x03730326
20004070:	02840465 	.word	0x02840465
20004074:	03790284 	.word	0x03790284
20004078:	03850284 	.word	0x03850284
2000407c:	03ad0396 	.word	0x03ad0396
20004080:	0284040a 	.word	0x0284040a
20004084:	028403cc 	.word	0x028403cc
20004088:	028403f4 	.word	0x028403f4
2000408c:	00c00284 	.word	0x00c00284
20004090:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004094:	4648      	mov	r0, r9
20004096:	4631      	mov	r1, r6
20004098:	320c      	adds	r2, #12
2000409a:	f7ff fedf 	bl	20003e5c <__sprint_r>
2000409e:	b958      	cbnz	r0, 200040b8 <_vfprintf_r+0x240>
200040a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200040a4:	3404      	adds	r4, #4
200040a6:	e77b      	b.n	20003fa0 <_vfprintf_r+0x128>
200040a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200040ac:	2b00      	cmp	r3, #0
200040ae:	f041 8192 	bne.w	200053d6 <_vfprintf_r+0x155e>
200040b2:	2300      	movs	r3, #0
200040b4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200040b8:	89b3      	ldrh	r3, [r6, #12]
200040ba:	f013 0f40 	tst.w	r3, #64	; 0x40
200040be:	d002      	beq.n	200040c6 <_vfprintf_r+0x24e>
200040c0:	f04f 30ff 	mov.w	r0, #4294967295
200040c4:	9011      	str	r0, [sp, #68]	; 0x44
200040c6:	9811      	ldr	r0, [sp, #68]	; 0x44
200040c8:	b05f      	add	sp, #380	; 0x17c
200040ca:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200040ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200040d2:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200040d6:	2b00      	cmp	r3, #0
200040d8:	f6ff af1b 	blt.w	20003f12 <_vfprintf_r+0x9a>
200040dc:	6a37      	ldr	r7, [r6, #32]
200040de:	f02c 0c02 	bic.w	ip, ip, #2
200040e2:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200040e6:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200040ea:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200040ee:	340c      	adds	r4, #12
200040f0:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200040f4:	462a      	mov	r2, r5
200040f6:	4653      	mov	r3, sl
200040f8:	4648      	mov	r0, r9
200040fa:	4621      	mov	r1, r4
200040fc:	ad1f      	add	r5, sp, #124	; 0x7c
200040fe:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004102:	2700      	movs	r7, #0
20004104:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004108:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
2000410c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004110:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004114:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004118:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
2000411c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004120:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004124:	f7ff fea8 	bl	20003e78 <_vfprintf_r>
20004128:	2800      	cmp	r0, #0
2000412a:	9011      	str	r0, [sp, #68]	; 0x44
2000412c:	db09      	blt.n	20004142 <_vfprintf_r+0x2ca>
2000412e:	4621      	mov	r1, r4
20004130:	4648      	mov	r0, r9
20004132:	f002 fb91 	bl	20006858 <_fflush_r>
20004136:	9911      	ldr	r1, [sp, #68]	; 0x44
20004138:	42b8      	cmp	r0, r7
2000413a:	bf18      	it	ne
2000413c:	f04f 31ff 	movne.w	r1, #4294967295
20004140:	9111      	str	r1, [sp, #68]	; 0x44
20004142:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004146:	f013 0f40 	tst.w	r3, #64	; 0x40
2000414a:	d0bc      	beq.n	200040c6 <_vfprintf_r+0x24e>
2000414c:	89b3      	ldrh	r3, [r6, #12]
2000414e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004152:	81b3      	strh	r3, [r6, #12]
20004154:	e7b7      	b.n	200040c6 <_vfprintf_r+0x24e>
20004156:	4648      	mov	r0, r9
20004158:	f002 fcee 	bl	20006b38 <__sinit>
2000415c:	e6a1      	b.n	20003ea2 <_vfprintf_r+0x2a>
2000415e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004160:	f249 4c8c 	movw	ip, #38028	; 0x948c
20004164:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004168:	9216      	str	r2, [sp, #88]	; 0x58
2000416a:	f010 0f20 	tst.w	r0, #32
2000416e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004172:	f000 836e 	beq.w	20004852 <_vfprintf_r+0x9da>
20004176:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004178:	1dcb      	adds	r3, r1, #7
2000417a:	f023 0307 	bic.w	r3, r3, #7
2000417e:	f103 0208 	add.w	r2, r3, #8
20004182:	920b      	str	r2, [sp, #44]	; 0x2c
20004184:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004188:	ea5a 020b 	orrs.w	r2, sl, fp
2000418c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000418e:	bf0c      	ite	eq
20004190:	2200      	moveq	r2, #0
20004192:	2201      	movne	r2, #1
20004194:	4213      	tst	r3, r2
20004196:	f040 866b 	bne.w	20004e70 <_vfprintf_r+0xff8>
2000419a:	2302      	movs	r3, #2
2000419c:	f04f 0100 	mov.w	r1, #0
200041a0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
200041a4:	2f00      	cmp	r7, #0
200041a6:	bfa2      	ittt	ge
200041a8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
200041ac:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
200041b0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
200041b4:	2f00      	cmp	r7, #0
200041b6:	bf18      	it	ne
200041b8:	f042 0201 	orrne.w	r2, r2, #1
200041bc:	2a00      	cmp	r2, #0
200041be:	f000 841e 	beq.w	200049fe <_vfprintf_r+0xb86>
200041c2:	2b01      	cmp	r3, #1
200041c4:	f000 85de 	beq.w	20004d84 <_vfprintf_r+0xf0c>
200041c8:	2b02      	cmp	r3, #2
200041ca:	f000 85c1 	beq.w	20004d50 <_vfprintf_r+0xed8>
200041ce:	9918      	ldr	r1, [sp, #96]	; 0x60
200041d0:	9113      	str	r1, [sp, #76]	; 0x4c
200041d2:	ea4f 08da 	mov.w	r8, sl, lsr #3
200041d6:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200041da:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200041de:	f00a 0007 	and.w	r0, sl, #7
200041e2:	46e3      	mov	fp, ip
200041e4:	46c2      	mov	sl, r8
200041e6:	3030      	adds	r0, #48	; 0x30
200041e8:	ea5a 020b 	orrs.w	r2, sl, fp
200041ec:	f801 0d01 	strb.w	r0, [r1, #-1]!
200041f0:	d1ef      	bne.n	200041d2 <_vfprintf_r+0x35a>
200041f2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200041f6:	9113      	str	r1, [sp, #76]	; 0x4c
200041f8:	f01c 0f01 	tst.w	ip, #1
200041fc:	f040 868c 	bne.w	20004f18 <_vfprintf_r+0x10a0>
20004200:	9818      	ldr	r0, [sp, #96]	; 0x60
20004202:	1a40      	subs	r0, r0, r1
20004204:	9010      	str	r0, [sp, #64]	; 0x40
20004206:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000420a:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000420c:	9717      	str	r7, [sp, #92]	; 0x5c
2000420e:	42ba      	cmp	r2, r7
20004210:	bfb8      	it	lt
20004212:	463a      	movlt	r2, r7
20004214:	920c      	str	r2, [sp, #48]	; 0x30
20004216:	b113      	cbz	r3, 2000421e <_vfprintf_r+0x3a6>
20004218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000421a:	3201      	adds	r2, #1
2000421c:	920c      	str	r2, [sp, #48]	; 0x30
2000421e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004220:	980a      	ldr	r0, [sp, #40]	; 0x28
20004222:	f013 0302 	ands.w	r3, r3, #2
20004226:	9315      	str	r3, [sp, #84]	; 0x54
20004228:	bf1e      	ittt	ne
2000422a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
2000422e:	f10c 0c02 	addne.w	ip, ip, #2
20004232:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004236:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000423a:	9014      	str	r0, [sp, #80]	; 0x50
2000423c:	d14d      	bne.n	200042da <_vfprintf_r+0x462>
2000423e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004240:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004242:	1a8f      	subs	r7, r1, r2
20004244:	2f00      	cmp	r7, #0
20004246:	dd48      	ble.n	200042da <_vfprintf_r+0x462>
20004248:	2f10      	cmp	r7, #16
2000424a:	f249 4848 	movw	r8, #37960	; 0x9448
2000424e:	bfd8      	it	le
20004250:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004254:	dd30      	ble.n	200042b8 <_vfprintf_r+0x440>
20004256:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000425a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000425e:	4643      	mov	r3, r8
20004260:	f04f 0a10 	mov.w	sl, #16
20004264:	46a8      	mov	r8, r5
20004266:	f10b 0b0c 	add.w	fp, fp, #12
2000426a:	461d      	mov	r5, r3
2000426c:	e002      	b.n	20004274 <_vfprintf_r+0x3fc>
2000426e:	3f10      	subs	r7, #16
20004270:	2f10      	cmp	r7, #16
20004272:	dd1e      	ble.n	200042b2 <_vfprintf_r+0x43a>
20004274:	f8c4 a004 	str.w	sl, [r4, #4]
20004278:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000427c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004280:	3301      	adds	r3, #1
20004282:	6025      	str	r5, [r4, #0]
20004284:	3210      	adds	r2, #16
20004286:	2b07      	cmp	r3, #7
20004288:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000428c:	f104 0408 	add.w	r4, r4, #8
20004290:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004294:	ddeb      	ble.n	2000426e <_vfprintf_r+0x3f6>
20004296:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000429a:	4648      	mov	r0, r9
2000429c:	4631      	mov	r1, r6
2000429e:	465a      	mov	r2, fp
200042a0:	3404      	adds	r4, #4
200042a2:	f7ff fddb 	bl	20003e5c <__sprint_r>
200042a6:	2800      	cmp	r0, #0
200042a8:	f47f af06 	bne.w	200040b8 <_vfprintf_r+0x240>
200042ac:	3f10      	subs	r7, #16
200042ae:	2f10      	cmp	r7, #16
200042b0:	dce0      	bgt.n	20004274 <_vfprintf_r+0x3fc>
200042b2:	462b      	mov	r3, r5
200042b4:	4645      	mov	r5, r8
200042b6:	4698      	mov	r8, r3
200042b8:	6067      	str	r7, [r4, #4]
200042ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042be:	f8c4 8000 	str.w	r8, [r4]
200042c2:	1c5a      	adds	r2, r3, #1
200042c4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200042c8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200042cc:	19db      	adds	r3, r3, r7
200042ce:	2a07      	cmp	r2, #7
200042d0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200042d4:	f300 858a 	bgt.w	20004dec <_vfprintf_r+0xf74>
200042d8:	3408      	adds	r4, #8
200042da:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042de:	b19b      	cbz	r3, 20004308 <_vfprintf_r+0x490>
200042e0:	2301      	movs	r3, #1
200042e2:	6063      	str	r3, [r4, #4]
200042e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042e8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200042ec:	3207      	adds	r2, #7
200042ee:	6022      	str	r2, [r4, #0]
200042f0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042f4:	3301      	adds	r3, #1
200042f6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042fa:	3201      	adds	r2, #1
200042fc:	2b07      	cmp	r3, #7
200042fe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004302:	f300 84b6 	bgt.w	20004c72 <_vfprintf_r+0xdfa>
20004306:	3408      	adds	r4, #8
20004308:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000430a:	b19b      	cbz	r3, 20004334 <_vfprintf_r+0x4bc>
2000430c:	2302      	movs	r3, #2
2000430e:	6063      	str	r3, [r4, #4]
20004310:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004314:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004318:	3204      	adds	r2, #4
2000431a:	6022      	str	r2, [r4, #0]
2000431c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004320:	3301      	adds	r3, #1
20004322:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004326:	3202      	adds	r2, #2
20004328:	2b07      	cmp	r3, #7
2000432a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000432e:	f300 84af 	bgt.w	20004c90 <_vfprintf_r+0xe18>
20004332:	3408      	adds	r4, #8
20004334:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004338:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
2000433c:	f000 8376 	beq.w	20004a2c <_vfprintf_r+0xbb4>
20004340:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004342:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004344:	1a9f      	subs	r7, r3, r2
20004346:	2f00      	cmp	r7, #0
20004348:	dd43      	ble.n	200043d2 <_vfprintf_r+0x55a>
2000434a:	2f10      	cmp	r7, #16
2000434c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20004edc <_vfprintf_r+0x1064>
20004350:	dd2e      	ble.n	200043b0 <_vfprintf_r+0x538>
20004352:	4643      	mov	r3, r8
20004354:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004358:	46a8      	mov	r8, r5
2000435a:	f04f 0a10 	mov.w	sl, #16
2000435e:	f10b 0b0c 	add.w	fp, fp, #12
20004362:	461d      	mov	r5, r3
20004364:	e002      	b.n	2000436c <_vfprintf_r+0x4f4>
20004366:	3f10      	subs	r7, #16
20004368:	2f10      	cmp	r7, #16
2000436a:	dd1e      	ble.n	200043aa <_vfprintf_r+0x532>
2000436c:	f8c4 a004 	str.w	sl, [r4, #4]
20004370:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004374:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004378:	3301      	adds	r3, #1
2000437a:	6025      	str	r5, [r4, #0]
2000437c:	3210      	adds	r2, #16
2000437e:	2b07      	cmp	r3, #7
20004380:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004384:	f104 0408 	add.w	r4, r4, #8
20004388:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000438c:	ddeb      	ble.n	20004366 <_vfprintf_r+0x4ee>
2000438e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004392:	4648      	mov	r0, r9
20004394:	4631      	mov	r1, r6
20004396:	465a      	mov	r2, fp
20004398:	3404      	adds	r4, #4
2000439a:	f7ff fd5f 	bl	20003e5c <__sprint_r>
2000439e:	2800      	cmp	r0, #0
200043a0:	f47f ae8a 	bne.w	200040b8 <_vfprintf_r+0x240>
200043a4:	3f10      	subs	r7, #16
200043a6:	2f10      	cmp	r7, #16
200043a8:	dce0      	bgt.n	2000436c <_vfprintf_r+0x4f4>
200043aa:	462b      	mov	r3, r5
200043ac:	4645      	mov	r5, r8
200043ae:	4698      	mov	r8, r3
200043b0:	6067      	str	r7, [r4, #4]
200043b2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200043b6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200043ba:	3301      	adds	r3, #1
200043bc:	f8c4 8000 	str.w	r8, [r4]
200043c0:	19d2      	adds	r2, r2, r7
200043c2:	2b07      	cmp	r3, #7
200043c4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200043c8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043cc:	f300 8442 	bgt.w	20004c54 <_vfprintf_r+0xddc>
200043d0:	3408      	adds	r4, #8
200043d2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200043d6:	f41c 7f80 	tst.w	ip, #256	; 0x100
200043da:	f040 829d 	bne.w	20004918 <_vfprintf_r+0xaa0>
200043de:	9810      	ldr	r0, [sp, #64]	; 0x40
200043e0:	9913      	ldr	r1, [sp, #76]	; 0x4c
200043e2:	6060      	str	r0, [r4, #4]
200043e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200043e8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200043ec:	3301      	adds	r3, #1
200043ee:	6021      	str	r1, [r4, #0]
200043f0:	1812      	adds	r2, r2, r0
200043f2:	2b07      	cmp	r3, #7
200043f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200043f8:	bfd8      	it	le
200043fa:	f104 0308 	addle.w	r3, r4, #8
200043fe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004402:	f300 839b 	bgt.w	20004b3c <_vfprintf_r+0xcc4>
20004406:	990a      	ldr	r1, [sp, #40]	; 0x28
20004408:	f011 0f04 	tst.w	r1, #4
2000440c:	d055      	beq.n	200044ba <_vfprintf_r+0x642>
2000440e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004410:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004414:	ebcc 0702 	rsb	r7, ip, r2
20004418:	2f00      	cmp	r7, #0
2000441a:	dd4e      	ble.n	200044ba <_vfprintf_r+0x642>
2000441c:	2f10      	cmp	r7, #16
2000441e:	f249 4848 	movw	r8, #37960	; 0x9448
20004422:	bfd8      	it	le
20004424:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004428:	dd2e      	ble.n	20004488 <_vfprintf_r+0x610>
2000442a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000442e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004432:	4642      	mov	r2, r8
20004434:	2410      	movs	r4, #16
20004436:	46a8      	mov	r8, r5
20004438:	f10a 0a0c 	add.w	sl, sl, #12
2000443c:	4615      	mov	r5, r2
2000443e:	e002      	b.n	20004446 <_vfprintf_r+0x5ce>
20004440:	3f10      	subs	r7, #16
20004442:	2f10      	cmp	r7, #16
20004444:	dd1d      	ble.n	20004482 <_vfprintf_r+0x60a>
20004446:	605c      	str	r4, [r3, #4]
20004448:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000444c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004450:	3201      	adds	r2, #1
20004452:	601d      	str	r5, [r3, #0]
20004454:	3110      	adds	r1, #16
20004456:	2a07      	cmp	r2, #7
20004458:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000445c:	f103 0308 	add.w	r3, r3, #8
20004460:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004464:	ddec      	ble.n	20004440 <_vfprintf_r+0x5c8>
20004466:	4648      	mov	r0, r9
20004468:	4631      	mov	r1, r6
2000446a:	4652      	mov	r2, sl
2000446c:	f7ff fcf6 	bl	20003e5c <__sprint_r>
20004470:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004474:	3304      	adds	r3, #4
20004476:	2800      	cmp	r0, #0
20004478:	f47f ae1e 	bne.w	200040b8 <_vfprintf_r+0x240>
2000447c:	3f10      	subs	r7, #16
2000447e:	2f10      	cmp	r7, #16
20004480:	dce1      	bgt.n	20004446 <_vfprintf_r+0x5ce>
20004482:	462a      	mov	r2, r5
20004484:	4645      	mov	r5, r8
20004486:	4690      	mov	r8, r2
20004488:	605f      	str	r7, [r3, #4]
2000448a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000448e:	f8c3 8000 	str.w	r8, [r3]
20004492:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004496:	3201      	adds	r2, #1
20004498:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000449c:	18fb      	adds	r3, r7, r3
2000449e:	2a07      	cmp	r2, #7
200044a0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200044a4:	dd0b      	ble.n	200044be <_vfprintf_r+0x646>
200044a6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200044aa:	4648      	mov	r0, r9
200044ac:	4631      	mov	r1, r6
200044ae:	320c      	adds	r2, #12
200044b0:	f7ff fcd4 	bl	20003e5c <__sprint_r>
200044b4:	2800      	cmp	r0, #0
200044b6:	f47f adff 	bne.w	200040b8 <_vfprintf_r+0x240>
200044ba:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200044be:	9811      	ldr	r0, [sp, #68]	; 0x44
200044c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200044c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200044c4:	428a      	cmp	r2, r1
200044c6:	bfac      	ite	ge
200044c8:	1880      	addge	r0, r0, r2
200044ca:	1840      	addlt	r0, r0, r1
200044cc:	9011      	str	r0, [sp, #68]	; 0x44
200044ce:	2b00      	cmp	r3, #0
200044d0:	f040 8342 	bne.w	20004b58 <_vfprintf_r+0xce0>
200044d4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200044d8:	2300      	movs	r3, #0
200044da:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200044de:	3404      	adds	r4, #4
200044e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200044e4:	e530      	b.n	20003f48 <_vfprintf_r+0xd0>
200044e6:	9216      	str	r2, [sp, #88]	; 0x58
200044e8:	2a00      	cmp	r2, #0
200044ea:	f43f addd 	beq.w	200040a8 <_vfprintf_r+0x230>
200044ee:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200044f2:	2301      	movs	r3, #1
200044f4:	f04f 0c00 	mov.w	ip, #0
200044f8:	3004      	adds	r0, #4
200044fa:	930c      	str	r3, [sp, #48]	; 0x30
200044fc:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004500:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004504:	9013      	str	r0, [sp, #76]	; 0x4c
20004506:	9310      	str	r3, [sp, #64]	; 0x40
20004508:	2100      	movs	r1, #0
2000450a:	9117      	str	r1, [sp, #92]	; 0x5c
2000450c:	e687      	b.n	2000421e <_vfprintf_r+0x3a6>
2000450e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004512:	2b00      	cmp	r3, #0
20004514:	f040 852b 	bne.w	20004f6e <_vfprintf_r+0x10f6>
20004518:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000451a:	462b      	mov	r3, r5
2000451c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004520:	782a      	ldrb	r2, [r5, #0]
20004522:	910b      	str	r1, [sp, #44]	; 0x2c
20004524:	e553      	b.n	20003fce <_vfprintf_r+0x156>
20004526:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000452a:	f043 0301 	orr.w	r3, r3, #1
2000452e:	930a      	str	r3, [sp, #40]	; 0x28
20004530:	462b      	mov	r3, r5
20004532:	782a      	ldrb	r2, [r5, #0]
20004534:	910b      	str	r1, [sp, #44]	; 0x2c
20004536:	e54a      	b.n	20003fce <_vfprintf_r+0x156>
20004538:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000453a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000453c:	6809      	ldr	r1, [r1, #0]
2000453e:	910f      	str	r1, [sp, #60]	; 0x3c
20004540:	1d11      	adds	r1, r2, #4
20004542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20004544:	2b00      	cmp	r3, #0
20004546:	f2c0 8780 	blt.w	2000544a <_vfprintf_r+0x15d2>
2000454a:	782a      	ldrb	r2, [r5, #0]
2000454c:	462b      	mov	r3, r5
2000454e:	910b      	str	r1, [sp, #44]	; 0x2c
20004550:	e53d      	b.n	20003fce <_vfprintf_r+0x156>
20004552:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004554:	462b      	mov	r3, r5
20004556:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000455a:	782a      	ldrb	r2, [r5, #0]
2000455c:	910b      	str	r1, [sp, #44]	; 0x2c
2000455e:	e536      	b.n	20003fce <_vfprintf_r+0x156>
20004560:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004564:	f043 0304 	orr.w	r3, r3, #4
20004568:	930a      	str	r3, [sp, #40]	; 0x28
2000456a:	462b      	mov	r3, r5
2000456c:	782a      	ldrb	r2, [r5, #0]
2000456e:	910b      	str	r1, [sp, #44]	; 0x2c
20004570:	e52d      	b.n	20003fce <_vfprintf_r+0x156>
20004572:	462b      	mov	r3, r5
20004574:	f813 2b01 	ldrb.w	r2, [r3], #1
20004578:	2a2a      	cmp	r2, #42	; 0x2a
2000457a:	f001 80cd 	beq.w	20005718 <_vfprintf_r+0x18a0>
2000457e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004582:	2909      	cmp	r1, #9
20004584:	f201 8037 	bhi.w	200055f6 <_vfprintf_r+0x177e>
20004588:	3502      	adds	r5, #2
2000458a:	2700      	movs	r7, #0
2000458c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004590:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20004594:	462b      	mov	r3, r5
20004596:	3501      	adds	r5, #1
20004598:	eb01 0747 	add.w	r7, r1, r7, lsl #1
2000459c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200045a0:	2909      	cmp	r1, #9
200045a2:	d9f3      	bls.n	2000458c <_vfprintf_r+0x714>
200045a4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200045a8:	461d      	mov	r5, r3
200045aa:	e511      	b.n	20003fd0 <_vfprintf_r+0x158>
200045ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
200045ae:	462b      	mov	r3, r5
200045b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200045b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200045b6:	920a      	str	r2, [sp, #40]	; 0x28
200045b8:	782a      	ldrb	r2, [r5, #0]
200045ba:	910b      	str	r1, [sp, #44]	; 0x2c
200045bc:	e507      	b.n	20003fce <_vfprintf_r+0x156>
200045be:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200045c2:	f04f 0800 	mov.w	r8, #0
200045c6:	462b      	mov	r3, r5
200045c8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200045cc:	f813 2b01 	ldrb.w	r2, [r3], #1
200045d0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200045d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200045d8:	461d      	mov	r5, r3
200045da:	2909      	cmp	r1, #9
200045dc:	d9f3      	bls.n	200045c6 <_vfprintf_r+0x74e>
200045de:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200045e2:	461d      	mov	r5, r3
200045e4:	e4f4      	b.n	20003fd0 <_vfprintf_r+0x158>
200045e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200045e8:	9216      	str	r2, [sp, #88]	; 0x58
200045ea:	f043 0310 	orr.w	r3, r3, #16
200045ee:	930a      	str	r3, [sp, #40]	; 0x28
200045f0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200045f4:	f01c 0f20 	tst.w	ip, #32
200045f8:	f000 815d 	beq.w	200048b6 <_vfprintf_r+0xa3e>
200045fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200045fe:	1dc3      	adds	r3, r0, #7
20004600:	f023 0307 	bic.w	r3, r3, #7
20004604:	f103 0108 	add.w	r1, r3, #8
20004608:	910b      	str	r1, [sp, #44]	; 0x2c
2000460a:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000460e:	f1ba 0f00 	cmp.w	sl, #0
20004612:	f17b 0200 	sbcs.w	r2, fp, #0
20004616:	f2c0 849b 	blt.w	20004f50 <_vfprintf_r+0x10d8>
2000461a:	ea5a 030b 	orrs.w	r3, sl, fp
2000461e:	f04f 0301 	mov.w	r3, #1
20004622:	bf0c      	ite	eq
20004624:	2200      	moveq	r2, #0
20004626:	2201      	movne	r2, #1
20004628:	e5bc      	b.n	200041a4 <_vfprintf_r+0x32c>
2000462a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000462c:	9216      	str	r2, [sp, #88]	; 0x58
2000462e:	f010 0f08 	tst.w	r0, #8
20004632:	f000 84ed 	beq.w	20005010 <_vfprintf_r+0x1198>
20004636:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004638:	1dcb      	adds	r3, r1, #7
2000463a:	f023 0307 	bic.w	r3, r3, #7
2000463e:	f103 0208 	add.w	r2, r3, #8
20004642:	920b      	str	r2, [sp, #44]	; 0x2c
20004644:	f8d3 8004 	ldr.w	r8, [r3, #4]
20004648:	f8d3 a000 	ldr.w	sl, [r3]
2000464c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20004650:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20004654:	4650      	mov	r0, sl
20004656:	4641      	mov	r1, r8
20004658:	f003 fd80 	bl	2000815c <__isinfd>
2000465c:	4683      	mov	fp, r0
2000465e:	2800      	cmp	r0, #0
20004660:	f000 8599 	beq.w	20005196 <_vfprintf_r+0x131e>
20004664:	4650      	mov	r0, sl
20004666:	2200      	movs	r2, #0
20004668:	2300      	movs	r3, #0
2000466a:	4641      	mov	r1, r8
2000466c:	f004 f96a 	bl	20008944 <__aeabi_dcmplt>
20004670:	2800      	cmp	r0, #0
20004672:	f040 850b 	bne.w	2000508c <_vfprintf_r+0x1214>
20004676:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000467a:	f249 4180 	movw	r1, #38016	; 0x9480
2000467e:	f249 427c 	movw	r2, #38012	; 0x947c
20004682:	9816      	ldr	r0, [sp, #88]	; 0x58
20004684:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004688:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000468c:	f04f 0c03 	mov.w	ip, #3
20004690:	2847      	cmp	r0, #71	; 0x47
20004692:	bfd8      	it	le
20004694:	4611      	movle	r1, r2
20004696:	9113      	str	r1, [sp, #76]	; 0x4c
20004698:	990a      	ldr	r1, [sp, #40]	; 0x28
2000469a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000469e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200046a2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200046a6:	910a      	str	r1, [sp, #40]	; 0x28
200046a8:	f04f 0c00 	mov.w	ip, #0
200046ac:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200046b0:	e5b1      	b.n	20004216 <_vfprintf_r+0x39e>
200046b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200046b6:	f043 0308 	orr.w	r3, r3, #8
200046ba:	930a      	str	r3, [sp, #40]	; 0x28
200046bc:	462b      	mov	r3, r5
200046be:	782a      	ldrb	r2, [r5, #0]
200046c0:	910b      	str	r1, [sp, #44]	; 0x2c
200046c2:	e484      	b.n	20003fce <_vfprintf_r+0x156>
200046c4:	990a      	ldr	r1, [sp, #40]	; 0x28
200046c6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200046ca:	910a      	str	r1, [sp, #40]	; 0x28
200046cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046ce:	e73c      	b.n	2000454a <_vfprintf_r+0x6d2>
200046d0:	782a      	ldrb	r2, [r5, #0]
200046d2:	2a6c      	cmp	r2, #108	; 0x6c
200046d4:	f000 8555 	beq.w	20005182 <_vfprintf_r+0x130a>
200046d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200046dc:	910b      	str	r1, [sp, #44]	; 0x2c
200046de:	f043 0310 	orr.w	r3, r3, #16
200046e2:	930a      	str	r3, [sp, #40]	; 0x28
200046e4:	462b      	mov	r3, r5
200046e6:	e472      	b.n	20003fce <_vfprintf_r+0x156>
200046e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046ea:	f012 0f20 	tst.w	r2, #32
200046ee:	f000 8482 	beq.w	20004ff6 <_vfprintf_r+0x117e>
200046f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200046f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200046f6:	6803      	ldr	r3, [r0, #0]
200046f8:	4610      	mov	r0, r2
200046fa:	ea4f 71e0 	mov.w	r1, r0, asr #31
200046fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004700:	e9c3 0100 	strd	r0, r1, [r3]
20004704:	f102 0a04 	add.w	sl, r2, #4
20004708:	e41e      	b.n	20003f48 <_vfprintf_r+0xd0>
2000470a:	9216      	str	r2, [sp, #88]	; 0x58
2000470c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000470e:	f012 0320 	ands.w	r3, r2, #32
20004712:	f000 80ef 	beq.w	200048f4 <_vfprintf_r+0xa7c>
20004716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004718:	1dda      	adds	r2, r3, #7
2000471a:	2300      	movs	r3, #0
2000471c:	f022 0207 	bic.w	r2, r2, #7
20004720:	f102 0c08 	add.w	ip, r2, #8
20004724:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004728:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000472c:	ea5a 000b 	orrs.w	r0, sl, fp
20004730:	bf0c      	ite	eq
20004732:	2200      	moveq	r2, #0
20004734:	2201      	movne	r2, #1
20004736:	e531      	b.n	2000419c <_vfprintf_r+0x324>
20004738:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000473a:	2178      	movs	r1, #120	; 0x78
2000473c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004740:	9116      	str	r1, [sp, #88]	; 0x58
20004742:	6803      	ldr	r3, [r0, #0]
20004744:	f249 408c 	movw	r0, #38028	; 0x948c
20004748:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
2000474c:	2130      	movs	r1, #48	; 0x30
2000474e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004752:	f04c 0c02 	orr.w	ip, ip, #2
20004756:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004758:	1e1a      	subs	r2, r3, #0
2000475a:	bf18      	it	ne
2000475c:	2201      	movne	r2, #1
2000475e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004762:	469a      	mov	sl, r3
20004764:	f04f 0b00 	mov.w	fp, #0
20004768:	3104      	adds	r1, #4
2000476a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000476e:	9019      	str	r0, [sp, #100]	; 0x64
20004770:	2302      	movs	r3, #2
20004772:	910b      	str	r1, [sp, #44]	; 0x2c
20004774:	e512      	b.n	2000419c <_vfprintf_r+0x324>
20004776:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004778:	9216      	str	r2, [sp, #88]	; 0x58
2000477a:	f04f 0200 	mov.w	r2, #0
2000477e:	1d18      	adds	r0, r3, #4
20004780:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004784:	681b      	ldr	r3, [r3, #0]
20004786:	900b      	str	r0, [sp, #44]	; 0x2c
20004788:	9313      	str	r3, [sp, #76]	; 0x4c
2000478a:	2b00      	cmp	r3, #0
2000478c:	f000 86c6 	beq.w	2000551c <_vfprintf_r+0x16a4>
20004790:	2f00      	cmp	r7, #0
20004792:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004794:	f2c0 868f 	blt.w	200054b6 <_vfprintf_r+0x163e>
20004798:	2100      	movs	r1, #0
2000479a:	463a      	mov	r2, r7
2000479c:	f002 fdc2 	bl	20007324 <memchr>
200047a0:	4603      	mov	r3, r0
200047a2:	2800      	cmp	r0, #0
200047a4:	f000 86f5 	beq.w	20005592 <_vfprintf_r+0x171a>
200047a8:	9813      	ldr	r0, [sp, #76]	; 0x4c
200047aa:	1a1b      	subs	r3, r3, r0
200047ac:	9310      	str	r3, [sp, #64]	; 0x40
200047ae:	42bb      	cmp	r3, r7
200047b0:	f340 85be 	ble.w	20005330 <_vfprintf_r+0x14b8>
200047b4:	9710      	str	r7, [sp, #64]	; 0x40
200047b6:	2100      	movs	r1, #0
200047b8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200047bc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200047c0:	970c      	str	r7, [sp, #48]	; 0x30
200047c2:	9117      	str	r1, [sp, #92]	; 0x5c
200047c4:	e527      	b.n	20004216 <_vfprintf_r+0x39e>
200047c6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200047ca:	9216      	str	r2, [sp, #88]	; 0x58
200047cc:	f01c 0f20 	tst.w	ip, #32
200047d0:	d023      	beq.n	2000481a <_vfprintf_r+0x9a2>
200047d2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200047d4:	2301      	movs	r3, #1
200047d6:	1dc2      	adds	r2, r0, #7
200047d8:	f022 0207 	bic.w	r2, r2, #7
200047dc:	f102 0108 	add.w	r1, r2, #8
200047e0:	910b      	str	r1, [sp, #44]	; 0x2c
200047e2:	e9d2 ab00 	ldrd	sl, fp, [r2]
200047e6:	ea5a 020b 	orrs.w	r2, sl, fp
200047ea:	bf0c      	ite	eq
200047ec:	2200      	moveq	r2, #0
200047ee:	2201      	movne	r2, #1
200047f0:	e4d4      	b.n	2000419c <_vfprintf_r+0x324>
200047f2:	990a      	ldr	r1, [sp, #40]	; 0x28
200047f4:	462b      	mov	r3, r5
200047f6:	f041 0120 	orr.w	r1, r1, #32
200047fa:	910a      	str	r1, [sp, #40]	; 0x28
200047fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200047fe:	782a      	ldrb	r2, [r5, #0]
20004800:	910b      	str	r1, [sp, #44]	; 0x2c
20004802:	f7ff bbe4 	b.w	20003fce <_vfprintf_r+0x156>
20004806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004808:	9216      	str	r2, [sp, #88]	; 0x58
2000480a:	f043 0310 	orr.w	r3, r3, #16
2000480e:	930a      	str	r3, [sp, #40]	; 0x28
20004810:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004814:	f01c 0f20 	tst.w	ip, #32
20004818:	d1db      	bne.n	200047d2 <_vfprintf_r+0x95a>
2000481a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000481c:	f013 0f10 	tst.w	r3, #16
20004820:	f000 83d5 	beq.w	20004fce <_vfprintf_r+0x1156>
20004824:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004826:	2301      	movs	r3, #1
20004828:	1d02      	adds	r2, r0, #4
2000482a:	920b      	str	r2, [sp, #44]	; 0x2c
2000482c:	6801      	ldr	r1, [r0, #0]
2000482e:	1e0a      	subs	r2, r1, #0
20004830:	bf18      	it	ne
20004832:	2201      	movne	r2, #1
20004834:	468a      	mov	sl, r1
20004836:	f04f 0b00 	mov.w	fp, #0
2000483a:	e4af      	b.n	2000419c <_vfprintf_r+0x324>
2000483c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000483e:	9216      	str	r2, [sp, #88]	; 0x58
20004840:	f249 4268 	movw	r2, #37992	; 0x9468
20004844:	f010 0f20 	tst.w	r0, #32
20004848:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000484c:	9219      	str	r2, [sp, #100]	; 0x64
2000484e:	f47f ac92 	bne.w	20004176 <_vfprintf_r+0x2fe>
20004852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004854:	f013 0f10 	tst.w	r3, #16
20004858:	f040 831a 	bne.w	20004e90 <_vfprintf_r+0x1018>
2000485c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000485e:	f012 0f40 	tst.w	r2, #64	; 0x40
20004862:	f000 8315 	beq.w	20004e90 <_vfprintf_r+0x1018>
20004866:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004868:	f103 0c04 	add.w	ip, r3, #4
2000486c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004870:	f8b3 a000 	ldrh.w	sl, [r3]
20004874:	46d2      	mov	sl, sl
20004876:	f04f 0b00 	mov.w	fp, #0
2000487a:	e485      	b.n	20004188 <_vfprintf_r+0x310>
2000487c:	9216      	str	r2, [sp, #88]	; 0x58
2000487e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004882:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004884:	f04f 0c01 	mov.w	ip, #1
20004888:	f04f 0000 	mov.w	r0, #0
2000488c:	3104      	adds	r1, #4
2000488e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004892:	6813      	ldr	r3, [r2, #0]
20004894:	3204      	adds	r2, #4
20004896:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000489a:	920b      	str	r2, [sp, #44]	; 0x2c
2000489c:	9113      	str	r1, [sp, #76]	; 0x4c
2000489e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200048a2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200048a6:	e62f      	b.n	20004508 <_vfprintf_r+0x690>
200048a8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200048ac:	9216      	str	r2, [sp, #88]	; 0x58
200048ae:	f01c 0f20 	tst.w	ip, #32
200048b2:	f47f aea3 	bne.w	200045fc <_vfprintf_r+0x784>
200048b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048b8:	f012 0f10 	tst.w	r2, #16
200048bc:	f040 82f1 	bne.w	20004ea2 <_vfprintf_r+0x102a>
200048c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048c2:	f012 0f40 	tst.w	r2, #64	; 0x40
200048c6:	f000 82ec 	beq.w	20004ea2 <_vfprintf_r+0x102a>
200048ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200048cc:	f103 0c04 	add.w	ip, r3, #4
200048d0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200048d4:	f9b3 a000 	ldrsh.w	sl, [r3]
200048d8:	46d2      	mov	sl, sl
200048da:	ea4f 7bea 	mov.w	fp, sl, asr #31
200048de:	e696      	b.n	2000460e <_vfprintf_r+0x796>
200048e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200048e2:	9216      	str	r2, [sp, #88]	; 0x58
200048e4:	f041 0110 	orr.w	r1, r1, #16
200048e8:	910a      	str	r1, [sp, #40]	; 0x28
200048ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200048ec:	f012 0320 	ands.w	r3, r2, #32
200048f0:	f47f af11 	bne.w	20004716 <_vfprintf_r+0x89e>
200048f4:	990a      	ldr	r1, [sp, #40]	; 0x28
200048f6:	f011 0210 	ands.w	r2, r1, #16
200048fa:	f000 8354 	beq.w	20004fa6 <_vfprintf_r+0x112e>
200048fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004900:	f102 0c04 	add.w	ip, r2, #4
20004904:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004908:	6811      	ldr	r1, [r2, #0]
2000490a:	1e0a      	subs	r2, r1, #0
2000490c:	bf18      	it	ne
2000490e:	2201      	movne	r2, #1
20004910:	468a      	mov	sl, r1
20004912:	f04f 0b00 	mov.w	fp, #0
20004916:	e441      	b.n	2000419c <_vfprintf_r+0x324>
20004918:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000491a:	2a65      	cmp	r2, #101	; 0x65
2000491c:	f340 8128 	ble.w	20004b70 <_vfprintf_r+0xcf8>
20004920:	9812      	ldr	r0, [sp, #72]	; 0x48
20004922:	2200      	movs	r2, #0
20004924:	2300      	movs	r3, #0
20004926:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004928:	f004 f802 	bl	20008930 <__aeabi_dcmpeq>
2000492c:	2800      	cmp	r0, #0
2000492e:	f000 81be 	beq.w	20004cae <_vfprintf_r+0xe36>
20004932:	2301      	movs	r3, #1
20004934:	6063      	str	r3, [r4, #4]
20004936:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000493a:	f249 43a8 	movw	r3, #38056	; 0x94a8
2000493e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004942:	6023      	str	r3, [r4, #0]
20004944:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004948:	3201      	adds	r2, #1
2000494a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000494e:	3301      	adds	r3, #1
20004950:	2a07      	cmp	r2, #7
20004952:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004956:	bfd8      	it	le
20004958:	f104 0308 	addle.w	r3, r4, #8
2000495c:	f300 839b 	bgt.w	20005096 <_vfprintf_r+0x121e>
20004960:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004964:	981a      	ldr	r0, [sp, #104]	; 0x68
20004966:	4282      	cmp	r2, r0
20004968:	db04      	blt.n	20004974 <_vfprintf_r+0xafc>
2000496a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000496c:	f011 0f01 	tst.w	r1, #1
20004970:	f43f ad49 	beq.w	20004406 <_vfprintf_r+0x58e>
20004974:	2201      	movs	r2, #1
20004976:	605a      	str	r2, [r3, #4]
20004978:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000497c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004980:	3201      	adds	r2, #1
20004982:	981d      	ldr	r0, [sp, #116]	; 0x74
20004984:	3101      	adds	r1, #1
20004986:	2a07      	cmp	r2, #7
20004988:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000498c:	6018      	str	r0, [r3, #0]
2000498e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004992:	f300 855f 	bgt.w	20005454 <_vfprintf_r+0x15dc>
20004996:	3308      	adds	r3, #8
20004998:	991a      	ldr	r1, [sp, #104]	; 0x68
2000499a:	1e4f      	subs	r7, r1, #1
2000499c:	2f00      	cmp	r7, #0
2000499e:	f77f ad32 	ble.w	20004406 <_vfprintf_r+0x58e>
200049a2:	2f10      	cmp	r7, #16
200049a4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20004edc <_vfprintf_r+0x1064>
200049a8:	f340 82ea 	ble.w	20004f80 <_vfprintf_r+0x1108>
200049ac:	4642      	mov	r2, r8
200049ae:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200049b2:	46a8      	mov	r8, r5
200049b4:	2410      	movs	r4, #16
200049b6:	f10a 0a0c 	add.w	sl, sl, #12
200049ba:	4615      	mov	r5, r2
200049bc:	e003      	b.n	200049c6 <_vfprintf_r+0xb4e>
200049be:	3f10      	subs	r7, #16
200049c0:	2f10      	cmp	r7, #16
200049c2:	f340 82da 	ble.w	20004f7a <_vfprintf_r+0x1102>
200049c6:	605c      	str	r4, [r3, #4]
200049c8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200049cc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200049d0:	3201      	adds	r2, #1
200049d2:	601d      	str	r5, [r3, #0]
200049d4:	3110      	adds	r1, #16
200049d6:	2a07      	cmp	r2, #7
200049d8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200049dc:	f103 0308 	add.w	r3, r3, #8
200049e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200049e4:	ddeb      	ble.n	200049be <_vfprintf_r+0xb46>
200049e6:	4648      	mov	r0, r9
200049e8:	4631      	mov	r1, r6
200049ea:	4652      	mov	r2, sl
200049ec:	f7ff fa36 	bl	20003e5c <__sprint_r>
200049f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200049f4:	3304      	adds	r3, #4
200049f6:	2800      	cmp	r0, #0
200049f8:	d0e1      	beq.n	200049be <_vfprintf_r+0xb46>
200049fa:	f7ff bb5d 	b.w	200040b8 <_vfprintf_r+0x240>
200049fe:	b97b      	cbnz	r3, 20004a20 <_vfprintf_r+0xba8>
20004a00:	990a      	ldr	r1, [sp, #40]	; 0x28
20004a02:	f011 0f01 	tst.w	r1, #1
20004a06:	d00b      	beq.n	20004a20 <_vfprintf_r+0xba8>
20004a08:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004a0c:	2330      	movs	r3, #48	; 0x30
20004a0e:	3204      	adds	r2, #4
20004a10:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004a14:	3227      	adds	r2, #39	; 0x27
20004a16:	2301      	movs	r3, #1
20004a18:	9213      	str	r2, [sp, #76]	; 0x4c
20004a1a:	9310      	str	r3, [sp, #64]	; 0x40
20004a1c:	f7ff bbf3 	b.w	20004206 <_vfprintf_r+0x38e>
20004a20:	9818      	ldr	r0, [sp, #96]	; 0x60
20004a22:	2100      	movs	r1, #0
20004a24:	9110      	str	r1, [sp, #64]	; 0x40
20004a26:	9013      	str	r0, [sp, #76]	; 0x4c
20004a28:	f7ff bbed 	b.w	20004206 <_vfprintf_r+0x38e>
20004a2c:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004a2e:	990c      	ldr	r1, [sp, #48]	; 0x30
20004a30:	1a47      	subs	r7, r0, r1
20004a32:	2f00      	cmp	r7, #0
20004a34:	f77f ac84 	ble.w	20004340 <_vfprintf_r+0x4c8>
20004a38:	2f10      	cmp	r7, #16
20004a3a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20004edc <_vfprintf_r+0x1064>
20004a3e:	dd2e      	ble.n	20004a9e <_vfprintf_r+0xc26>
20004a40:	4643      	mov	r3, r8
20004a42:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004a46:	46a8      	mov	r8, r5
20004a48:	f04f 0a10 	mov.w	sl, #16
20004a4c:	f10b 0b0c 	add.w	fp, fp, #12
20004a50:	461d      	mov	r5, r3
20004a52:	e002      	b.n	20004a5a <_vfprintf_r+0xbe2>
20004a54:	3f10      	subs	r7, #16
20004a56:	2f10      	cmp	r7, #16
20004a58:	dd1e      	ble.n	20004a98 <_vfprintf_r+0xc20>
20004a5a:	f8c4 a004 	str.w	sl, [r4, #4]
20004a5e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004a62:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004a66:	3301      	adds	r3, #1
20004a68:	6025      	str	r5, [r4, #0]
20004a6a:	3210      	adds	r2, #16
20004a6c:	2b07      	cmp	r3, #7
20004a6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004a72:	f104 0408 	add.w	r4, r4, #8
20004a76:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004a7a:	ddeb      	ble.n	20004a54 <_vfprintf_r+0xbdc>
20004a7c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004a80:	4648      	mov	r0, r9
20004a82:	4631      	mov	r1, r6
20004a84:	465a      	mov	r2, fp
20004a86:	3404      	adds	r4, #4
20004a88:	f7ff f9e8 	bl	20003e5c <__sprint_r>
20004a8c:	2800      	cmp	r0, #0
20004a8e:	f47f ab13 	bne.w	200040b8 <_vfprintf_r+0x240>
20004a92:	3f10      	subs	r7, #16
20004a94:	2f10      	cmp	r7, #16
20004a96:	dce0      	bgt.n	20004a5a <_vfprintf_r+0xbe2>
20004a98:	462b      	mov	r3, r5
20004a9a:	4645      	mov	r5, r8
20004a9c:	4698      	mov	r8, r3
20004a9e:	6067      	str	r7, [r4, #4]
20004aa0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004aa4:	f8c4 8000 	str.w	r8, [r4]
20004aa8:	1c5a      	adds	r2, r3, #1
20004aaa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004aae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ab2:	19db      	adds	r3, r3, r7
20004ab4:	2a07      	cmp	r2, #7
20004ab6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004aba:	f300 823a 	bgt.w	20004f32 <_vfprintf_r+0x10ba>
20004abe:	3408      	adds	r4, #8
20004ac0:	e43e      	b.n	20004340 <_vfprintf_r+0x4c8>
20004ac2:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004ac4:	6063      	str	r3, [r4, #4]
20004ac6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004aca:	6021      	str	r1, [r4, #0]
20004acc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ad0:	3201      	adds	r2, #1
20004ad2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ad6:	18cb      	adds	r3, r1, r3
20004ad8:	2a07      	cmp	r2, #7
20004ada:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004ade:	f300 8549 	bgt.w	20005574 <_vfprintf_r+0x16fc>
20004ae2:	3408      	adds	r4, #8
20004ae4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004ae6:	2301      	movs	r3, #1
20004ae8:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004aec:	6063      	str	r3, [r4, #4]
20004aee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004af2:	6022      	str	r2, [r4, #0]
20004af4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004af8:	3301      	adds	r3, #1
20004afa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004afe:	3201      	adds	r2, #1
20004b00:	2b07      	cmp	r3, #7
20004b02:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b06:	bfd8      	it	le
20004b08:	f104 0308 	addle.w	r3, r4, #8
20004b0c:	f300 8523 	bgt.w	20005556 <_vfprintf_r+0x16de>
20004b10:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b12:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004b16:	19c7      	adds	r7, r0, r7
20004b18:	981a      	ldr	r0, [sp, #104]	; 0x68
20004b1a:	601f      	str	r7, [r3, #0]
20004b1c:	1a81      	subs	r1, r0, r2
20004b1e:	6059      	str	r1, [r3, #4]
20004b20:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004b24:	1a8a      	subs	r2, r1, r2
20004b26:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004b2a:	1812      	adds	r2, r2, r0
20004b2c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b30:	3101      	adds	r1, #1
20004b32:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004b36:	2907      	cmp	r1, #7
20004b38:	f340 8232 	ble.w	20004fa0 <_vfprintf_r+0x1128>
20004b3c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b40:	4648      	mov	r0, r9
20004b42:	4631      	mov	r1, r6
20004b44:	320c      	adds	r2, #12
20004b46:	f7ff f989 	bl	20003e5c <__sprint_r>
20004b4a:	2800      	cmp	r0, #0
20004b4c:	f47f aab4 	bne.w	200040b8 <_vfprintf_r+0x240>
20004b50:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004b54:	3304      	adds	r3, #4
20004b56:	e456      	b.n	20004406 <_vfprintf_r+0x58e>
20004b58:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004b5c:	4648      	mov	r0, r9
20004b5e:	4631      	mov	r1, r6
20004b60:	320c      	adds	r2, #12
20004b62:	f7ff f97b 	bl	20003e5c <__sprint_r>
20004b66:	2800      	cmp	r0, #0
20004b68:	f43f acb4 	beq.w	200044d4 <_vfprintf_r+0x65c>
20004b6c:	f7ff baa4 	b.w	200040b8 <_vfprintf_r+0x240>
20004b70:	991a      	ldr	r1, [sp, #104]	; 0x68
20004b72:	2901      	cmp	r1, #1
20004b74:	dd4c      	ble.n	20004c10 <_vfprintf_r+0xd98>
20004b76:	2301      	movs	r3, #1
20004b78:	6063      	str	r3, [r4, #4]
20004b7a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b7e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b82:	3301      	adds	r3, #1
20004b84:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b86:	3201      	adds	r2, #1
20004b88:	2b07      	cmp	r3, #7
20004b8a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004b8e:	6020      	str	r0, [r4, #0]
20004b90:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b94:	f300 81b2 	bgt.w	20004efc <_vfprintf_r+0x1084>
20004b98:	3408      	adds	r4, #8
20004b9a:	2301      	movs	r3, #1
20004b9c:	6063      	str	r3, [r4, #4]
20004b9e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ba2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ba6:	3301      	adds	r3, #1
20004ba8:	991d      	ldr	r1, [sp, #116]	; 0x74
20004baa:	3201      	adds	r2, #1
20004bac:	2b07      	cmp	r3, #7
20004bae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004bb2:	6021      	str	r1, [r4, #0]
20004bb4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bb8:	f300 8192 	bgt.w	20004ee0 <_vfprintf_r+0x1068>
20004bbc:	3408      	adds	r4, #8
20004bbe:	9812      	ldr	r0, [sp, #72]	; 0x48
20004bc0:	2200      	movs	r2, #0
20004bc2:	2300      	movs	r3, #0
20004bc4:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004bc6:	f003 feb3 	bl	20008930 <__aeabi_dcmpeq>
20004bca:	2800      	cmp	r0, #0
20004bcc:	f040 811d 	bne.w	20004e0a <_vfprintf_r+0xf92>
20004bd0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004bd2:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004bd4:	1e5a      	subs	r2, r3, #1
20004bd6:	6062      	str	r2, [r4, #4]
20004bd8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004bdc:	1c41      	adds	r1, r0, #1
20004bde:	6021      	str	r1, [r4, #0]
20004be0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004be4:	3301      	adds	r3, #1
20004be6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004bea:	188a      	adds	r2, r1, r2
20004bec:	2b07      	cmp	r3, #7
20004bee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004bf2:	dc21      	bgt.n	20004c38 <_vfprintf_r+0xdc0>
20004bf4:	3408      	adds	r4, #8
20004bf6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004bf8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004bfc:	981c      	ldr	r0, [sp, #112]	; 0x70
20004bfe:	6022      	str	r2, [r4, #0]
20004c00:	6063      	str	r3, [r4, #4]
20004c02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c06:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c0a:	3301      	adds	r3, #1
20004c0c:	f7ff bbf0 	b.w	200043f0 <_vfprintf_r+0x578>
20004c10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c12:	f012 0f01 	tst.w	r2, #1
20004c16:	d1ae      	bne.n	20004b76 <_vfprintf_r+0xcfe>
20004c18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004c1a:	2301      	movs	r3, #1
20004c1c:	6063      	str	r3, [r4, #4]
20004c1e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004c22:	6022      	str	r2, [r4, #0]
20004c24:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004c28:	3301      	adds	r3, #1
20004c2a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004c2e:	3201      	adds	r2, #1
20004c30:	2b07      	cmp	r3, #7
20004c32:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004c36:	dddd      	ble.n	20004bf4 <_vfprintf_r+0xd7c>
20004c38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c3c:	4648      	mov	r0, r9
20004c3e:	4631      	mov	r1, r6
20004c40:	320c      	adds	r2, #12
20004c42:	f7ff f90b 	bl	20003e5c <__sprint_r>
20004c46:	2800      	cmp	r0, #0
20004c48:	f47f aa36 	bne.w	200040b8 <_vfprintf_r+0x240>
20004c4c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c50:	3404      	adds	r4, #4
20004c52:	e7d0      	b.n	20004bf6 <_vfprintf_r+0xd7e>
20004c54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c58:	4648      	mov	r0, r9
20004c5a:	4631      	mov	r1, r6
20004c5c:	320c      	adds	r2, #12
20004c5e:	f7ff f8fd 	bl	20003e5c <__sprint_r>
20004c62:	2800      	cmp	r0, #0
20004c64:	f47f aa28 	bne.w	200040b8 <_vfprintf_r+0x240>
20004c68:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c6c:	3404      	adds	r4, #4
20004c6e:	f7ff bbb0 	b.w	200043d2 <_vfprintf_r+0x55a>
20004c72:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c76:	4648      	mov	r0, r9
20004c78:	4631      	mov	r1, r6
20004c7a:	320c      	adds	r2, #12
20004c7c:	f7ff f8ee 	bl	20003e5c <__sprint_r>
20004c80:	2800      	cmp	r0, #0
20004c82:	f47f aa19 	bne.w	200040b8 <_vfprintf_r+0x240>
20004c86:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004c8a:	3404      	adds	r4, #4
20004c8c:	f7ff bb3c 	b.w	20004308 <_vfprintf_r+0x490>
20004c90:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c94:	4648      	mov	r0, r9
20004c96:	4631      	mov	r1, r6
20004c98:	320c      	adds	r2, #12
20004c9a:	f7ff f8df 	bl	20003e5c <__sprint_r>
20004c9e:	2800      	cmp	r0, #0
20004ca0:	f47f aa0a 	bne.w	200040b8 <_vfprintf_r+0x240>
20004ca4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ca8:	3404      	adds	r4, #4
20004caa:	f7ff bb43 	b.w	20004334 <_vfprintf_r+0x4bc>
20004cae:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004cb2:	2b00      	cmp	r3, #0
20004cb4:	f340 81fd 	ble.w	200050b2 <_vfprintf_r+0x123a>
20004cb8:	991a      	ldr	r1, [sp, #104]	; 0x68
20004cba:	428b      	cmp	r3, r1
20004cbc:	f6ff af01 	blt.w	20004ac2 <_vfprintf_r+0xc4a>
20004cc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004cc2:	6061      	str	r1, [r4, #4]
20004cc4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004cc8:	6022      	str	r2, [r4, #0]
20004cca:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004cce:	3301      	adds	r3, #1
20004cd0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cd4:	1852      	adds	r2, r2, r1
20004cd6:	2b07      	cmp	r3, #7
20004cd8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004cdc:	bfd8      	it	le
20004cde:	f104 0308 	addle.w	r3, r4, #8
20004ce2:	f300 8429 	bgt.w	20005538 <_vfprintf_r+0x16c0>
20004ce6:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20004cea:	981a      	ldr	r0, [sp, #104]	; 0x68
20004cec:	1a24      	subs	r4, r4, r0
20004cee:	2c00      	cmp	r4, #0
20004cf0:	f340 81b3 	ble.w	2000505a <_vfprintf_r+0x11e2>
20004cf4:	2c10      	cmp	r4, #16
20004cf6:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20004edc <_vfprintf_r+0x1064>
20004cfa:	f340 819d 	ble.w	20005038 <_vfprintf_r+0x11c0>
20004cfe:	4642      	mov	r2, r8
20004d00:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004d04:	46a8      	mov	r8, r5
20004d06:	2710      	movs	r7, #16
20004d08:	f10a 0a0c 	add.w	sl, sl, #12
20004d0c:	4615      	mov	r5, r2
20004d0e:	e003      	b.n	20004d18 <_vfprintf_r+0xea0>
20004d10:	3c10      	subs	r4, #16
20004d12:	2c10      	cmp	r4, #16
20004d14:	f340 818d 	ble.w	20005032 <_vfprintf_r+0x11ba>
20004d18:	605f      	str	r7, [r3, #4]
20004d1a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d1e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d22:	3201      	adds	r2, #1
20004d24:	601d      	str	r5, [r3, #0]
20004d26:	3110      	adds	r1, #16
20004d28:	2a07      	cmp	r2, #7
20004d2a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d2e:	f103 0308 	add.w	r3, r3, #8
20004d32:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d36:	ddeb      	ble.n	20004d10 <_vfprintf_r+0xe98>
20004d38:	4648      	mov	r0, r9
20004d3a:	4631      	mov	r1, r6
20004d3c:	4652      	mov	r2, sl
20004d3e:	f7ff f88d 	bl	20003e5c <__sprint_r>
20004d42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004d46:	3304      	adds	r3, #4
20004d48:	2800      	cmp	r0, #0
20004d4a:	d0e1      	beq.n	20004d10 <_vfprintf_r+0xe98>
20004d4c:	f7ff b9b4 	b.w	200040b8 <_vfprintf_r+0x240>
20004d50:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004d52:	9819      	ldr	r0, [sp, #100]	; 0x64
20004d54:	4613      	mov	r3, r2
20004d56:	9213      	str	r2, [sp, #76]	; 0x4c
20004d58:	f00a 020f 	and.w	r2, sl, #15
20004d5c:	ea4f 111a 	mov.w	r1, sl, lsr #4
20004d60:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20004d64:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20004d68:	5c82      	ldrb	r2, [r0, r2]
20004d6a:	468a      	mov	sl, r1
20004d6c:	46e3      	mov	fp, ip
20004d6e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004d72:	f803 2d01 	strb.w	r2, [r3, #-1]!
20004d76:	d1ef      	bne.n	20004d58 <_vfprintf_r+0xee0>
20004d78:	9818      	ldr	r0, [sp, #96]	; 0x60
20004d7a:	9313      	str	r3, [sp, #76]	; 0x4c
20004d7c:	1ac0      	subs	r0, r0, r3
20004d7e:	9010      	str	r0, [sp, #64]	; 0x40
20004d80:	f7ff ba41 	b.w	20004206 <_vfprintf_r+0x38e>
20004d84:	2209      	movs	r2, #9
20004d86:	2300      	movs	r3, #0
20004d88:	4552      	cmp	r2, sl
20004d8a:	eb73 000b 	sbcs.w	r0, r3, fp
20004d8e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20004d92:	d21f      	bcs.n	20004dd4 <_vfprintf_r+0xf5c>
20004d94:	4623      	mov	r3, r4
20004d96:	4644      	mov	r4, r8
20004d98:	46b8      	mov	r8, r7
20004d9a:	461f      	mov	r7, r3
20004d9c:	4650      	mov	r0, sl
20004d9e:	4659      	mov	r1, fp
20004da0:	220a      	movs	r2, #10
20004da2:	2300      	movs	r3, #0
20004da4:	f003 fe1e 	bl	200089e4 <__aeabi_uldivmod>
20004da8:	2300      	movs	r3, #0
20004daa:	4650      	mov	r0, sl
20004dac:	4659      	mov	r1, fp
20004dae:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20004db2:	220a      	movs	r2, #10
20004db4:	f804 cd01 	strb.w	ip, [r4, #-1]!
20004db8:	f003 fe14 	bl	200089e4 <__aeabi_uldivmod>
20004dbc:	2209      	movs	r2, #9
20004dbe:	2300      	movs	r3, #0
20004dc0:	4682      	mov	sl, r0
20004dc2:	468b      	mov	fp, r1
20004dc4:	4552      	cmp	r2, sl
20004dc6:	eb73 030b 	sbcs.w	r3, r3, fp
20004dca:	d3e7      	bcc.n	20004d9c <_vfprintf_r+0xf24>
20004dcc:	463b      	mov	r3, r7
20004dce:	4647      	mov	r7, r8
20004dd0:	46a0      	mov	r8, r4
20004dd2:	461c      	mov	r4, r3
20004dd4:	f108 30ff 	add.w	r0, r8, #4294967295
20004dd8:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20004ddc:	9013      	str	r0, [sp, #76]	; 0x4c
20004dde:	f808 ac01 	strb.w	sl, [r8, #-1]
20004de2:	9918      	ldr	r1, [sp, #96]	; 0x60
20004de4:	1a09      	subs	r1, r1, r0
20004de6:	9110      	str	r1, [sp, #64]	; 0x40
20004de8:	f7ff ba0d 	b.w	20004206 <_vfprintf_r+0x38e>
20004dec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004df0:	4648      	mov	r0, r9
20004df2:	4631      	mov	r1, r6
20004df4:	320c      	adds	r2, #12
20004df6:	f7ff f831 	bl	20003e5c <__sprint_r>
20004dfa:	2800      	cmp	r0, #0
20004dfc:	f47f a95c 	bne.w	200040b8 <_vfprintf_r+0x240>
20004e00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e04:	3404      	adds	r4, #4
20004e06:	f7ff ba68 	b.w	200042da <_vfprintf_r+0x462>
20004e0a:	991a      	ldr	r1, [sp, #104]	; 0x68
20004e0c:	1e4f      	subs	r7, r1, #1
20004e0e:	2f00      	cmp	r7, #0
20004e10:	f77f aef1 	ble.w	20004bf6 <_vfprintf_r+0xd7e>
20004e14:	2f10      	cmp	r7, #16
20004e16:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20004edc <_vfprintf_r+0x1064>
20004e1a:	dd4e      	ble.n	20004eba <_vfprintf_r+0x1042>
20004e1c:	4643      	mov	r3, r8
20004e1e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004e22:	46a8      	mov	r8, r5
20004e24:	f04f 0a10 	mov.w	sl, #16
20004e28:	f10b 0b0c 	add.w	fp, fp, #12
20004e2c:	461d      	mov	r5, r3
20004e2e:	e002      	b.n	20004e36 <_vfprintf_r+0xfbe>
20004e30:	3f10      	subs	r7, #16
20004e32:	2f10      	cmp	r7, #16
20004e34:	dd3e      	ble.n	20004eb4 <_vfprintf_r+0x103c>
20004e36:	f8c4 a004 	str.w	sl, [r4, #4]
20004e3a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e3e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e42:	3301      	adds	r3, #1
20004e44:	6025      	str	r5, [r4, #0]
20004e46:	3210      	adds	r2, #16
20004e48:	2b07      	cmp	r3, #7
20004e4a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e4e:	f104 0408 	add.w	r4, r4, #8
20004e52:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e56:	ddeb      	ble.n	20004e30 <_vfprintf_r+0xfb8>
20004e58:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004e5c:	4648      	mov	r0, r9
20004e5e:	4631      	mov	r1, r6
20004e60:	465a      	mov	r2, fp
20004e62:	3404      	adds	r4, #4
20004e64:	f7fe fffa 	bl	20003e5c <__sprint_r>
20004e68:	2800      	cmp	r0, #0
20004e6a:	d0e1      	beq.n	20004e30 <_vfprintf_r+0xfb8>
20004e6c:	f7ff b924 	b.w	200040b8 <_vfprintf_r+0x240>
20004e70:	9816      	ldr	r0, [sp, #88]	; 0x58
20004e72:	2130      	movs	r1, #48	; 0x30
20004e74:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004e78:	2201      	movs	r2, #1
20004e7a:	2302      	movs	r3, #2
20004e7c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004e80:	f04c 0c02 	orr.w	ip, ip, #2
20004e84:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20004e88:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004e8c:	f7ff b986 	b.w	2000419c <_vfprintf_r+0x324>
20004e90:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e92:	1d01      	adds	r1, r0, #4
20004e94:	6803      	ldr	r3, [r0, #0]
20004e96:	910b      	str	r1, [sp, #44]	; 0x2c
20004e98:	469a      	mov	sl, r3
20004e9a:	f04f 0b00 	mov.w	fp, #0
20004e9e:	f7ff b973 	b.w	20004188 <_vfprintf_r+0x310>
20004ea2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004ea4:	1d01      	adds	r1, r0, #4
20004ea6:	6803      	ldr	r3, [r0, #0]
20004ea8:	910b      	str	r1, [sp, #44]	; 0x2c
20004eaa:	469a      	mov	sl, r3
20004eac:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004eb0:	f7ff bbad 	b.w	2000460e <_vfprintf_r+0x796>
20004eb4:	462b      	mov	r3, r5
20004eb6:	4645      	mov	r5, r8
20004eb8:	4698      	mov	r8, r3
20004eba:	6067      	str	r7, [r4, #4]
20004ebc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ec0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ec4:	3301      	adds	r3, #1
20004ec6:	f8c4 8000 	str.w	r8, [r4]
20004eca:	19d2      	adds	r2, r2, r7
20004ecc:	2b07      	cmp	r3, #7
20004ece:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ed2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ed6:	f77f ae8d 	ble.w	20004bf4 <_vfprintf_r+0xd7c>
20004eda:	e6ad      	b.n	20004c38 <_vfprintf_r+0xdc0>
20004edc:	20009458 	.word	0x20009458
20004ee0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ee4:	4648      	mov	r0, r9
20004ee6:	4631      	mov	r1, r6
20004ee8:	320c      	adds	r2, #12
20004eea:	f7fe ffb7 	bl	20003e5c <__sprint_r>
20004eee:	2800      	cmp	r0, #0
20004ef0:	f47f a8e2 	bne.w	200040b8 <_vfprintf_r+0x240>
20004ef4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ef8:	3404      	adds	r4, #4
20004efa:	e660      	b.n	20004bbe <_vfprintf_r+0xd46>
20004efc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f00:	4648      	mov	r0, r9
20004f02:	4631      	mov	r1, r6
20004f04:	320c      	adds	r2, #12
20004f06:	f7fe ffa9 	bl	20003e5c <__sprint_r>
20004f0a:	2800      	cmp	r0, #0
20004f0c:	f47f a8d4 	bne.w	200040b8 <_vfprintf_r+0x240>
20004f10:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f14:	3404      	adds	r4, #4
20004f16:	e640      	b.n	20004b9a <_vfprintf_r+0xd22>
20004f18:	2830      	cmp	r0, #48	; 0x30
20004f1a:	f000 82ec 	beq.w	200054f6 <_vfprintf_r+0x167e>
20004f1e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f20:	2330      	movs	r3, #48	; 0x30
20004f22:	f800 3d01 	strb.w	r3, [r0, #-1]!
20004f26:	9918      	ldr	r1, [sp, #96]	; 0x60
20004f28:	9013      	str	r0, [sp, #76]	; 0x4c
20004f2a:	1a09      	subs	r1, r1, r0
20004f2c:	9110      	str	r1, [sp, #64]	; 0x40
20004f2e:	f7ff b96a 	b.w	20004206 <_vfprintf_r+0x38e>
20004f32:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004f36:	4648      	mov	r0, r9
20004f38:	4631      	mov	r1, r6
20004f3a:	320c      	adds	r2, #12
20004f3c:	f7fe ff8e 	bl	20003e5c <__sprint_r>
20004f40:	2800      	cmp	r0, #0
20004f42:	f47f a8b9 	bne.w	200040b8 <_vfprintf_r+0x240>
20004f46:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f4a:	3404      	adds	r4, #4
20004f4c:	f7ff b9f8 	b.w	20004340 <_vfprintf_r+0x4c8>
20004f50:	f1da 0a00 	rsbs	sl, sl, #0
20004f54:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20004f58:	232d      	movs	r3, #45	; 0x2d
20004f5a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20004f5e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004f62:	bf0c      	ite	eq
20004f64:	2200      	moveq	r2, #0
20004f66:	2201      	movne	r2, #1
20004f68:	2301      	movs	r3, #1
20004f6a:	f7ff b91b 	b.w	200041a4 <_vfprintf_r+0x32c>
20004f6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004f70:	462b      	mov	r3, r5
20004f72:	782a      	ldrb	r2, [r5, #0]
20004f74:	910b      	str	r1, [sp, #44]	; 0x2c
20004f76:	f7ff b82a 	b.w	20003fce <_vfprintf_r+0x156>
20004f7a:	462a      	mov	r2, r5
20004f7c:	4645      	mov	r5, r8
20004f7e:	4690      	mov	r8, r2
20004f80:	605f      	str	r7, [r3, #4]
20004f82:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004f86:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f8a:	3201      	adds	r2, #1
20004f8c:	f8c3 8000 	str.w	r8, [r3]
20004f90:	19c9      	adds	r1, r1, r7
20004f92:	2a07      	cmp	r2, #7
20004f94:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004f98:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004f9c:	f73f adce 	bgt.w	20004b3c <_vfprintf_r+0xcc4>
20004fa0:	3308      	adds	r3, #8
20004fa2:	f7ff ba30 	b.w	20004406 <_vfprintf_r+0x58e>
20004fa6:	980a      	ldr	r0, [sp, #40]	; 0x28
20004fa8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20004fac:	f000 81ed 	beq.w	2000538a <_vfprintf_r+0x1512>
20004fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004fb2:	4613      	mov	r3, r2
20004fb4:	1d0a      	adds	r2, r1, #4
20004fb6:	920b      	str	r2, [sp, #44]	; 0x2c
20004fb8:	f8b1 a000 	ldrh.w	sl, [r1]
20004fbc:	f1ba 0200 	subs.w	r2, sl, #0
20004fc0:	bf18      	it	ne
20004fc2:	2201      	movne	r2, #1
20004fc4:	46d2      	mov	sl, sl
20004fc6:	f04f 0b00 	mov.w	fp, #0
20004fca:	f7ff b8e7 	b.w	2000419c <_vfprintf_r+0x324>
20004fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004fd0:	f013 0f40 	tst.w	r3, #64	; 0x40
20004fd4:	f000 81cc 	beq.w	20005370 <_vfprintf_r+0x14f8>
20004fd8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004fda:	2301      	movs	r3, #1
20004fdc:	1d01      	adds	r1, r0, #4
20004fde:	910b      	str	r1, [sp, #44]	; 0x2c
20004fe0:	f8b0 a000 	ldrh.w	sl, [r0]
20004fe4:	f1ba 0200 	subs.w	r2, sl, #0
20004fe8:	bf18      	it	ne
20004fea:	2201      	movne	r2, #1
20004fec:	46d2      	mov	sl, sl
20004fee:	f04f 0b00 	mov.w	fp, #0
20004ff2:	f7ff b8d3 	b.w	2000419c <_vfprintf_r+0x324>
20004ff6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004ff8:	f013 0f10 	tst.w	r3, #16
20004ffc:	f000 81a4 	beq.w	20005348 <_vfprintf_r+0x14d0>
20005000:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005002:	9911      	ldr	r1, [sp, #68]	; 0x44
20005004:	f100 0a04 	add.w	sl, r0, #4
20005008:	6803      	ldr	r3, [r0, #0]
2000500a:	6019      	str	r1, [r3, #0]
2000500c:	f7fe bf9c 	b.w	20003f48 <_vfprintf_r+0xd0>
20005010:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005012:	1dc3      	adds	r3, r0, #7
20005014:	f023 0307 	bic.w	r3, r3, #7
20005018:	f103 0108 	add.w	r1, r3, #8
2000501c:	910b      	str	r1, [sp, #44]	; 0x2c
2000501e:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005022:	f8d3 a000 	ldr.w	sl, [r3]
20005026:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000502a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000502e:	f7ff bb11 	b.w	20004654 <_vfprintf_r+0x7dc>
20005032:	462a      	mov	r2, r5
20005034:	4645      	mov	r5, r8
20005036:	4690      	mov	r8, r2
20005038:	605c      	str	r4, [r3, #4]
2000503a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000503e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005042:	3201      	adds	r2, #1
20005044:	f8c3 8000 	str.w	r8, [r3]
20005048:	1909      	adds	r1, r1, r4
2000504a:	2a07      	cmp	r2, #7
2000504c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005050:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005054:	f300 82ea 	bgt.w	2000562c <_vfprintf_r+0x17b4>
20005058:	3308      	adds	r3, #8
2000505a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000505c:	f011 0f01 	tst.w	r1, #1
20005060:	f43f a9d1 	beq.w	20004406 <_vfprintf_r+0x58e>
20005064:	2201      	movs	r2, #1
20005066:	605a      	str	r2, [r3, #4]
20005068:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000506c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005070:	3201      	adds	r2, #1
20005072:	981d      	ldr	r0, [sp, #116]	; 0x74
20005074:	3101      	adds	r1, #1
20005076:	2a07      	cmp	r2, #7
20005078:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000507c:	6018      	str	r0, [r3, #0]
2000507e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005082:	f73f ad5b 	bgt.w	20004b3c <_vfprintf_r+0xcc4>
20005086:	3308      	adds	r3, #8
20005088:	f7ff b9bd 	b.w	20004406 <_vfprintf_r+0x58e>
2000508c:	232d      	movs	r3, #45	; 0x2d
2000508e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005092:	f7ff baf2 	b.w	2000467a <_vfprintf_r+0x802>
20005096:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000509a:	4648      	mov	r0, r9
2000509c:	4631      	mov	r1, r6
2000509e:	320c      	adds	r2, #12
200050a0:	f7fe fedc 	bl	20003e5c <__sprint_r>
200050a4:	2800      	cmp	r0, #0
200050a6:	f47f a807 	bne.w	200040b8 <_vfprintf_r+0x240>
200050aa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200050ae:	3304      	adds	r3, #4
200050b0:	e456      	b.n	20004960 <_vfprintf_r+0xae8>
200050b2:	2301      	movs	r3, #1
200050b4:	6063      	str	r3, [r4, #4]
200050b6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050ba:	f249 43a8 	movw	r3, #38056	; 0x94a8
200050be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050c2:	6023      	str	r3, [r4, #0]
200050c4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050c8:	3201      	adds	r2, #1
200050ca:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050ce:	3301      	adds	r3, #1
200050d0:	2a07      	cmp	r2, #7
200050d2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050d6:	bfd8      	it	le
200050d8:	f104 0308 	addle.w	r3, r4, #8
200050dc:	f300 8187 	bgt.w	200053ee <_vfprintf_r+0x1576>
200050e0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200050e4:	b93a      	cbnz	r2, 200050f6 <_vfprintf_r+0x127e>
200050e6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200050e8:	b92a      	cbnz	r2, 200050f6 <_vfprintf_r+0x127e>
200050ea:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200050ee:	f01c 0f01 	tst.w	ip, #1
200050f2:	f43f a988 	beq.w	20004406 <_vfprintf_r+0x58e>
200050f6:	2201      	movs	r2, #1
200050f8:	605a      	str	r2, [r3, #4]
200050fa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200050fe:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005102:	3201      	adds	r2, #1
20005104:	981d      	ldr	r0, [sp, #116]	; 0x74
20005106:	3101      	adds	r1, #1
20005108:	2a07      	cmp	r2, #7
2000510a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000510e:	6018      	str	r0, [r3, #0]
20005110:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005114:	f300 8179 	bgt.w	2000540a <_vfprintf_r+0x1592>
20005118:	3308      	adds	r3, #8
2000511a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000511e:	427f      	negs	r7, r7
20005120:	2f00      	cmp	r7, #0
20005122:	f340 81b3 	ble.w	2000548c <_vfprintf_r+0x1614>
20005126:	2f10      	cmp	r7, #16
20005128:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 2000577c <_vfprintf_r+0x1904>
2000512c:	f340 81d2 	ble.w	200054d4 <_vfprintf_r+0x165c>
20005130:	4642      	mov	r2, r8
20005132:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005136:	46a8      	mov	r8, r5
20005138:	2410      	movs	r4, #16
2000513a:	f10a 0a0c 	add.w	sl, sl, #12
2000513e:	4615      	mov	r5, r2
20005140:	e003      	b.n	2000514a <_vfprintf_r+0x12d2>
20005142:	3f10      	subs	r7, #16
20005144:	2f10      	cmp	r7, #16
20005146:	f340 81c2 	ble.w	200054ce <_vfprintf_r+0x1656>
2000514a:	605c      	str	r4, [r3, #4]
2000514c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005150:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005154:	3201      	adds	r2, #1
20005156:	601d      	str	r5, [r3, #0]
20005158:	3110      	adds	r1, #16
2000515a:	2a07      	cmp	r2, #7
2000515c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005160:	f103 0308 	add.w	r3, r3, #8
20005164:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005168:	ddeb      	ble.n	20005142 <_vfprintf_r+0x12ca>
2000516a:	4648      	mov	r0, r9
2000516c:	4631      	mov	r1, r6
2000516e:	4652      	mov	r2, sl
20005170:	f7fe fe74 	bl	20003e5c <__sprint_r>
20005174:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005178:	3304      	adds	r3, #4
2000517a:	2800      	cmp	r0, #0
2000517c:	d0e1      	beq.n	20005142 <_vfprintf_r+0x12ca>
2000517e:	f7fe bf9b 	b.w	200040b8 <_vfprintf_r+0x240>
20005182:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005184:	1c6b      	adds	r3, r5, #1
20005186:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005188:	f042 0220 	orr.w	r2, r2, #32
2000518c:	920a      	str	r2, [sp, #40]	; 0x28
2000518e:	786a      	ldrb	r2, [r5, #1]
20005190:	910b      	str	r1, [sp, #44]	; 0x2c
20005192:	f7fe bf1c 	b.w	20003fce <_vfprintf_r+0x156>
20005196:	4650      	mov	r0, sl
20005198:	4641      	mov	r1, r8
2000519a:	f002 fff1 	bl	20008180 <__isnand>
2000519e:	2800      	cmp	r0, #0
200051a0:	f040 80ff 	bne.w	200053a2 <_vfprintf_r+0x152a>
200051a4:	f1b7 3fff 	cmp.w	r7, #4294967295
200051a8:	f000 8251 	beq.w	2000564e <_vfprintf_r+0x17d6>
200051ac:	9816      	ldr	r0, [sp, #88]	; 0x58
200051ae:	2867      	cmp	r0, #103	; 0x67
200051b0:	bf14      	ite	ne
200051b2:	2300      	movne	r3, #0
200051b4:	2301      	moveq	r3, #1
200051b6:	2847      	cmp	r0, #71	; 0x47
200051b8:	bf08      	it	eq
200051ba:	f043 0301 	orreq.w	r3, r3, #1
200051be:	b113      	cbz	r3, 200051c6 <_vfprintf_r+0x134e>
200051c0:	2f00      	cmp	r7, #0
200051c2:	bf08      	it	eq
200051c4:	2701      	moveq	r7, #1
200051c6:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200051ca:	4643      	mov	r3, r8
200051cc:	4652      	mov	r2, sl
200051ce:	990a      	ldr	r1, [sp, #40]	; 0x28
200051d0:	e9c0 2300 	strd	r2, r3, [r0]
200051d4:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200051d8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200051dc:	910a      	str	r1, [sp, #40]	; 0x28
200051de:	2b00      	cmp	r3, #0
200051e0:	f2c0 8264 	blt.w	200056ac <_vfprintf_r+0x1834>
200051e4:	2100      	movs	r1, #0
200051e6:	9117      	str	r1, [sp, #92]	; 0x5c
200051e8:	9816      	ldr	r0, [sp, #88]	; 0x58
200051ea:	2866      	cmp	r0, #102	; 0x66
200051ec:	bf14      	ite	ne
200051ee:	2300      	movne	r3, #0
200051f0:	2301      	moveq	r3, #1
200051f2:	2846      	cmp	r0, #70	; 0x46
200051f4:	bf08      	it	eq
200051f6:	f043 0301 	orreq.w	r3, r3, #1
200051fa:	9310      	str	r3, [sp, #64]	; 0x40
200051fc:	2b00      	cmp	r3, #0
200051fe:	f000 81d1 	beq.w	200055a4 <_vfprintf_r+0x172c>
20005202:	46bc      	mov	ip, r7
20005204:	2303      	movs	r3, #3
20005206:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
2000520a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
2000520e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005212:	4648      	mov	r0, r9
20005214:	9300      	str	r3, [sp, #0]
20005216:	9102      	str	r1, [sp, #8]
20005218:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
2000521c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005220:	310c      	adds	r1, #12
20005222:	f8cd c004 	str.w	ip, [sp, #4]
20005226:	9103      	str	r1, [sp, #12]
20005228:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
2000522c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005230:	9104      	str	r1, [sp, #16]
20005232:	f000 fbc5 	bl	200059c0 <_dtoa_r>
20005236:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005238:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000523c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005240:	bf18      	it	ne
20005242:	2301      	movne	r3, #1
20005244:	2a47      	cmp	r2, #71	; 0x47
20005246:	bf0c      	ite	eq
20005248:	2300      	moveq	r3, #0
2000524a:	f003 0301 	andne.w	r3, r3, #1
2000524e:	9013      	str	r0, [sp, #76]	; 0x4c
20005250:	b933      	cbnz	r3, 20005260 <_vfprintf_r+0x13e8>
20005252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005254:	f013 0f01 	tst.w	r3, #1
20005258:	bf08      	it	eq
2000525a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
2000525e:	d016      	beq.n	2000528e <_vfprintf_r+0x1416>
20005260:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005262:	9910      	ldr	r1, [sp, #64]	; 0x40
20005264:	eb00 0b0c 	add.w	fp, r0, ip
20005268:	b131      	cbz	r1, 20005278 <_vfprintf_r+0x1400>
2000526a:	7803      	ldrb	r3, [r0, #0]
2000526c:	2b30      	cmp	r3, #48	; 0x30
2000526e:	f000 80da 	beq.w	20005426 <_vfprintf_r+0x15ae>
20005272:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005276:	449b      	add	fp, r3
20005278:	4650      	mov	r0, sl
2000527a:	2200      	movs	r2, #0
2000527c:	2300      	movs	r3, #0
2000527e:	4641      	mov	r1, r8
20005280:	f003 fb56 	bl	20008930 <__aeabi_dcmpeq>
20005284:	2800      	cmp	r0, #0
20005286:	f000 81c2 	beq.w	2000560e <_vfprintf_r+0x1796>
2000528a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
2000528e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005290:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005292:	2a67      	cmp	r2, #103	; 0x67
20005294:	bf14      	ite	ne
20005296:	2300      	movne	r3, #0
20005298:	2301      	moveq	r3, #1
2000529a:	2a47      	cmp	r2, #71	; 0x47
2000529c:	bf08      	it	eq
2000529e:	f043 0301 	orreq.w	r3, r3, #1
200052a2:	ebc0 000b 	rsb	r0, r0, fp
200052a6:	901a      	str	r0, [sp, #104]	; 0x68
200052a8:	2b00      	cmp	r3, #0
200052aa:	f000 818a 	beq.w	200055c2 <_vfprintf_r+0x174a>
200052ae:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
200052b2:	f111 0f03 	cmn.w	r1, #3
200052b6:	9110      	str	r1, [sp, #64]	; 0x40
200052b8:	db02      	blt.n	200052c0 <_vfprintf_r+0x1448>
200052ba:	428f      	cmp	r7, r1
200052bc:	f280 818c 	bge.w	200055d8 <_vfprintf_r+0x1760>
200052c0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052c2:	3a02      	subs	r2, #2
200052c4:	9216      	str	r2, [sp, #88]	; 0x58
200052c6:	9910      	ldr	r1, [sp, #64]	; 0x40
200052c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200052ca:	1e4b      	subs	r3, r1, #1
200052cc:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200052d0:	2b00      	cmp	r3, #0
200052d2:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200052d6:	f2c0 8234 	blt.w	20005742 <_vfprintf_r+0x18ca>
200052da:	222b      	movs	r2, #43	; 0x2b
200052dc:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200052e0:	2b09      	cmp	r3, #9
200052e2:	f300 81b6 	bgt.w	20005652 <_vfprintf_r+0x17da>
200052e6:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200052ea:	3330      	adds	r3, #48	; 0x30
200052ec:	3204      	adds	r2, #4
200052ee:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200052f2:	2330      	movs	r3, #48	; 0x30
200052f4:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200052f8:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200052fc:	981a      	ldr	r0, [sp, #104]	; 0x68
200052fe:	991a      	ldr	r1, [sp, #104]	; 0x68
20005300:	1ad3      	subs	r3, r2, r3
20005302:	1818      	adds	r0, r3, r0
20005304:	931c      	str	r3, [sp, #112]	; 0x70
20005306:	2901      	cmp	r1, #1
20005308:	9010      	str	r0, [sp, #64]	; 0x40
2000530a:	f340 8210 	ble.w	2000572e <_vfprintf_r+0x18b6>
2000530e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005310:	3001      	adds	r0, #1
20005312:	9010      	str	r0, [sp, #64]	; 0x40
20005314:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005318:	910c      	str	r1, [sp, #48]	; 0x30
2000531a:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000531c:	2800      	cmp	r0, #0
2000531e:	f000 816e 	beq.w	200055fe <_vfprintf_r+0x1786>
20005322:	232d      	movs	r3, #45	; 0x2d
20005324:	2100      	movs	r1, #0
20005326:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000532a:	9117      	str	r1, [sp, #92]	; 0x5c
2000532c:	f7fe bf74 	b.w	20004218 <_vfprintf_r+0x3a0>
20005330:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005332:	f04f 0c00 	mov.w	ip, #0
20005336:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000533a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000533e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005342:	920c      	str	r2, [sp, #48]	; 0x30
20005344:	f7fe bf67 	b.w	20004216 <_vfprintf_r+0x39e>
20005348:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000534a:	f012 0f40 	tst.w	r2, #64	; 0x40
2000534e:	bf17      	itett	ne
20005350:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005352:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005354:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005356:	f100 0a04 	addne.w	sl, r0, #4
2000535a:	bf11      	iteee	ne
2000535c:	6803      	ldrne	r3, [r0, #0]
2000535e:	f102 0a04 	addeq.w	sl, r2, #4
20005362:	6813      	ldreq	r3, [r2, #0]
20005364:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005366:	bf14      	ite	ne
20005368:	8019      	strhne	r1, [r3, #0]
2000536a:	6018      	streq	r0, [r3, #0]
2000536c:	f7fe bdec 	b.w	20003f48 <_vfprintf_r+0xd0>
20005370:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005372:	1d13      	adds	r3, r2, #4
20005374:	930b      	str	r3, [sp, #44]	; 0x2c
20005376:	6811      	ldr	r1, [r2, #0]
20005378:	2301      	movs	r3, #1
2000537a:	1e0a      	subs	r2, r1, #0
2000537c:	bf18      	it	ne
2000537e:	2201      	movne	r2, #1
20005380:	468a      	mov	sl, r1
20005382:	f04f 0b00 	mov.w	fp, #0
20005386:	f7fe bf09 	b.w	2000419c <_vfprintf_r+0x324>
2000538a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000538c:	1d02      	adds	r2, r0, #4
2000538e:	920b      	str	r2, [sp, #44]	; 0x2c
20005390:	6801      	ldr	r1, [r0, #0]
20005392:	1e0a      	subs	r2, r1, #0
20005394:	bf18      	it	ne
20005396:	2201      	movne	r2, #1
20005398:	468a      	mov	sl, r1
2000539a:	f04f 0b00 	mov.w	fp, #0
2000539e:	f7fe befd 	b.w	2000419c <_vfprintf_r+0x324>
200053a2:	f249 4288 	movw	r2, #38024	; 0x9488
200053a6:	f249 4384 	movw	r3, #38020	; 0x9484
200053aa:	9916      	ldr	r1, [sp, #88]	; 0x58
200053ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200053b4:	2003      	movs	r0, #3
200053b6:	2947      	cmp	r1, #71	; 0x47
200053b8:	bfd8      	it	le
200053ba:	461a      	movle	r2, r3
200053bc:	9213      	str	r2, [sp, #76]	; 0x4c
200053be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200053c0:	900c      	str	r0, [sp, #48]	; 0x30
200053c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200053c6:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200053ca:	920a      	str	r2, [sp, #40]	; 0x28
200053cc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053d0:	9010      	str	r0, [sp, #64]	; 0x40
200053d2:	f7fe bf20 	b.w	20004216 <_vfprintf_r+0x39e>
200053d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053da:	4648      	mov	r0, r9
200053dc:	4631      	mov	r1, r6
200053de:	320c      	adds	r2, #12
200053e0:	f7fe fd3c 	bl	20003e5c <__sprint_r>
200053e4:	2800      	cmp	r0, #0
200053e6:	f47e ae67 	bne.w	200040b8 <_vfprintf_r+0x240>
200053ea:	f7fe be62 	b.w	200040b2 <_vfprintf_r+0x23a>
200053ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053f2:	4648      	mov	r0, r9
200053f4:	4631      	mov	r1, r6
200053f6:	320c      	adds	r2, #12
200053f8:	f7fe fd30 	bl	20003e5c <__sprint_r>
200053fc:	2800      	cmp	r0, #0
200053fe:	f47e ae5b 	bne.w	200040b8 <_vfprintf_r+0x240>
20005402:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005406:	3304      	adds	r3, #4
20005408:	e66a      	b.n	200050e0 <_vfprintf_r+0x1268>
2000540a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000540e:	4648      	mov	r0, r9
20005410:	4631      	mov	r1, r6
20005412:	320c      	adds	r2, #12
20005414:	f7fe fd22 	bl	20003e5c <__sprint_r>
20005418:	2800      	cmp	r0, #0
2000541a:	f47e ae4d 	bne.w	200040b8 <_vfprintf_r+0x240>
2000541e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005422:	3304      	adds	r3, #4
20005424:	e679      	b.n	2000511a <_vfprintf_r+0x12a2>
20005426:	4650      	mov	r0, sl
20005428:	2200      	movs	r2, #0
2000542a:	2300      	movs	r3, #0
2000542c:	4641      	mov	r1, r8
2000542e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005432:	f003 fa7d 	bl	20008930 <__aeabi_dcmpeq>
20005436:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000543a:	2800      	cmp	r0, #0
2000543c:	f47f af19 	bne.w	20005272 <_vfprintf_r+0x13fa>
20005440:	f1cc 0301 	rsb	r3, ip, #1
20005444:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005448:	e715      	b.n	20005276 <_vfprintf_r+0x13fe>
2000544a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000544c:	4252      	negs	r2, r2
2000544e:	920f      	str	r2, [sp, #60]	; 0x3c
20005450:	f7ff b887 	b.w	20004562 <_vfprintf_r+0x6ea>
20005454:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005458:	4648      	mov	r0, r9
2000545a:	4631      	mov	r1, r6
2000545c:	320c      	adds	r2, #12
2000545e:	f7fe fcfd 	bl	20003e5c <__sprint_r>
20005462:	2800      	cmp	r0, #0
20005464:	f47e ae28 	bne.w	200040b8 <_vfprintf_r+0x240>
20005468:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000546c:	3304      	adds	r3, #4
2000546e:	f7ff ba93 	b.w	20004998 <_vfprintf_r+0xb20>
20005472:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005476:	4648      	mov	r0, r9
20005478:	4631      	mov	r1, r6
2000547a:	320c      	adds	r2, #12
2000547c:	f7fe fcee 	bl	20003e5c <__sprint_r>
20005480:	2800      	cmp	r0, #0
20005482:	f47e ae19 	bne.w	200040b8 <_vfprintf_r+0x240>
20005486:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000548a:	3304      	adds	r3, #4
2000548c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000548e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005490:	6059      	str	r1, [r3, #4]
20005492:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005496:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000549a:	6018      	str	r0, [r3, #0]
2000549c:	3201      	adds	r2, #1
2000549e:	981a      	ldr	r0, [sp, #104]	; 0x68
200054a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054a4:	1809      	adds	r1, r1, r0
200054a6:	2a07      	cmp	r2, #7
200054a8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200054ac:	f73f ab46 	bgt.w	20004b3c <_vfprintf_r+0xcc4>
200054b0:	3308      	adds	r3, #8
200054b2:	f7fe bfa8 	b.w	20004406 <_vfprintf_r+0x58e>
200054b6:	2100      	movs	r1, #0
200054b8:	9117      	str	r1, [sp, #92]	; 0x5c
200054ba:	f7fe fc9f 	bl	20003dfc <strlen>
200054be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200054c2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200054c6:	9010      	str	r0, [sp, #64]	; 0x40
200054c8:	920c      	str	r2, [sp, #48]	; 0x30
200054ca:	f7fe bea4 	b.w	20004216 <_vfprintf_r+0x39e>
200054ce:	462a      	mov	r2, r5
200054d0:	4645      	mov	r5, r8
200054d2:	4690      	mov	r8, r2
200054d4:	605f      	str	r7, [r3, #4]
200054d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200054da:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054de:	3201      	adds	r2, #1
200054e0:	f8c3 8000 	str.w	r8, [r3]
200054e4:	19c9      	adds	r1, r1, r7
200054e6:	2a07      	cmp	r2, #7
200054e8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200054ec:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054f0:	dcbf      	bgt.n	20005472 <_vfprintf_r+0x15fa>
200054f2:	3308      	adds	r3, #8
200054f4:	e7ca      	b.n	2000548c <_vfprintf_r+0x1614>
200054f6:	9a18      	ldr	r2, [sp, #96]	; 0x60
200054f8:	9913      	ldr	r1, [sp, #76]	; 0x4c
200054fa:	1a51      	subs	r1, r2, r1
200054fc:	9110      	str	r1, [sp, #64]	; 0x40
200054fe:	f7fe be82 	b.w	20004206 <_vfprintf_r+0x38e>
20005502:	4648      	mov	r0, r9
20005504:	4631      	mov	r1, r6
20005506:	f000 f949 	bl	2000579c <__swsetup_r>
2000550a:	2800      	cmp	r0, #0
2000550c:	f47e add8 	bne.w	200040c0 <_vfprintf_r+0x248>
20005510:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005514:	fa1f f38c 	uxth.w	r3, ip
20005518:	f7fe bcf6 	b.w	20003f08 <_vfprintf_r+0x90>
2000551c:	2f06      	cmp	r7, #6
2000551e:	bf28      	it	cs
20005520:	2706      	movcs	r7, #6
20005522:	f249 41a0 	movw	r1, #38048	; 0x94a0
20005526:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000552a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000552e:	9710      	str	r7, [sp, #64]	; 0x40
20005530:	9113      	str	r1, [sp, #76]	; 0x4c
20005532:	920c      	str	r2, [sp, #48]	; 0x30
20005534:	f7fe bfe8 	b.w	20004508 <_vfprintf_r+0x690>
20005538:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000553c:	4648      	mov	r0, r9
2000553e:	4631      	mov	r1, r6
20005540:	320c      	adds	r2, #12
20005542:	f7fe fc8b 	bl	20003e5c <__sprint_r>
20005546:	2800      	cmp	r0, #0
20005548:	f47e adb6 	bne.w	200040b8 <_vfprintf_r+0x240>
2000554c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005550:	3304      	adds	r3, #4
20005552:	f7ff bbc8 	b.w	20004ce6 <_vfprintf_r+0xe6e>
20005556:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000555a:	4648      	mov	r0, r9
2000555c:	4631      	mov	r1, r6
2000555e:	320c      	adds	r2, #12
20005560:	f7fe fc7c 	bl	20003e5c <__sprint_r>
20005564:	2800      	cmp	r0, #0
20005566:	f47e ada7 	bne.w	200040b8 <_vfprintf_r+0x240>
2000556a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000556e:	3304      	adds	r3, #4
20005570:	f7ff bace 	b.w	20004b10 <_vfprintf_r+0xc98>
20005574:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005578:	4648      	mov	r0, r9
2000557a:	4631      	mov	r1, r6
2000557c:	320c      	adds	r2, #12
2000557e:	f7fe fc6d 	bl	20003e5c <__sprint_r>
20005582:	2800      	cmp	r0, #0
20005584:	f47e ad98 	bne.w	200040b8 <_vfprintf_r+0x240>
20005588:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000558c:	3404      	adds	r4, #4
2000558e:	f7ff baa9 	b.w	20004ae4 <_vfprintf_r+0xc6c>
20005592:	9710      	str	r7, [sp, #64]	; 0x40
20005594:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20005598:	9017      	str	r0, [sp, #92]	; 0x5c
2000559a:	970c      	str	r7, [sp, #48]	; 0x30
2000559c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200055a0:	f7fe be39 	b.w	20004216 <_vfprintf_r+0x39e>
200055a4:	9916      	ldr	r1, [sp, #88]	; 0x58
200055a6:	2965      	cmp	r1, #101	; 0x65
200055a8:	bf14      	ite	ne
200055aa:	2300      	movne	r3, #0
200055ac:	2301      	moveq	r3, #1
200055ae:	2945      	cmp	r1, #69	; 0x45
200055b0:	bf08      	it	eq
200055b2:	f043 0301 	orreq.w	r3, r3, #1
200055b6:	2b00      	cmp	r3, #0
200055b8:	d046      	beq.n	20005648 <_vfprintf_r+0x17d0>
200055ba:	f107 0c01 	add.w	ip, r7, #1
200055be:	2302      	movs	r3, #2
200055c0:	e621      	b.n	20005206 <_vfprintf_r+0x138e>
200055c2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200055c4:	2b65      	cmp	r3, #101	; 0x65
200055c6:	dd76      	ble.n	200056b6 <_vfprintf_r+0x183e>
200055c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200055ca:	2a66      	cmp	r2, #102	; 0x66
200055cc:	bf1c      	itt	ne
200055ce:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200055d2:	9310      	strne	r3, [sp, #64]	; 0x40
200055d4:	f000 8083 	beq.w	200056de <_vfprintf_r+0x1866>
200055d8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200055da:	9810      	ldr	r0, [sp, #64]	; 0x40
200055dc:	4283      	cmp	r3, r0
200055de:	dc6e      	bgt.n	200056be <_vfprintf_r+0x1846>
200055e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200055e2:	f011 0f01 	tst.w	r1, #1
200055e6:	f040 808e 	bne.w	20005706 <_vfprintf_r+0x188e>
200055ea:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200055ee:	2367      	movs	r3, #103	; 0x67
200055f0:	920c      	str	r2, [sp, #48]	; 0x30
200055f2:	9316      	str	r3, [sp, #88]	; 0x58
200055f4:	e691      	b.n	2000531a <_vfprintf_r+0x14a2>
200055f6:	2700      	movs	r7, #0
200055f8:	461d      	mov	r5, r3
200055fa:	f7fe bce9 	b.w	20003fd0 <_vfprintf_r+0x158>
200055fe:	9910      	ldr	r1, [sp, #64]	; 0x40
20005600:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005604:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20005608:	910c      	str	r1, [sp, #48]	; 0x30
2000560a:	f7fe be04 	b.w	20004216 <_vfprintf_r+0x39e>
2000560e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005612:	459b      	cmp	fp, r3
20005614:	bf98      	it	ls
20005616:	469b      	movls	fp, r3
20005618:	f67f ae39 	bls.w	2000528e <_vfprintf_r+0x1416>
2000561c:	2230      	movs	r2, #48	; 0x30
2000561e:	f803 2b01 	strb.w	r2, [r3], #1
20005622:	459b      	cmp	fp, r3
20005624:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20005628:	d8f9      	bhi.n	2000561e <_vfprintf_r+0x17a6>
2000562a:	e630      	b.n	2000528e <_vfprintf_r+0x1416>
2000562c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005630:	4648      	mov	r0, r9
20005632:	4631      	mov	r1, r6
20005634:	320c      	adds	r2, #12
20005636:	f7fe fc11 	bl	20003e5c <__sprint_r>
2000563a:	2800      	cmp	r0, #0
2000563c:	f47e ad3c 	bne.w	200040b8 <_vfprintf_r+0x240>
20005640:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005644:	3304      	adds	r3, #4
20005646:	e508      	b.n	2000505a <_vfprintf_r+0x11e2>
20005648:	46bc      	mov	ip, r7
2000564a:	3302      	adds	r3, #2
2000564c:	e5db      	b.n	20005206 <_vfprintf_r+0x138e>
2000564e:	3707      	adds	r7, #7
20005650:	e5b9      	b.n	200051c6 <_vfprintf_r+0x134e>
20005652:	f246 6c67 	movw	ip, #26215	; 0x6667
20005656:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000565a:	3103      	adds	r1, #3
2000565c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20005660:	fb8c 2003 	smull	r2, r0, ip, r3
20005664:	17da      	asrs	r2, r3, #31
20005666:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000566a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000566e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20005672:	4613      	mov	r3, r2
20005674:	3030      	adds	r0, #48	; 0x30
20005676:	2a09      	cmp	r2, #9
20005678:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000567c:	dcf0      	bgt.n	20005660 <_vfprintf_r+0x17e8>
2000567e:	3330      	adds	r3, #48	; 0x30
20005680:	1e48      	subs	r0, r1, #1
20005682:	b2da      	uxtb	r2, r3
20005684:	f801 2c01 	strb.w	r2, [r1, #-1]
20005688:	9b07      	ldr	r3, [sp, #28]
2000568a:	4283      	cmp	r3, r0
2000568c:	d96a      	bls.n	20005764 <_vfprintf_r+0x18ec>
2000568e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005692:	3303      	adds	r3, #3
20005694:	e001      	b.n	2000569a <_vfprintf_r+0x1822>
20005696:	f811 2b01 	ldrb.w	r2, [r1], #1
2000569a:	f803 2c01 	strb.w	r2, [r3, #-1]
2000569e:	461a      	mov	r2, r3
200056a0:	f8dd c01c 	ldr.w	ip, [sp, #28]
200056a4:	3301      	adds	r3, #1
200056a6:	458c      	cmp	ip, r1
200056a8:	d8f5      	bhi.n	20005696 <_vfprintf_r+0x181e>
200056aa:	e625      	b.n	200052f8 <_vfprintf_r+0x1480>
200056ac:	222d      	movs	r2, #45	; 0x2d
200056ae:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200056b2:	9217      	str	r2, [sp, #92]	; 0x5c
200056b4:	e598      	b.n	200051e8 <_vfprintf_r+0x1370>
200056b6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200056ba:	9010      	str	r0, [sp, #64]	; 0x40
200056bc:	e603      	b.n	200052c6 <_vfprintf_r+0x144e>
200056be:	9b10      	ldr	r3, [sp, #64]	; 0x40
200056c0:	991a      	ldr	r1, [sp, #104]	; 0x68
200056c2:	2b00      	cmp	r3, #0
200056c4:	bfda      	itte	le
200056c6:	9810      	ldrle	r0, [sp, #64]	; 0x40
200056c8:	f1c0 0302 	rsble	r3, r0, #2
200056cc:	2301      	movgt	r3, #1
200056ce:	185b      	adds	r3, r3, r1
200056d0:	2267      	movs	r2, #103	; 0x67
200056d2:	9310      	str	r3, [sp, #64]	; 0x40
200056d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200056d8:	9216      	str	r2, [sp, #88]	; 0x58
200056da:	930c      	str	r3, [sp, #48]	; 0x30
200056dc:	e61d      	b.n	2000531a <_vfprintf_r+0x14a2>
200056de:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200056e2:	2800      	cmp	r0, #0
200056e4:	9010      	str	r0, [sp, #64]	; 0x40
200056e6:	dd31      	ble.n	2000574c <_vfprintf_r+0x18d4>
200056e8:	b91f      	cbnz	r7, 200056f2 <_vfprintf_r+0x187a>
200056ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200056ec:	f011 0f01 	tst.w	r1, #1
200056f0:	d00e      	beq.n	20005710 <_vfprintf_r+0x1898>
200056f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200056f4:	2166      	movs	r1, #102	; 0x66
200056f6:	9116      	str	r1, [sp, #88]	; 0x58
200056f8:	1c43      	adds	r3, r0, #1
200056fa:	19db      	adds	r3, r3, r7
200056fc:	9310      	str	r3, [sp, #64]	; 0x40
200056fe:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005702:	920c      	str	r2, [sp, #48]	; 0x30
20005704:	e609      	b.n	2000531a <_vfprintf_r+0x14a2>
20005706:	9810      	ldr	r0, [sp, #64]	; 0x40
20005708:	2167      	movs	r1, #103	; 0x67
2000570a:	9116      	str	r1, [sp, #88]	; 0x58
2000570c:	3001      	adds	r0, #1
2000570e:	9010      	str	r0, [sp, #64]	; 0x40
20005710:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005714:	920c      	str	r2, [sp, #48]	; 0x30
20005716:	e600      	b.n	2000531a <_vfprintf_r+0x14a2>
20005718:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000571a:	781a      	ldrb	r2, [r3, #0]
2000571c:	680f      	ldr	r7, [r1, #0]
2000571e:	3104      	adds	r1, #4
20005720:	910b      	str	r1, [sp, #44]	; 0x2c
20005722:	2f00      	cmp	r7, #0
20005724:	bfb8      	it	lt
20005726:	f04f 37ff 	movlt.w	r7, #4294967295
2000572a:	f7fe bc50 	b.w	20003fce <_vfprintf_r+0x156>
2000572e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005730:	f012 0f01 	tst.w	r2, #1
20005734:	bf04      	itt	eq
20005736:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000573a:	930c      	streq	r3, [sp, #48]	; 0x30
2000573c:	f43f aded 	beq.w	2000531a <_vfprintf_r+0x14a2>
20005740:	e5e5      	b.n	2000530e <_vfprintf_r+0x1496>
20005742:	222d      	movs	r2, #45	; 0x2d
20005744:	425b      	negs	r3, r3
20005746:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000574a:	e5c9      	b.n	200052e0 <_vfprintf_r+0x1468>
2000574c:	b977      	cbnz	r7, 2000576c <_vfprintf_r+0x18f4>
2000574e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005750:	f013 0f01 	tst.w	r3, #1
20005754:	d10a      	bne.n	2000576c <_vfprintf_r+0x18f4>
20005756:	f04f 0c01 	mov.w	ip, #1
2000575a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000575e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005762:	e5da      	b.n	2000531a <_vfprintf_r+0x14a2>
20005764:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005768:	3202      	adds	r2, #2
2000576a:	e5c5      	b.n	200052f8 <_vfprintf_r+0x1480>
2000576c:	3702      	adds	r7, #2
2000576e:	2166      	movs	r1, #102	; 0x66
20005770:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005774:	9710      	str	r7, [sp, #64]	; 0x40
20005776:	9116      	str	r1, [sp, #88]	; 0x58
20005778:	920c      	str	r2, [sp, #48]	; 0x30
2000577a:	e5ce      	b.n	2000531a <_vfprintf_r+0x14a2>
2000577c:	20009458 	.word	0x20009458

20005780 <vfprintf>:
20005780:	b410      	push	{r4}
20005782:	f249 64dc 	movw	r4, #38620	; 0x96dc
20005786:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000578a:	468c      	mov	ip, r1
2000578c:	4613      	mov	r3, r2
2000578e:	4601      	mov	r1, r0
20005790:	4662      	mov	r2, ip
20005792:	6820      	ldr	r0, [r4, #0]
20005794:	bc10      	pop	{r4}
20005796:	f7fe bb6f 	b.w	20003e78 <_vfprintf_r>
2000579a:	bf00      	nop

2000579c <__swsetup_r>:
2000579c:	b570      	push	{r4, r5, r6, lr}
2000579e:	f249 65dc 	movw	r5, #38620	; 0x96dc
200057a2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200057a6:	4606      	mov	r6, r0
200057a8:	460c      	mov	r4, r1
200057aa:	6828      	ldr	r0, [r5, #0]
200057ac:	b110      	cbz	r0, 200057b4 <__swsetup_r+0x18>
200057ae:	6983      	ldr	r3, [r0, #24]
200057b0:	2b00      	cmp	r3, #0
200057b2:	d036      	beq.n	20005822 <__swsetup_r+0x86>
200057b4:	f249 43bc 	movw	r3, #38076	; 0x94bc
200057b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057bc:	429c      	cmp	r4, r3
200057be:	d038      	beq.n	20005832 <__swsetup_r+0x96>
200057c0:	f249 43dc 	movw	r3, #38108	; 0x94dc
200057c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057c8:	429c      	cmp	r4, r3
200057ca:	d041      	beq.n	20005850 <__swsetup_r+0xb4>
200057cc:	f249 43fc 	movw	r3, #38140	; 0x94fc
200057d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057d4:	429c      	cmp	r4, r3
200057d6:	bf04      	itt	eq
200057d8:	682b      	ldreq	r3, [r5, #0]
200057da:	68dc      	ldreq	r4, [r3, #12]
200057dc:	89a2      	ldrh	r2, [r4, #12]
200057de:	4611      	mov	r1, r2
200057e0:	b293      	uxth	r3, r2
200057e2:	f013 0f08 	tst.w	r3, #8
200057e6:	4618      	mov	r0, r3
200057e8:	bf18      	it	ne
200057ea:	6922      	ldrne	r2, [r4, #16]
200057ec:	d033      	beq.n	20005856 <__swsetup_r+0xba>
200057ee:	b31a      	cbz	r2, 20005838 <__swsetup_r+0x9c>
200057f0:	f013 0101 	ands.w	r1, r3, #1
200057f4:	d007      	beq.n	20005806 <__swsetup_r+0x6a>
200057f6:	6963      	ldr	r3, [r4, #20]
200057f8:	2100      	movs	r1, #0
200057fa:	60a1      	str	r1, [r4, #8]
200057fc:	425b      	negs	r3, r3
200057fe:	61a3      	str	r3, [r4, #24]
20005800:	b142      	cbz	r2, 20005814 <__swsetup_r+0x78>
20005802:	2000      	movs	r0, #0
20005804:	bd70      	pop	{r4, r5, r6, pc}
20005806:	f013 0f02 	tst.w	r3, #2
2000580a:	bf08      	it	eq
2000580c:	6961      	ldreq	r1, [r4, #20]
2000580e:	60a1      	str	r1, [r4, #8]
20005810:	2a00      	cmp	r2, #0
20005812:	d1f6      	bne.n	20005802 <__swsetup_r+0x66>
20005814:	89a3      	ldrh	r3, [r4, #12]
20005816:	f013 0f80 	tst.w	r3, #128	; 0x80
2000581a:	d0f2      	beq.n	20005802 <__swsetup_r+0x66>
2000581c:	f04f 30ff 	mov.w	r0, #4294967295
20005820:	bd70      	pop	{r4, r5, r6, pc}
20005822:	f001 f989 	bl	20006b38 <__sinit>
20005826:	f249 43bc 	movw	r3, #38076	; 0x94bc
2000582a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000582e:	429c      	cmp	r4, r3
20005830:	d1c6      	bne.n	200057c0 <__swsetup_r+0x24>
20005832:	682b      	ldr	r3, [r5, #0]
20005834:	685c      	ldr	r4, [r3, #4]
20005836:	e7d1      	b.n	200057dc <__swsetup_r+0x40>
20005838:	f403 7120 	and.w	r1, r3, #640	; 0x280
2000583c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005840:	d0d6      	beq.n	200057f0 <__swsetup_r+0x54>
20005842:	4630      	mov	r0, r6
20005844:	4621      	mov	r1, r4
20005846:	f001 fcff 	bl	20007248 <__smakebuf_r>
2000584a:	89a3      	ldrh	r3, [r4, #12]
2000584c:	6922      	ldr	r2, [r4, #16]
2000584e:	e7cf      	b.n	200057f0 <__swsetup_r+0x54>
20005850:	682b      	ldr	r3, [r5, #0]
20005852:	689c      	ldr	r4, [r3, #8]
20005854:	e7c2      	b.n	200057dc <__swsetup_r+0x40>
20005856:	f013 0f10 	tst.w	r3, #16
2000585a:	d0df      	beq.n	2000581c <__swsetup_r+0x80>
2000585c:	f013 0f04 	tst.w	r3, #4
20005860:	bf08      	it	eq
20005862:	6922      	ldreq	r2, [r4, #16]
20005864:	d017      	beq.n	20005896 <__swsetup_r+0xfa>
20005866:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005868:	b151      	cbz	r1, 20005880 <__swsetup_r+0xe4>
2000586a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000586e:	4299      	cmp	r1, r3
20005870:	d003      	beq.n	2000587a <__swsetup_r+0xde>
20005872:	4630      	mov	r0, r6
20005874:	f001 f9e4 	bl	20006c40 <_free_r>
20005878:	89a2      	ldrh	r2, [r4, #12]
2000587a:	b290      	uxth	r0, r2
2000587c:	2300      	movs	r3, #0
2000587e:	6363      	str	r3, [r4, #52]	; 0x34
20005880:	6922      	ldr	r2, [r4, #16]
20005882:	f64f 71db 	movw	r1, #65499	; 0xffdb
20005886:	f2c0 0100 	movt	r1, #0
2000588a:	2300      	movs	r3, #0
2000588c:	ea00 0101 	and.w	r1, r0, r1
20005890:	6063      	str	r3, [r4, #4]
20005892:	81a1      	strh	r1, [r4, #12]
20005894:	6022      	str	r2, [r4, #0]
20005896:	f041 0308 	orr.w	r3, r1, #8
2000589a:	81a3      	strh	r3, [r4, #12]
2000589c:	b29b      	uxth	r3, r3
2000589e:	e7a6      	b.n	200057ee <__swsetup_r+0x52>

200058a0 <quorem>:
200058a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200058a4:	6903      	ldr	r3, [r0, #16]
200058a6:	690e      	ldr	r6, [r1, #16]
200058a8:	4682      	mov	sl, r0
200058aa:	4689      	mov	r9, r1
200058ac:	429e      	cmp	r6, r3
200058ae:	f300 8083 	bgt.w	200059b8 <quorem+0x118>
200058b2:	1cf2      	adds	r2, r6, #3
200058b4:	f101 0514 	add.w	r5, r1, #20
200058b8:	f100 0414 	add.w	r4, r0, #20
200058bc:	3e01      	subs	r6, #1
200058be:	0092      	lsls	r2, r2, #2
200058c0:	188b      	adds	r3, r1, r2
200058c2:	1812      	adds	r2, r2, r0
200058c4:	f103 0804 	add.w	r8, r3, #4
200058c8:	6859      	ldr	r1, [r3, #4]
200058ca:	6850      	ldr	r0, [r2, #4]
200058cc:	3101      	adds	r1, #1
200058ce:	f002 fe9b 	bl	20008608 <__aeabi_uidiv>
200058d2:	4607      	mov	r7, r0
200058d4:	2800      	cmp	r0, #0
200058d6:	d039      	beq.n	2000594c <quorem+0xac>
200058d8:	2300      	movs	r3, #0
200058da:	469c      	mov	ip, r3
200058dc:	461a      	mov	r2, r3
200058de:	58e9      	ldr	r1, [r5, r3]
200058e0:	58e0      	ldr	r0, [r4, r3]
200058e2:	fa1f fe81 	uxth.w	lr, r1
200058e6:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200058ea:	b281      	uxth	r1, r0
200058ec:	fb0e ce07 	mla	lr, lr, r7, ip
200058f0:	1851      	adds	r1, r2, r1
200058f2:	fb0b fc07 	mul.w	ip, fp, r7
200058f6:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
200058fa:	fa1f fe8e 	uxth.w	lr, lr
200058fe:	ebce 0101 	rsb	r1, lr, r1
20005902:	fa1f f28c 	uxth.w	r2, ip
20005906:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000590a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000590e:	fa1f fe81 	uxth.w	lr, r1
20005912:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005916:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000591a:	50e1      	str	r1, [r4, r3]
2000591c:	3304      	adds	r3, #4
2000591e:	1412      	asrs	r2, r2, #16
20005920:	1959      	adds	r1, r3, r5
20005922:	4588      	cmp	r8, r1
20005924:	d2db      	bcs.n	200058de <quorem+0x3e>
20005926:	1d32      	adds	r2, r6, #4
20005928:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000592c:	6859      	ldr	r1, [r3, #4]
2000592e:	b969      	cbnz	r1, 2000594c <quorem+0xac>
20005930:	429c      	cmp	r4, r3
20005932:	d209      	bcs.n	20005948 <quorem+0xa8>
20005934:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005938:	b112      	cbz	r2, 20005940 <quorem+0xa0>
2000593a:	e005      	b.n	20005948 <quorem+0xa8>
2000593c:	681a      	ldr	r2, [r3, #0]
2000593e:	b91a      	cbnz	r2, 20005948 <quorem+0xa8>
20005940:	3b04      	subs	r3, #4
20005942:	3e01      	subs	r6, #1
20005944:	429c      	cmp	r4, r3
20005946:	d3f9      	bcc.n	2000593c <quorem+0x9c>
20005948:	f8ca 6010 	str.w	r6, [sl, #16]
2000594c:	4649      	mov	r1, r9
2000594e:	4650      	mov	r0, sl
20005950:	f001 fdd0 	bl	200074f4 <__mcmp>
20005954:	2800      	cmp	r0, #0
20005956:	db2c      	blt.n	200059b2 <quorem+0x112>
20005958:	2300      	movs	r3, #0
2000595a:	3701      	adds	r7, #1
2000595c:	469c      	mov	ip, r3
2000595e:	58ea      	ldr	r2, [r5, r3]
20005960:	58e0      	ldr	r0, [r4, r3]
20005962:	b291      	uxth	r1, r2
20005964:	0c12      	lsrs	r2, r2, #16
20005966:	fa1f f980 	uxth.w	r9, r0
2000596a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000596e:	ebc1 0109 	rsb	r1, r1, r9
20005972:	4461      	add	r1, ip
20005974:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005978:	b289      	uxth	r1, r1
2000597a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000597e:	50e1      	str	r1, [r4, r3]
20005980:	3304      	adds	r3, #4
20005982:	ea4f 4c22 	mov.w	ip, r2, asr #16
20005986:	195a      	adds	r2, r3, r5
20005988:	4590      	cmp	r8, r2
2000598a:	d2e8      	bcs.n	2000595e <quorem+0xbe>
2000598c:	1d32      	adds	r2, r6, #4
2000598e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005992:	6859      	ldr	r1, [r3, #4]
20005994:	b969      	cbnz	r1, 200059b2 <quorem+0x112>
20005996:	429c      	cmp	r4, r3
20005998:	d209      	bcs.n	200059ae <quorem+0x10e>
2000599a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000599e:	b112      	cbz	r2, 200059a6 <quorem+0x106>
200059a0:	e005      	b.n	200059ae <quorem+0x10e>
200059a2:	681a      	ldr	r2, [r3, #0]
200059a4:	b91a      	cbnz	r2, 200059ae <quorem+0x10e>
200059a6:	3b04      	subs	r3, #4
200059a8:	3e01      	subs	r6, #1
200059aa:	429c      	cmp	r4, r3
200059ac:	d3f9      	bcc.n	200059a2 <quorem+0x102>
200059ae:	f8ca 6010 	str.w	r6, [sl, #16]
200059b2:	4638      	mov	r0, r7
200059b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059b8:	2000      	movs	r0, #0
200059ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059be:	bf00      	nop

200059c0 <_dtoa_r>:
200059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200059c4:	6a46      	ldr	r6, [r0, #36]	; 0x24
200059c6:	b0a1      	sub	sp, #132	; 0x84
200059c8:	4604      	mov	r4, r0
200059ca:	4690      	mov	r8, r2
200059cc:	4699      	mov	r9, r3
200059ce:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200059d0:	2e00      	cmp	r6, #0
200059d2:	f000 8423 	beq.w	2000621c <_dtoa_r+0x85c>
200059d6:	6832      	ldr	r2, [r6, #0]
200059d8:	b182      	cbz	r2, 200059fc <_dtoa_r+0x3c>
200059da:	6a61      	ldr	r1, [r4, #36]	; 0x24
200059dc:	f04f 0c01 	mov.w	ip, #1
200059e0:	6876      	ldr	r6, [r6, #4]
200059e2:	4620      	mov	r0, r4
200059e4:	680b      	ldr	r3, [r1, #0]
200059e6:	6056      	str	r6, [r2, #4]
200059e8:	684a      	ldr	r2, [r1, #4]
200059ea:	4619      	mov	r1, r3
200059ec:	fa0c f202 	lsl.w	r2, ip, r2
200059f0:	609a      	str	r2, [r3, #8]
200059f2:	f001 feb9 	bl	20007768 <_Bfree>
200059f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
200059f8:	2200      	movs	r2, #0
200059fa:	601a      	str	r2, [r3, #0]
200059fc:	f1b9 0600 	subs.w	r6, r9, #0
20005a00:	db38      	blt.n	20005a74 <_dtoa_r+0xb4>
20005a02:	2300      	movs	r3, #0
20005a04:	602b      	str	r3, [r5, #0]
20005a06:	f240 0300 	movw	r3, #0
20005a0a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005a0e:	461a      	mov	r2, r3
20005a10:	ea06 0303 	and.w	r3, r6, r3
20005a14:	4293      	cmp	r3, r2
20005a16:	d017      	beq.n	20005a48 <_dtoa_r+0x88>
20005a18:	2200      	movs	r2, #0
20005a1a:	2300      	movs	r3, #0
20005a1c:	4640      	mov	r0, r8
20005a1e:	4649      	mov	r1, r9
20005a20:	e9cd 8906 	strd	r8, r9, [sp, #24]
20005a24:	f002 ff84 	bl	20008930 <__aeabi_dcmpeq>
20005a28:	2800      	cmp	r0, #0
20005a2a:	d029      	beq.n	20005a80 <_dtoa_r+0xc0>
20005a2c:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005a2e:	2301      	movs	r3, #1
20005a30:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005a32:	6003      	str	r3, [r0, #0]
20005a34:	2900      	cmp	r1, #0
20005a36:	f000 80d0 	beq.w	20005bda <_dtoa_r+0x21a>
20005a3a:	4b79      	ldr	r3, [pc, #484]	; (20005c20 <_dtoa_r+0x260>)
20005a3c:	1e58      	subs	r0, r3, #1
20005a3e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005a40:	6013      	str	r3, [r2, #0]
20005a42:	b021      	add	sp, #132	; 0x84
20005a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005a48:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005a4a:	f242 730f 	movw	r3, #9999	; 0x270f
20005a4e:	6003      	str	r3, [r0, #0]
20005a50:	f1b8 0f00 	cmp.w	r8, #0
20005a54:	f000 8095 	beq.w	20005b82 <_dtoa_r+0x1c2>
20005a58:	f249 40b8 	movw	r0, #38072	; 0x94b8
20005a5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a60:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005a62:	2900      	cmp	r1, #0
20005a64:	d0ed      	beq.n	20005a42 <_dtoa_r+0x82>
20005a66:	78c2      	ldrb	r2, [r0, #3]
20005a68:	1cc3      	adds	r3, r0, #3
20005a6a:	2a00      	cmp	r2, #0
20005a6c:	d0e7      	beq.n	20005a3e <_dtoa_r+0x7e>
20005a6e:	f100 0308 	add.w	r3, r0, #8
20005a72:	e7e4      	b.n	20005a3e <_dtoa_r+0x7e>
20005a74:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005a78:	2301      	movs	r3, #1
20005a7a:	46b1      	mov	r9, r6
20005a7c:	602b      	str	r3, [r5, #0]
20005a7e:	e7c2      	b.n	20005a06 <_dtoa_r+0x46>
20005a80:	4620      	mov	r0, r4
20005a82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005a86:	a91e      	add	r1, sp, #120	; 0x78
20005a88:	9100      	str	r1, [sp, #0]
20005a8a:	a91f      	add	r1, sp, #124	; 0x7c
20005a8c:	9101      	str	r1, [sp, #4]
20005a8e:	f001 febd 	bl	2000780c <__d2b>
20005a92:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005a96:	4683      	mov	fp, r0
20005a98:	2d00      	cmp	r5, #0
20005a9a:	d07e      	beq.n	20005b9a <_dtoa_r+0x1da>
20005a9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005aa0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005aa4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005aa6:	3d07      	subs	r5, #7
20005aa8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005aac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005ab0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005ab4:	2300      	movs	r3, #0
20005ab6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005aba:	9319      	str	r3, [sp, #100]	; 0x64
20005abc:	f240 0300 	movw	r3, #0
20005ac0:	2200      	movs	r2, #0
20005ac2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005ac6:	f7fd f8b9 	bl	20002c3c <__aeabi_dsub>
20005aca:	a34f      	add	r3, pc, #316	; (adr r3, 20005c08 <_dtoa_r+0x248>)
20005acc:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ad0:	f7fd fa68 	bl	20002fa4 <__aeabi_dmul>
20005ad4:	a34e      	add	r3, pc, #312	; (adr r3, 20005c10 <_dtoa_r+0x250>)
20005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
20005ada:	f7fd f8b1 	bl	20002c40 <__adddf3>
20005ade:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005ae2:	4628      	mov	r0, r5
20005ae4:	f7fd f9f8 	bl	20002ed8 <__aeabi_i2d>
20005ae8:	a34b      	add	r3, pc, #300	; (adr r3, 20005c18 <_dtoa_r+0x258>)
20005aea:	e9d3 2300 	ldrd	r2, r3, [r3]
20005aee:	f7fd fa59 	bl	20002fa4 <__aeabi_dmul>
20005af2:	4602      	mov	r2, r0
20005af4:	460b      	mov	r3, r1
20005af6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005afa:	f7fd f8a1 	bl	20002c40 <__adddf3>
20005afe:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005b02:	f002 ff47 	bl	20008994 <__aeabi_d2iz>
20005b06:	2200      	movs	r2, #0
20005b08:	2300      	movs	r3, #0
20005b0a:	4606      	mov	r6, r0
20005b0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005b10:	f002 ff18 	bl	20008944 <__aeabi_dcmplt>
20005b14:	b140      	cbz	r0, 20005b28 <_dtoa_r+0x168>
20005b16:	4630      	mov	r0, r6
20005b18:	f7fd f9de 	bl	20002ed8 <__aeabi_i2d>
20005b1c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005b20:	f002 ff06 	bl	20008930 <__aeabi_dcmpeq>
20005b24:	b900      	cbnz	r0, 20005b28 <_dtoa_r+0x168>
20005b26:	3e01      	subs	r6, #1
20005b28:	2e16      	cmp	r6, #22
20005b2a:	d95b      	bls.n	20005be4 <_dtoa_r+0x224>
20005b2c:	2301      	movs	r3, #1
20005b2e:	9318      	str	r3, [sp, #96]	; 0x60
20005b30:	3f01      	subs	r7, #1
20005b32:	ebb7 0a05 	subs.w	sl, r7, r5
20005b36:	bf42      	ittt	mi
20005b38:	f1ca 0a00 	rsbmi	sl, sl, #0
20005b3c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005b40:	f04f 0a00 	movmi.w	sl, #0
20005b44:	d401      	bmi.n	20005b4a <_dtoa_r+0x18a>
20005b46:	2200      	movs	r2, #0
20005b48:	920f      	str	r2, [sp, #60]	; 0x3c
20005b4a:	2e00      	cmp	r6, #0
20005b4c:	f2c0 8371 	blt.w	20006232 <_dtoa_r+0x872>
20005b50:	44b2      	add	sl, r6
20005b52:	2300      	movs	r3, #0
20005b54:	9617      	str	r6, [sp, #92]	; 0x5c
20005b56:	9315      	str	r3, [sp, #84]	; 0x54
20005b58:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005b5a:	2b09      	cmp	r3, #9
20005b5c:	d862      	bhi.n	20005c24 <_dtoa_r+0x264>
20005b5e:	2b05      	cmp	r3, #5
20005b60:	f340 8677 	ble.w	20006852 <_dtoa_r+0xe92>
20005b64:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005b66:	2700      	movs	r7, #0
20005b68:	3804      	subs	r0, #4
20005b6a:	902a      	str	r0, [sp, #168]	; 0xa8
20005b6c:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005b6e:	1e8b      	subs	r3, r1, #2
20005b70:	2b03      	cmp	r3, #3
20005b72:	f200 83dd 	bhi.w	20006330 <_dtoa_r+0x970>
20005b76:	e8df f013 	tbh	[pc, r3, lsl #1]
20005b7a:	03a5      	.short	0x03a5
20005b7c:	03d503d8 	.word	0x03d503d8
20005b80:	03c4      	.short	0x03c4
20005b82:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005b86:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005b8a:	2e00      	cmp	r6, #0
20005b8c:	f47f af64 	bne.w	20005a58 <_dtoa_r+0x98>
20005b90:	f249 40ac 	movw	r0, #38060	; 0x94ac
20005b94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005b98:	e762      	b.n	20005a60 <_dtoa_r+0xa0>
20005b9a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005b9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005b9e:	18fb      	adds	r3, r7, r3
20005ba0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005ba4:	1c9d      	adds	r5, r3, #2
20005ba6:	2d20      	cmp	r5, #32
20005ba8:	bfdc      	itt	le
20005baa:	f1c5 0020 	rsble	r0, r5, #32
20005bae:	fa08 f000 	lslle.w	r0, r8, r0
20005bb2:	dd08      	ble.n	20005bc6 <_dtoa_r+0x206>
20005bb4:	3b1e      	subs	r3, #30
20005bb6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005bba:	fa16 f202 	lsls.w	r2, r6, r2
20005bbe:	fa28 f303 	lsr.w	r3, r8, r3
20005bc2:	ea42 0003 	orr.w	r0, r2, r3
20005bc6:	f7fd f977 	bl	20002eb8 <__aeabi_ui2d>
20005bca:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005bce:	2201      	movs	r2, #1
20005bd0:	3d03      	subs	r5, #3
20005bd2:	9219      	str	r2, [sp, #100]	; 0x64
20005bd4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005bd8:	e770      	b.n	20005abc <_dtoa_r+0xfc>
20005bda:	f249 40a8 	movw	r0, #38056	; 0x94a8
20005bde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005be2:	e72e      	b.n	20005a42 <_dtoa_r+0x82>
20005be4:	f249 5360 	movw	r3, #38240	; 0x9560
20005be8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005bf0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
20005bf8:	f002 fea4 	bl	20008944 <__aeabi_dcmplt>
20005bfc:	2800      	cmp	r0, #0
20005bfe:	f040 8320 	bne.w	20006242 <_dtoa_r+0x882>
20005c02:	9018      	str	r0, [sp, #96]	; 0x60
20005c04:	e794      	b.n	20005b30 <_dtoa_r+0x170>
20005c06:	bf00      	nop
20005c08:	636f4361 	.word	0x636f4361
20005c0c:	3fd287a7 	.word	0x3fd287a7
20005c10:	8b60c8b3 	.word	0x8b60c8b3
20005c14:	3fc68a28 	.word	0x3fc68a28
20005c18:	509f79fb 	.word	0x509f79fb
20005c1c:	3fd34413 	.word	0x3fd34413
20005c20:	200094a9 	.word	0x200094a9
20005c24:	2300      	movs	r3, #0
20005c26:	f04f 30ff 	mov.w	r0, #4294967295
20005c2a:	461f      	mov	r7, r3
20005c2c:	2101      	movs	r1, #1
20005c2e:	932a      	str	r3, [sp, #168]	; 0xa8
20005c30:	9011      	str	r0, [sp, #68]	; 0x44
20005c32:	9116      	str	r1, [sp, #88]	; 0x58
20005c34:	9008      	str	r0, [sp, #32]
20005c36:	932b      	str	r3, [sp, #172]	; 0xac
20005c38:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005c3a:	2300      	movs	r3, #0
20005c3c:	606b      	str	r3, [r5, #4]
20005c3e:	4620      	mov	r0, r4
20005c40:	6869      	ldr	r1, [r5, #4]
20005c42:	f001 fdad 	bl	200077a0 <_Balloc>
20005c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005c48:	6028      	str	r0, [r5, #0]
20005c4a:	681b      	ldr	r3, [r3, #0]
20005c4c:	9310      	str	r3, [sp, #64]	; 0x40
20005c4e:	2f00      	cmp	r7, #0
20005c50:	f000 815b 	beq.w	20005f0a <_dtoa_r+0x54a>
20005c54:	2e00      	cmp	r6, #0
20005c56:	f340 842a 	ble.w	200064ae <_dtoa_r+0xaee>
20005c5a:	f249 5360 	movw	r3, #38240	; 0x9560
20005c5e:	f006 020f 	and.w	r2, r6, #15
20005c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c66:	1135      	asrs	r5, r6, #4
20005c68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005c6c:	f015 0f10 	tst.w	r5, #16
20005c70:	e9d3 0100 	ldrd	r0, r1, [r3]
20005c74:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005c78:	f000 82e7 	beq.w	2000624a <_dtoa_r+0x88a>
20005c7c:	f249 6338 	movw	r3, #38456	; 0x9638
20005c80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c88:	f005 050f 	and.w	r5, r5, #15
20005c8c:	f04f 0803 	mov.w	r8, #3
20005c90:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005c94:	f7fd fab0 	bl	200031f8 <__aeabi_ddiv>
20005c98:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20005c9c:	b1bd      	cbz	r5, 20005cce <_dtoa_r+0x30e>
20005c9e:	f249 6738 	movw	r7, #38456	; 0x9638
20005ca2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005ca6:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005caa:	f015 0f01 	tst.w	r5, #1
20005cae:	4610      	mov	r0, r2
20005cb0:	4619      	mov	r1, r3
20005cb2:	d007      	beq.n	20005cc4 <_dtoa_r+0x304>
20005cb4:	e9d7 2300 	ldrd	r2, r3, [r7]
20005cb8:	f108 0801 	add.w	r8, r8, #1
20005cbc:	f7fd f972 	bl	20002fa4 <__aeabi_dmul>
20005cc0:	4602      	mov	r2, r0
20005cc2:	460b      	mov	r3, r1
20005cc4:	3708      	adds	r7, #8
20005cc6:	106d      	asrs	r5, r5, #1
20005cc8:	d1ef      	bne.n	20005caa <_dtoa_r+0x2ea>
20005cca:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20005cce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005cd2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20005cd6:	f7fd fa8f 	bl	200031f8 <__aeabi_ddiv>
20005cda:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005cde:	9918      	ldr	r1, [sp, #96]	; 0x60
20005ce0:	2900      	cmp	r1, #0
20005ce2:	f000 80de 	beq.w	20005ea2 <_dtoa_r+0x4e2>
20005ce6:	f240 0300 	movw	r3, #0
20005cea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005cee:	2200      	movs	r2, #0
20005cf0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20005cf4:	f04f 0500 	mov.w	r5, #0
20005cf8:	f002 fe24 	bl	20008944 <__aeabi_dcmplt>
20005cfc:	b108      	cbz	r0, 20005d02 <_dtoa_r+0x342>
20005cfe:	f04f 0501 	mov.w	r5, #1
20005d02:	9a08      	ldr	r2, [sp, #32]
20005d04:	2a00      	cmp	r2, #0
20005d06:	bfd4      	ite	le
20005d08:	2500      	movle	r5, #0
20005d0a:	f005 0501 	andgt.w	r5, r5, #1
20005d0e:	2d00      	cmp	r5, #0
20005d10:	f000 80c7 	beq.w	20005ea2 <_dtoa_r+0x4e2>
20005d14:	9b11      	ldr	r3, [sp, #68]	; 0x44
20005d16:	2b00      	cmp	r3, #0
20005d18:	f340 80f5 	ble.w	20005f06 <_dtoa_r+0x546>
20005d1c:	f240 0300 	movw	r3, #0
20005d20:	2200      	movs	r2, #0
20005d22:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005d26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d2a:	f7fd f93b 	bl	20002fa4 <__aeabi_dmul>
20005d2e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005d32:	f108 0001 	add.w	r0, r8, #1
20005d36:	1e71      	subs	r1, r6, #1
20005d38:	9112      	str	r1, [sp, #72]	; 0x48
20005d3a:	f7fd f8cd 	bl	20002ed8 <__aeabi_i2d>
20005d3e:	4602      	mov	r2, r0
20005d40:	460b      	mov	r3, r1
20005d42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d46:	f7fd f92d 	bl	20002fa4 <__aeabi_dmul>
20005d4a:	f240 0300 	movw	r3, #0
20005d4e:	2200      	movs	r2, #0
20005d50:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005d54:	f7fc ff74 	bl	20002c40 <__adddf3>
20005d58:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20005d5c:	4680      	mov	r8, r0
20005d5e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20005d62:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005d64:	2b00      	cmp	r3, #0
20005d66:	f000 83ad 	beq.w	200064c4 <_dtoa_r+0xb04>
20005d6a:	f249 5360 	movw	r3, #38240	; 0x9560
20005d6e:	f240 0100 	movw	r1, #0
20005d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d76:	2000      	movs	r0, #0
20005d78:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20005d7c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005d80:	f8cd c00c 	str.w	ip, [sp, #12]
20005d84:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20005d88:	f7fd fa36 	bl	200031f8 <__aeabi_ddiv>
20005d8c:	4642      	mov	r2, r8
20005d8e:	464b      	mov	r3, r9
20005d90:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005d92:	f7fc ff53 	bl	20002c3c <__aeabi_dsub>
20005d96:	4680      	mov	r8, r0
20005d98:	4689      	mov	r9, r1
20005d9a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005d9e:	f002 fdf9 	bl	20008994 <__aeabi_d2iz>
20005da2:	4607      	mov	r7, r0
20005da4:	f7fd f898 	bl	20002ed8 <__aeabi_i2d>
20005da8:	4602      	mov	r2, r0
20005daa:	460b      	mov	r3, r1
20005dac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005db0:	f7fc ff44 	bl	20002c3c <__aeabi_dsub>
20005db4:	f107 0330 	add.w	r3, r7, #48	; 0x30
20005db8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005dbc:	4640      	mov	r0, r8
20005dbe:	f805 3b01 	strb.w	r3, [r5], #1
20005dc2:	4649      	mov	r1, r9
20005dc4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005dc8:	f002 fdda 	bl	20008980 <__aeabi_dcmpgt>
20005dcc:	2800      	cmp	r0, #0
20005dce:	f040 8213 	bne.w	200061f8 <_dtoa_r+0x838>
20005dd2:	f240 0100 	movw	r1, #0
20005dd6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005dda:	2000      	movs	r0, #0
20005ddc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005de0:	f7fc ff2c 	bl	20002c3c <__aeabi_dsub>
20005de4:	4602      	mov	r2, r0
20005de6:	460b      	mov	r3, r1
20005de8:	4640      	mov	r0, r8
20005dea:	4649      	mov	r1, r9
20005dec:	f002 fdc8 	bl	20008980 <__aeabi_dcmpgt>
20005df0:	f8dd c00c 	ldr.w	ip, [sp, #12]
20005df4:	2800      	cmp	r0, #0
20005df6:	f040 83e7 	bne.w	200065c8 <_dtoa_r+0xc08>
20005dfa:	f1bc 0f01 	cmp.w	ip, #1
20005dfe:	f340 8082 	ble.w	20005f06 <_dtoa_r+0x546>
20005e02:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20005e06:	2701      	movs	r7, #1
20005e08:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20005e0c:	961d      	str	r6, [sp, #116]	; 0x74
20005e0e:	4666      	mov	r6, ip
20005e10:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20005e14:	940c      	str	r4, [sp, #48]	; 0x30
20005e16:	e010      	b.n	20005e3a <_dtoa_r+0x47a>
20005e18:	f240 0100 	movw	r1, #0
20005e1c:	2000      	movs	r0, #0
20005e1e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005e22:	f7fc ff0b 	bl	20002c3c <__aeabi_dsub>
20005e26:	4642      	mov	r2, r8
20005e28:	464b      	mov	r3, r9
20005e2a:	f002 fd8b 	bl	20008944 <__aeabi_dcmplt>
20005e2e:	2800      	cmp	r0, #0
20005e30:	f040 83c7 	bne.w	200065c2 <_dtoa_r+0xc02>
20005e34:	42b7      	cmp	r7, r6
20005e36:	f280 848b 	bge.w	20006750 <_dtoa_r+0xd90>
20005e3a:	f240 0300 	movw	r3, #0
20005e3e:	4640      	mov	r0, r8
20005e40:	4649      	mov	r1, r9
20005e42:	2200      	movs	r2, #0
20005e44:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e48:	3501      	adds	r5, #1
20005e4a:	f7fd f8ab 	bl	20002fa4 <__aeabi_dmul>
20005e4e:	f240 0300 	movw	r3, #0
20005e52:	2200      	movs	r2, #0
20005e54:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005e58:	4680      	mov	r8, r0
20005e5a:	4689      	mov	r9, r1
20005e5c:	4650      	mov	r0, sl
20005e5e:	4659      	mov	r1, fp
20005e60:	f7fd f8a0 	bl	20002fa4 <__aeabi_dmul>
20005e64:	468b      	mov	fp, r1
20005e66:	4682      	mov	sl, r0
20005e68:	f002 fd94 	bl	20008994 <__aeabi_d2iz>
20005e6c:	4604      	mov	r4, r0
20005e6e:	f7fd f833 	bl	20002ed8 <__aeabi_i2d>
20005e72:	3430      	adds	r4, #48	; 0x30
20005e74:	4602      	mov	r2, r0
20005e76:	460b      	mov	r3, r1
20005e78:	4650      	mov	r0, sl
20005e7a:	4659      	mov	r1, fp
20005e7c:	f7fc fede 	bl	20002c3c <__aeabi_dsub>
20005e80:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005e82:	464b      	mov	r3, r9
20005e84:	55d4      	strb	r4, [r2, r7]
20005e86:	4642      	mov	r2, r8
20005e88:	3701      	adds	r7, #1
20005e8a:	4682      	mov	sl, r0
20005e8c:	468b      	mov	fp, r1
20005e8e:	f002 fd59 	bl	20008944 <__aeabi_dcmplt>
20005e92:	4652      	mov	r2, sl
20005e94:	465b      	mov	r3, fp
20005e96:	2800      	cmp	r0, #0
20005e98:	d0be      	beq.n	20005e18 <_dtoa_r+0x458>
20005e9a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005e9e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005ea0:	e1aa      	b.n	200061f8 <_dtoa_r+0x838>
20005ea2:	4640      	mov	r0, r8
20005ea4:	f7fd f818 	bl	20002ed8 <__aeabi_i2d>
20005ea8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005eac:	f7fd f87a 	bl	20002fa4 <__aeabi_dmul>
20005eb0:	f240 0300 	movw	r3, #0
20005eb4:	2200      	movs	r2, #0
20005eb6:	f2c4 031c 	movt	r3, #16412	; 0x401c
20005eba:	f7fc fec1 	bl	20002c40 <__adddf3>
20005ebe:	9a08      	ldr	r2, [sp, #32]
20005ec0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20005ec4:	4680      	mov	r8, r0
20005ec6:	46a9      	mov	r9, r5
20005ec8:	2a00      	cmp	r2, #0
20005eca:	f040 82ec 	bne.w	200064a6 <_dtoa_r+0xae6>
20005ece:	f240 0300 	movw	r3, #0
20005ed2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ed6:	2200      	movs	r2, #0
20005ed8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20005edc:	f7fc feae 	bl	20002c3c <__aeabi_dsub>
20005ee0:	4642      	mov	r2, r8
20005ee2:	462b      	mov	r3, r5
20005ee4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005ee8:	f002 fd4a 	bl	20008980 <__aeabi_dcmpgt>
20005eec:	2800      	cmp	r0, #0
20005eee:	f040 824a 	bne.w	20006386 <_dtoa_r+0x9c6>
20005ef2:	4642      	mov	r2, r8
20005ef4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005ef8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20005efc:	f002 fd22 	bl	20008944 <__aeabi_dcmplt>
20005f00:	2800      	cmp	r0, #0
20005f02:	f040 81d5 	bne.w	200062b0 <_dtoa_r+0x8f0>
20005f06:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20005f0a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005f0c:	ea6f 0703 	mvn.w	r7, r3
20005f10:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20005f14:	2e0e      	cmp	r6, #14
20005f16:	bfcc      	ite	gt
20005f18:	2700      	movgt	r7, #0
20005f1a:	f007 0701 	andle.w	r7, r7, #1
20005f1e:	2f00      	cmp	r7, #0
20005f20:	f000 80b7 	beq.w	20006092 <_dtoa_r+0x6d2>
20005f24:	982b      	ldr	r0, [sp, #172]	; 0xac
20005f26:	f249 5360 	movw	r3, #38240	; 0x9560
20005f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f2e:	9908      	ldr	r1, [sp, #32]
20005f30:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005f34:	0fc2      	lsrs	r2, r0, #31
20005f36:	2900      	cmp	r1, #0
20005f38:	bfcc      	ite	gt
20005f3a:	2200      	movgt	r2, #0
20005f3c:	f002 0201 	andle.w	r2, r2, #1
20005f40:	e9d3 0100 	ldrd	r0, r1, [r3]
20005f44:	e9cd 0104 	strd	r0, r1, [sp, #16]
20005f48:	2a00      	cmp	r2, #0
20005f4a:	f040 81a0 	bne.w	2000628e <_dtoa_r+0x8ce>
20005f4e:	4602      	mov	r2, r0
20005f50:	460b      	mov	r3, r1
20005f52:	4640      	mov	r0, r8
20005f54:	4649      	mov	r1, r9
20005f56:	f7fd f94f 	bl	200031f8 <__aeabi_ddiv>
20005f5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005f5c:	f002 fd1a 	bl	20008994 <__aeabi_d2iz>
20005f60:	4682      	mov	sl, r0
20005f62:	f7fc ffb9 	bl	20002ed8 <__aeabi_i2d>
20005f66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005f6a:	f7fd f81b 	bl	20002fa4 <__aeabi_dmul>
20005f6e:	4602      	mov	r2, r0
20005f70:	460b      	mov	r3, r1
20005f72:	4640      	mov	r0, r8
20005f74:	4649      	mov	r1, r9
20005f76:	f7fc fe61 	bl	20002c3c <__aeabi_dsub>
20005f7a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20005f7e:	f805 3b01 	strb.w	r3, [r5], #1
20005f82:	9a08      	ldr	r2, [sp, #32]
20005f84:	2a01      	cmp	r2, #1
20005f86:	4680      	mov	r8, r0
20005f88:	4689      	mov	r9, r1
20005f8a:	d052      	beq.n	20006032 <_dtoa_r+0x672>
20005f8c:	f240 0300 	movw	r3, #0
20005f90:	2200      	movs	r2, #0
20005f92:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005f96:	f7fd f805 	bl	20002fa4 <__aeabi_dmul>
20005f9a:	2200      	movs	r2, #0
20005f9c:	2300      	movs	r3, #0
20005f9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20005fa2:	f002 fcc5 	bl	20008930 <__aeabi_dcmpeq>
20005fa6:	2800      	cmp	r0, #0
20005fa8:	f040 81eb 	bne.w	20006382 <_dtoa_r+0x9c2>
20005fac:	9810      	ldr	r0, [sp, #64]	; 0x40
20005fae:	f04f 0801 	mov.w	r8, #1
20005fb2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20005fb6:	46a3      	mov	fp, r4
20005fb8:	1c87      	adds	r7, r0, #2
20005fba:	960f      	str	r6, [sp, #60]	; 0x3c
20005fbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
20005fc0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20005fc4:	e00a      	b.n	20005fdc <_dtoa_r+0x61c>
20005fc6:	f7fc ffed 	bl	20002fa4 <__aeabi_dmul>
20005fca:	2200      	movs	r2, #0
20005fcc:	2300      	movs	r3, #0
20005fce:	4604      	mov	r4, r0
20005fd0:	460d      	mov	r5, r1
20005fd2:	f002 fcad 	bl	20008930 <__aeabi_dcmpeq>
20005fd6:	2800      	cmp	r0, #0
20005fd8:	f040 81ce 	bne.w	20006378 <_dtoa_r+0x9b8>
20005fdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005fe0:	4620      	mov	r0, r4
20005fe2:	4629      	mov	r1, r5
20005fe4:	f108 0801 	add.w	r8, r8, #1
20005fe8:	f7fd f906 	bl	200031f8 <__aeabi_ddiv>
20005fec:	463e      	mov	r6, r7
20005fee:	f002 fcd1 	bl	20008994 <__aeabi_d2iz>
20005ff2:	4682      	mov	sl, r0
20005ff4:	f7fc ff70 	bl	20002ed8 <__aeabi_i2d>
20005ff8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20005ffc:	f7fc ffd2 	bl	20002fa4 <__aeabi_dmul>
20006000:	4602      	mov	r2, r0
20006002:	460b      	mov	r3, r1
20006004:	4620      	mov	r0, r4
20006006:	4629      	mov	r1, r5
20006008:	f7fc fe18 	bl	20002c3c <__aeabi_dsub>
2000600c:	2200      	movs	r2, #0
2000600e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006012:	f807 cc01 	strb.w	ip, [r7, #-1]
20006016:	3701      	adds	r7, #1
20006018:	45c1      	cmp	r9, r8
2000601a:	f240 0300 	movw	r3, #0
2000601e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006022:	d1d0      	bne.n	20005fc6 <_dtoa_r+0x606>
20006024:	4635      	mov	r5, r6
20006026:	465c      	mov	r4, fp
20006028:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000602a:	4680      	mov	r8, r0
2000602c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006030:	4689      	mov	r9, r1
20006032:	4642      	mov	r2, r8
20006034:	464b      	mov	r3, r9
20006036:	4640      	mov	r0, r8
20006038:	4649      	mov	r1, r9
2000603a:	f7fc fe01 	bl	20002c40 <__adddf3>
2000603e:	4680      	mov	r8, r0
20006040:	4689      	mov	r9, r1
20006042:	4642      	mov	r2, r8
20006044:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006048:	464b      	mov	r3, r9
2000604a:	f002 fc7b 	bl	20008944 <__aeabi_dcmplt>
2000604e:	b960      	cbnz	r0, 2000606a <_dtoa_r+0x6aa>
20006050:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006054:	4642      	mov	r2, r8
20006056:	464b      	mov	r3, r9
20006058:	f002 fc6a 	bl	20008930 <__aeabi_dcmpeq>
2000605c:	2800      	cmp	r0, #0
2000605e:	f000 8190 	beq.w	20006382 <_dtoa_r+0x9c2>
20006062:	f01a 0f01 	tst.w	sl, #1
20006066:	f000 818c 	beq.w	20006382 <_dtoa_r+0x9c2>
2000606a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000606c:	e000      	b.n	20006070 <_dtoa_r+0x6b0>
2000606e:	461d      	mov	r5, r3
20006070:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006074:	1e6b      	subs	r3, r5, #1
20006076:	2a39      	cmp	r2, #57	; 0x39
20006078:	f040 8367 	bne.w	2000674a <_dtoa_r+0xd8a>
2000607c:	428b      	cmp	r3, r1
2000607e:	d1f6      	bne.n	2000606e <_dtoa_r+0x6ae>
20006080:	9910      	ldr	r1, [sp, #64]	; 0x40
20006082:	2330      	movs	r3, #48	; 0x30
20006084:	3601      	adds	r6, #1
20006086:	2231      	movs	r2, #49	; 0x31
20006088:	700b      	strb	r3, [r1, #0]
2000608a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000608c:	701a      	strb	r2, [r3, #0]
2000608e:	9612      	str	r6, [sp, #72]	; 0x48
20006090:	e0b2      	b.n	200061f8 <_dtoa_r+0x838>
20006092:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006094:	2a00      	cmp	r2, #0
20006096:	f040 80df 	bne.w	20006258 <_dtoa_r+0x898>
2000609a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000609c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000609e:	920c      	str	r2, [sp, #48]	; 0x30
200060a0:	2d00      	cmp	r5, #0
200060a2:	bfd4      	ite	le
200060a4:	2300      	movle	r3, #0
200060a6:	2301      	movgt	r3, #1
200060a8:	f1ba 0f00 	cmp.w	sl, #0
200060ac:	bfd4      	ite	le
200060ae:	2300      	movle	r3, #0
200060b0:	f003 0301 	andgt.w	r3, r3, #1
200060b4:	b14b      	cbz	r3, 200060ca <_dtoa_r+0x70a>
200060b6:	45aa      	cmp	sl, r5
200060b8:	bfb4      	ite	lt
200060ba:	4653      	movlt	r3, sl
200060bc:	462b      	movge	r3, r5
200060be:	980f      	ldr	r0, [sp, #60]	; 0x3c
200060c0:	ebc3 0a0a 	rsb	sl, r3, sl
200060c4:	1aed      	subs	r5, r5, r3
200060c6:	1ac0      	subs	r0, r0, r3
200060c8:	900f      	str	r0, [sp, #60]	; 0x3c
200060ca:	9915      	ldr	r1, [sp, #84]	; 0x54
200060cc:	2900      	cmp	r1, #0
200060ce:	dd1c      	ble.n	2000610a <_dtoa_r+0x74a>
200060d0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200060d2:	2a00      	cmp	r2, #0
200060d4:	f000 82e9 	beq.w	200066aa <_dtoa_r+0xcea>
200060d8:	2f00      	cmp	r7, #0
200060da:	dd12      	ble.n	20006102 <_dtoa_r+0x742>
200060dc:	990c      	ldr	r1, [sp, #48]	; 0x30
200060de:	463a      	mov	r2, r7
200060e0:	4620      	mov	r0, r4
200060e2:	f001 fdbd 	bl	20007c60 <__pow5mult>
200060e6:	465a      	mov	r2, fp
200060e8:	900c      	str	r0, [sp, #48]	; 0x30
200060ea:	4620      	mov	r0, r4
200060ec:	990c      	ldr	r1, [sp, #48]	; 0x30
200060ee:	f001 fccf 	bl	20007a90 <__multiply>
200060f2:	4659      	mov	r1, fp
200060f4:	4603      	mov	r3, r0
200060f6:	4620      	mov	r0, r4
200060f8:	9303      	str	r3, [sp, #12]
200060fa:	f001 fb35 	bl	20007768 <_Bfree>
200060fe:	9b03      	ldr	r3, [sp, #12]
20006100:	469b      	mov	fp, r3
20006102:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006104:	1bda      	subs	r2, r3, r7
20006106:	f040 8311 	bne.w	2000672c <_dtoa_r+0xd6c>
2000610a:	2101      	movs	r1, #1
2000610c:	4620      	mov	r0, r4
2000610e:	f001 fd59 	bl	20007bc4 <__i2b>
20006112:	9006      	str	r0, [sp, #24]
20006114:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006116:	2800      	cmp	r0, #0
20006118:	dd05      	ble.n	20006126 <_dtoa_r+0x766>
2000611a:	9906      	ldr	r1, [sp, #24]
2000611c:	4620      	mov	r0, r4
2000611e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006120:	f001 fd9e 	bl	20007c60 <__pow5mult>
20006124:	9006      	str	r0, [sp, #24]
20006126:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006128:	2901      	cmp	r1, #1
2000612a:	f340 810a 	ble.w	20006342 <_dtoa_r+0x982>
2000612e:	2700      	movs	r7, #0
20006130:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006132:	2b00      	cmp	r3, #0
20006134:	f040 8261 	bne.w	200065fa <_dtoa_r+0xc3a>
20006138:	2301      	movs	r3, #1
2000613a:	4453      	add	r3, sl
2000613c:	f013 031f 	ands.w	r3, r3, #31
20006140:	f040 812a 	bne.w	20006398 <_dtoa_r+0x9d8>
20006144:	231c      	movs	r3, #28
20006146:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006148:	449a      	add	sl, r3
2000614a:	18ed      	adds	r5, r5, r3
2000614c:	18d2      	adds	r2, r2, r3
2000614e:	920f      	str	r2, [sp, #60]	; 0x3c
20006150:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006152:	2b00      	cmp	r3, #0
20006154:	dd05      	ble.n	20006162 <_dtoa_r+0x7a2>
20006156:	4659      	mov	r1, fp
20006158:	461a      	mov	r2, r3
2000615a:	4620      	mov	r0, r4
2000615c:	f001 fc3a 	bl	200079d4 <__lshift>
20006160:	4683      	mov	fp, r0
20006162:	f1ba 0f00 	cmp.w	sl, #0
20006166:	dd05      	ble.n	20006174 <_dtoa_r+0x7b4>
20006168:	9906      	ldr	r1, [sp, #24]
2000616a:	4652      	mov	r2, sl
2000616c:	4620      	mov	r0, r4
2000616e:	f001 fc31 	bl	200079d4 <__lshift>
20006172:	9006      	str	r0, [sp, #24]
20006174:	9818      	ldr	r0, [sp, #96]	; 0x60
20006176:	2800      	cmp	r0, #0
20006178:	f040 8229 	bne.w	200065ce <_dtoa_r+0xc0e>
2000617c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000617e:	9908      	ldr	r1, [sp, #32]
20006180:	2802      	cmp	r0, #2
20006182:	bfd4      	ite	le
20006184:	2300      	movle	r3, #0
20006186:	2301      	movgt	r3, #1
20006188:	2900      	cmp	r1, #0
2000618a:	bfcc      	ite	gt
2000618c:	2300      	movgt	r3, #0
2000618e:	f003 0301 	andle.w	r3, r3, #1
20006192:	2b00      	cmp	r3, #0
20006194:	f000 810c 	beq.w	200063b0 <_dtoa_r+0x9f0>
20006198:	2900      	cmp	r1, #0
2000619a:	f040 808c 	bne.w	200062b6 <_dtoa_r+0x8f6>
2000619e:	2205      	movs	r2, #5
200061a0:	9906      	ldr	r1, [sp, #24]
200061a2:	9b08      	ldr	r3, [sp, #32]
200061a4:	4620      	mov	r0, r4
200061a6:	f001 fd17 	bl	20007bd8 <__multadd>
200061aa:	9006      	str	r0, [sp, #24]
200061ac:	4658      	mov	r0, fp
200061ae:	9906      	ldr	r1, [sp, #24]
200061b0:	f001 f9a0 	bl	200074f4 <__mcmp>
200061b4:	2800      	cmp	r0, #0
200061b6:	dd7e      	ble.n	200062b6 <_dtoa_r+0x8f6>
200061b8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200061ba:	3601      	adds	r6, #1
200061bc:	2700      	movs	r7, #0
200061be:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200061c2:	2331      	movs	r3, #49	; 0x31
200061c4:	f805 3b01 	strb.w	r3, [r5], #1
200061c8:	9906      	ldr	r1, [sp, #24]
200061ca:	4620      	mov	r0, r4
200061cc:	f001 facc 	bl	20007768 <_Bfree>
200061d0:	f1ba 0f00 	cmp.w	sl, #0
200061d4:	f000 80d5 	beq.w	20006382 <_dtoa_r+0x9c2>
200061d8:	1e3b      	subs	r3, r7, #0
200061da:	bf18      	it	ne
200061dc:	2301      	movne	r3, #1
200061de:	4557      	cmp	r7, sl
200061e0:	bf0c      	ite	eq
200061e2:	2300      	moveq	r3, #0
200061e4:	f003 0301 	andne.w	r3, r3, #1
200061e8:	2b00      	cmp	r3, #0
200061ea:	f040 80d0 	bne.w	2000638e <_dtoa_r+0x9ce>
200061ee:	4651      	mov	r1, sl
200061f0:	4620      	mov	r0, r4
200061f2:	f001 fab9 	bl	20007768 <_Bfree>
200061f6:	9612      	str	r6, [sp, #72]	; 0x48
200061f8:	4620      	mov	r0, r4
200061fa:	4659      	mov	r1, fp
200061fc:	f001 fab4 	bl	20007768 <_Bfree>
20006200:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006202:	1c53      	adds	r3, r2, #1
20006204:	2200      	movs	r2, #0
20006206:	702a      	strb	r2, [r5, #0]
20006208:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000620a:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000620c:	6003      	str	r3, [r0, #0]
2000620e:	2900      	cmp	r1, #0
20006210:	f000 81d4 	beq.w	200065bc <_dtoa_r+0xbfc>
20006214:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006216:	9810      	ldr	r0, [sp, #64]	; 0x40
20006218:	6015      	str	r5, [r2, #0]
2000621a:	e412      	b.n	20005a42 <_dtoa_r+0x82>
2000621c:	2010      	movs	r0, #16
2000621e:	f7fd f953 	bl	200034c8 <malloc>
20006222:	60c6      	str	r6, [r0, #12]
20006224:	6046      	str	r6, [r0, #4]
20006226:	6086      	str	r6, [r0, #8]
20006228:	6006      	str	r6, [r0, #0]
2000622a:	4606      	mov	r6, r0
2000622c:	6260      	str	r0, [r4, #36]	; 0x24
2000622e:	f7ff bbd2 	b.w	200059d6 <_dtoa_r+0x16>
20006232:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006234:	4271      	negs	r1, r6
20006236:	2200      	movs	r2, #0
20006238:	9115      	str	r1, [sp, #84]	; 0x54
2000623a:	1b80      	subs	r0, r0, r6
2000623c:	9217      	str	r2, [sp, #92]	; 0x5c
2000623e:	900f      	str	r0, [sp, #60]	; 0x3c
20006240:	e48a      	b.n	20005b58 <_dtoa_r+0x198>
20006242:	2100      	movs	r1, #0
20006244:	3e01      	subs	r6, #1
20006246:	9118      	str	r1, [sp, #96]	; 0x60
20006248:	e472      	b.n	20005b30 <_dtoa_r+0x170>
2000624a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000624e:	f04f 0802 	mov.w	r8, #2
20006252:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006256:	e521      	b.n	20005c9c <_dtoa_r+0x2dc>
20006258:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000625a:	2801      	cmp	r0, #1
2000625c:	f340 826c 	ble.w	20006738 <_dtoa_r+0xd78>
20006260:	9a08      	ldr	r2, [sp, #32]
20006262:	9815      	ldr	r0, [sp, #84]	; 0x54
20006264:	1e53      	subs	r3, r2, #1
20006266:	4298      	cmp	r0, r3
20006268:	f2c0 8258 	blt.w	2000671c <_dtoa_r+0xd5c>
2000626c:	1ac7      	subs	r7, r0, r3
2000626e:	9b08      	ldr	r3, [sp, #32]
20006270:	2b00      	cmp	r3, #0
20006272:	bfa8      	it	ge
20006274:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006276:	f2c0 8273 	blt.w	20006760 <_dtoa_r+0xda0>
2000627a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000627c:	4620      	mov	r0, r4
2000627e:	2101      	movs	r1, #1
20006280:	449a      	add	sl, r3
20006282:	18d2      	adds	r2, r2, r3
20006284:	920f      	str	r2, [sp, #60]	; 0x3c
20006286:	f001 fc9d 	bl	20007bc4 <__i2b>
2000628a:	900c      	str	r0, [sp, #48]	; 0x30
2000628c:	e708      	b.n	200060a0 <_dtoa_r+0x6e0>
2000628e:	9b08      	ldr	r3, [sp, #32]
20006290:	b973      	cbnz	r3, 200062b0 <_dtoa_r+0x8f0>
20006292:	f240 0300 	movw	r3, #0
20006296:	2200      	movs	r2, #0
20006298:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000629c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200062a0:	f7fc fe80 	bl	20002fa4 <__aeabi_dmul>
200062a4:	4642      	mov	r2, r8
200062a6:	464b      	mov	r3, r9
200062a8:	f002 fb60 	bl	2000896c <__aeabi_dcmpge>
200062ac:	2800      	cmp	r0, #0
200062ae:	d06a      	beq.n	20006386 <_dtoa_r+0x9c6>
200062b0:	2200      	movs	r2, #0
200062b2:	9206      	str	r2, [sp, #24]
200062b4:	920c      	str	r2, [sp, #48]	; 0x30
200062b6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200062b8:	2700      	movs	r7, #0
200062ba:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200062be:	43de      	mvns	r6, r3
200062c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200062c2:	e781      	b.n	200061c8 <_dtoa_r+0x808>
200062c4:	2100      	movs	r1, #0
200062c6:	9116      	str	r1, [sp, #88]	; 0x58
200062c8:	982b      	ldr	r0, [sp, #172]	; 0xac
200062ca:	2800      	cmp	r0, #0
200062cc:	f340 819f 	ble.w	2000660e <_dtoa_r+0xc4e>
200062d0:	982b      	ldr	r0, [sp, #172]	; 0xac
200062d2:	4601      	mov	r1, r0
200062d4:	9011      	str	r0, [sp, #68]	; 0x44
200062d6:	9008      	str	r0, [sp, #32]
200062d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
200062da:	2200      	movs	r2, #0
200062dc:	2917      	cmp	r1, #23
200062de:	606a      	str	r2, [r5, #4]
200062e0:	f240 82ab 	bls.w	2000683a <_dtoa_r+0xe7a>
200062e4:	2304      	movs	r3, #4
200062e6:	005b      	lsls	r3, r3, #1
200062e8:	3201      	adds	r2, #1
200062ea:	f103 0014 	add.w	r0, r3, #20
200062ee:	4288      	cmp	r0, r1
200062f0:	d9f9      	bls.n	200062e6 <_dtoa_r+0x926>
200062f2:	9b08      	ldr	r3, [sp, #32]
200062f4:	606a      	str	r2, [r5, #4]
200062f6:	2b0e      	cmp	r3, #14
200062f8:	bf8c      	ite	hi
200062fa:	2700      	movhi	r7, #0
200062fc:	f007 0701 	andls.w	r7, r7, #1
20006300:	e49d      	b.n	20005c3e <_dtoa_r+0x27e>
20006302:	2201      	movs	r2, #1
20006304:	9216      	str	r2, [sp, #88]	; 0x58
20006306:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006308:	18f3      	adds	r3, r6, r3
2000630a:	9311      	str	r3, [sp, #68]	; 0x44
2000630c:	1c59      	adds	r1, r3, #1
2000630e:	2900      	cmp	r1, #0
20006310:	bfc8      	it	gt
20006312:	9108      	strgt	r1, [sp, #32]
20006314:	dce0      	bgt.n	200062d8 <_dtoa_r+0x918>
20006316:	290e      	cmp	r1, #14
20006318:	bf8c      	ite	hi
2000631a:	2700      	movhi	r7, #0
2000631c:	f007 0701 	andls.w	r7, r7, #1
20006320:	9108      	str	r1, [sp, #32]
20006322:	e489      	b.n	20005c38 <_dtoa_r+0x278>
20006324:	2301      	movs	r3, #1
20006326:	9316      	str	r3, [sp, #88]	; 0x58
20006328:	e7ce      	b.n	200062c8 <_dtoa_r+0x908>
2000632a:	2200      	movs	r2, #0
2000632c:	9216      	str	r2, [sp, #88]	; 0x58
2000632e:	e7ea      	b.n	20006306 <_dtoa_r+0x946>
20006330:	f04f 33ff 	mov.w	r3, #4294967295
20006334:	2700      	movs	r7, #0
20006336:	2001      	movs	r0, #1
20006338:	9311      	str	r3, [sp, #68]	; 0x44
2000633a:	9016      	str	r0, [sp, #88]	; 0x58
2000633c:	9308      	str	r3, [sp, #32]
2000633e:	972b      	str	r7, [sp, #172]	; 0xac
20006340:	e47a      	b.n	20005c38 <_dtoa_r+0x278>
20006342:	f1b8 0f00 	cmp.w	r8, #0
20006346:	f47f aef2 	bne.w	2000612e <_dtoa_r+0x76e>
2000634a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
2000634e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006352:	2b00      	cmp	r3, #0
20006354:	f47f aeeb 	bne.w	2000612e <_dtoa_r+0x76e>
20006358:	f240 0300 	movw	r3, #0
2000635c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006360:	ea09 0303 	and.w	r3, r9, r3
20006364:	2b00      	cmp	r3, #0
20006366:	f43f aee2 	beq.w	2000612e <_dtoa_r+0x76e>
2000636a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000636c:	f10a 0a01 	add.w	sl, sl, #1
20006370:	2701      	movs	r7, #1
20006372:	3201      	adds	r2, #1
20006374:	920f      	str	r2, [sp, #60]	; 0x3c
20006376:	e6db      	b.n	20006130 <_dtoa_r+0x770>
20006378:	4635      	mov	r5, r6
2000637a:	465c      	mov	r4, fp
2000637c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000637e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006382:	9612      	str	r6, [sp, #72]	; 0x48
20006384:	e738      	b.n	200061f8 <_dtoa_r+0x838>
20006386:	2000      	movs	r0, #0
20006388:	9006      	str	r0, [sp, #24]
2000638a:	900c      	str	r0, [sp, #48]	; 0x30
2000638c:	e714      	b.n	200061b8 <_dtoa_r+0x7f8>
2000638e:	4639      	mov	r1, r7
20006390:	4620      	mov	r0, r4
20006392:	f001 f9e9 	bl	20007768 <_Bfree>
20006396:	e72a      	b.n	200061ee <_dtoa_r+0x82e>
20006398:	f1c3 0320 	rsb	r3, r3, #32
2000639c:	2b04      	cmp	r3, #4
2000639e:	f340 8254 	ble.w	2000684a <_dtoa_r+0xe8a>
200063a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200063a4:	3b04      	subs	r3, #4
200063a6:	449a      	add	sl, r3
200063a8:	18ed      	adds	r5, r5, r3
200063aa:	18c9      	adds	r1, r1, r3
200063ac:	910f      	str	r1, [sp, #60]	; 0x3c
200063ae:	e6cf      	b.n	20006150 <_dtoa_r+0x790>
200063b0:	9916      	ldr	r1, [sp, #88]	; 0x58
200063b2:	2900      	cmp	r1, #0
200063b4:	f000 8131 	beq.w	2000661a <_dtoa_r+0xc5a>
200063b8:	2d00      	cmp	r5, #0
200063ba:	dd05      	ble.n	200063c8 <_dtoa_r+0xa08>
200063bc:	990c      	ldr	r1, [sp, #48]	; 0x30
200063be:	462a      	mov	r2, r5
200063c0:	4620      	mov	r0, r4
200063c2:	f001 fb07 	bl	200079d4 <__lshift>
200063c6:	900c      	str	r0, [sp, #48]	; 0x30
200063c8:	2f00      	cmp	r7, #0
200063ca:	f040 81ea 	bne.w	200067a2 <_dtoa_r+0xde2>
200063ce:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200063d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200063d4:	2301      	movs	r3, #1
200063d6:	f008 0001 	and.w	r0, r8, #1
200063da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200063dc:	9011      	str	r0, [sp, #68]	; 0x44
200063de:	950f      	str	r5, [sp, #60]	; 0x3c
200063e0:	461d      	mov	r5, r3
200063e2:	960c      	str	r6, [sp, #48]	; 0x30
200063e4:	9906      	ldr	r1, [sp, #24]
200063e6:	4658      	mov	r0, fp
200063e8:	f7ff fa5a 	bl	200058a0 <quorem>
200063ec:	4639      	mov	r1, r7
200063ee:	3030      	adds	r0, #48	; 0x30
200063f0:	900b      	str	r0, [sp, #44]	; 0x2c
200063f2:	4658      	mov	r0, fp
200063f4:	f001 f87e 	bl	200074f4 <__mcmp>
200063f8:	9906      	ldr	r1, [sp, #24]
200063fa:	4652      	mov	r2, sl
200063fc:	4606      	mov	r6, r0
200063fe:	4620      	mov	r0, r4
20006400:	f001 fa6c 	bl	200078dc <__mdiff>
20006404:	68c3      	ldr	r3, [r0, #12]
20006406:	4680      	mov	r8, r0
20006408:	2b00      	cmp	r3, #0
2000640a:	d03d      	beq.n	20006488 <_dtoa_r+0xac8>
2000640c:	f04f 0901 	mov.w	r9, #1
20006410:	4641      	mov	r1, r8
20006412:	4620      	mov	r0, r4
20006414:	f001 f9a8 	bl	20007768 <_Bfree>
20006418:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000641a:	ea59 0101 	orrs.w	r1, r9, r1
2000641e:	d103      	bne.n	20006428 <_dtoa_r+0xa68>
20006420:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006422:	2a00      	cmp	r2, #0
20006424:	f000 81eb 	beq.w	200067fe <_dtoa_r+0xe3e>
20006428:	2e00      	cmp	r6, #0
2000642a:	f2c0 819e 	blt.w	2000676a <_dtoa_r+0xdaa>
2000642e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006430:	4332      	orrs	r2, r6
20006432:	d103      	bne.n	2000643c <_dtoa_r+0xa7c>
20006434:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006436:	2b00      	cmp	r3, #0
20006438:	f000 8197 	beq.w	2000676a <_dtoa_r+0xdaa>
2000643c:	f1b9 0f00 	cmp.w	r9, #0
20006440:	f300 81ce 	bgt.w	200067e0 <_dtoa_r+0xe20>
20006444:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006446:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006448:	f801 2b01 	strb.w	r2, [r1], #1
2000644c:	9b08      	ldr	r3, [sp, #32]
2000644e:	910f      	str	r1, [sp, #60]	; 0x3c
20006450:	429d      	cmp	r5, r3
20006452:	f000 81c2 	beq.w	200067da <_dtoa_r+0xe1a>
20006456:	4659      	mov	r1, fp
20006458:	220a      	movs	r2, #10
2000645a:	2300      	movs	r3, #0
2000645c:	4620      	mov	r0, r4
2000645e:	f001 fbbb 	bl	20007bd8 <__multadd>
20006462:	4557      	cmp	r7, sl
20006464:	4639      	mov	r1, r7
20006466:	4683      	mov	fp, r0
20006468:	d014      	beq.n	20006494 <_dtoa_r+0xad4>
2000646a:	220a      	movs	r2, #10
2000646c:	2300      	movs	r3, #0
2000646e:	4620      	mov	r0, r4
20006470:	3501      	adds	r5, #1
20006472:	f001 fbb1 	bl	20007bd8 <__multadd>
20006476:	4651      	mov	r1, sl
20006478:	220a      	movs	r2, #10
2000647a:	2300      	movs	r3, #0
2000647c:	4607      	mov	r7, r0
2000647e:	4620      	mov	r0, r4
20006480:	f001 fbaa 	bl	20007bd8 <__multadd>
20006484:	4682      	mov	sl, r0
20006486:	e7ad      	b.n	200063e4 <_dtoa_r+0xa24>
20006488:	4658      	mov	r0, fp
2000648a:	4641      	mov	r1, r8
2000648c:	f001 f832 	bl	200074f4 <__mcmp>
20006490:	4681      	mov	r9, r0
20006492:	e7bd      	b.n	20006410 <_dtoa_r+0xa50>
20006494:	4620      	mov	r0, r4
20006496:	220a      	movs	r2, #10
20006498:	2300      	movs	r3, #0
2000649a:	3501      	adds	r5, #1
2000649c:	f001 fb9c 	bl	20007bd8 <__multadd>
200064a0:	4607      	mov	r7, r0
200064a2:	4682      	mov	sl, r0
200064a4:	e79e      	b.n	200063e4 <_dtoa_r+0xa24>
200064a6:	9612      	str	r6, [sp, #72]	; 0x48
200064a8:	f8dd c020 	ldr.w	ip, [sp, #32]
200064ac:	e459      	b.n	20005d62 <_dtoa_r+0x3a2>
200064ae:	4275      	negs	r5, r6
200064b0:	2d00      	cmp	r5, #0
200064b2:	f040 8101 	bne.w	200066b8 <_dtoa_r+0xcf8>
200064b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200064ba:	f04f 0802 	mov.w	r8, #2
200064be:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200064c2:	e40c      	b.n	20005cde <_dtoa_r+0x31e>
200064c4:	f249 5160 	movw	r1, #38240	; 0x9560
200064c8:	4642      	mov	r2, r8
200064ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
200064ce:	464b      	mov	r3, r9
200064d0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200064d4:	f8cd c00c 	str.w	ip, [sp, #12]
200064d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200064da:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200064de:	f7fc fd61 	bl	20002fa4 <__aeabi_dmul>
200064e2:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200064e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064ea:	f002 fa53 	bl	20008994 <__aeabi_d2iz>
200064ee:	4607      	mov	r7, r0
200064f0:	f7fc fcf2 	bl	20002ed8 <__aeabi_i2d>
200064f4:	460b      	mov	r3, r1
200064f6:	4602      	mov	r2, r0
200064f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200064fc:	f7fc fb9e 	bl	20002c3c <__aeabi_dsub>
20006500:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006504:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006508:	f805 3b01 	strb.w	r3, [r5], #1
2000650c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006510:	f1bc 0f01 	cmp.w	ip, #1
20006514:	d029      	beq.n	2000656a <_dtoa_r+0xbaa>
20006516:	46d1      	mov	r9, sl
20006518:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000651c:	46b2      	mov	sl, r6
2000651e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006520:	951c      	str	r5, [sp, #112]	; 0x70
20006522:	2701      	movs	r7, #1
20006524:	4665      	mov	r5, ip
20006526:	46a0      	mov	r8, r4
20006528:	f240 0300 	movw	r3, #0
2000652c:	2200      	movs	r2, #0
2000652e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006532:	f7fc fd37 	bl	20002fa4 <__aeabi_dmul>
20006536:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000653a:	f002 fa2b 	bl	20008994 <__aeabi_d2iz>
2000653e:	4604      	mov	r4, r0
20006540:	f7fc fcca 	bl	20002ed8 <__aeabi_i2d>
20006544:	3430      	adds	r4, #48	; 0x30
20006546:	4602      	mov	r2, r0
20006548:	460b      	mov	r3, r1
2000654a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000654e:	f7fc fb75 	bl	20002c3c <__aeabi_dsub>
20006552:	55f4      	strb	r4, [r6, r7]
20006554:	3701      	adds	r7, #1
20006556:	42af      	cmp	r7, r5
20006558:	d1e6      	bne.n	20006528 <_dtoa_r+0xb68>
2000655a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000655c:	3f01      	subs	r7, #1
2000655e:	4656      	mov	r6, sl
20006560:	4644      	mov	r4, r8
20006562:	46ca      	mov	sl, r9
20006564:	19ed      	adds	r5, r5, r7
20006566:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000656a:	f240 0300 	movw	r3, #0
2000656e:	2200      	movs	r2, #0
20006570:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20006574:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20006578:	f7fc fb62 	bl	20002c40 <__adddf3>
2000657c:	4602      	mov	r2, r0
2000657e:	460b      	mov	r3, r1
20006580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006584:	f002 f9fc 	bl	20008980 <__aeabi_dcmpgt>
20006588:	b9f0      	cbnz	r0, 200065c8 <_dtoa_r+0xc08>
2000658a:	f240 0100 	movw	r1, #0
2000658e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20006592:	2000      	movs	r0, #0
20006594:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006598:	f7fc fb50 	bl	20002c3c <__aeabi_dsub>
2000659c:	4602      	mov	r2, r0
2000659e:	460b      	mov	r3, r1
200065a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200065a4:	f002 f9ce 	bl	20008944 <__aeabi_dcmplt>
200065a8:	2800      	cmp	r0, #0
200065aa:	f43f acac 	beq.w	20005f06 <_dtoa_r+0x546>
200065ae:	462b      	mov	r3, r5
200065b0:	461d      	mov	r5, r3
200065b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200065b6:	2a30      	cmp	r2, #48	; 0x30
200065b8:	d0fa      	beq.n	200065b0 <_dtoa_r+0xbf0>
200065ba:	e61d      	b.n	200061f8 <_dtoa_r+0x838>
200065bc:	9810      	ldr	r0, [sp, #64]	; 0x40
200065be:	f7ff ba40 	b.w	20005a42 <_dtoa_r+0x82>
200065c2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200065c6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200065c8:	9e12      	ldr	r6, [sp, #72]	; 0x48
200065ca:	9910      	ldr	r1, [sp, #64]	; 0x40
200065cc:	e550      	b.n	20006070 <_dtoa_r+0x6b0>
200065ce:	4658      	mov	r0, fp
200065d0:	9906      	ldr	r1, [sp, #24]
200065d2:	f000 ff8f 	bl	200074f4 <__mcmp>
200065d6:	2800      	cmp	r0, #0
200065d8:	f6bf add0 	bge.w	2000617c <_dtoa_r+0x7bc>
200065dc:	4659      	mov	r1, fp
200065de:	4620      	mov	r0, r4
200065e0:	220a      	movs	r2, #10
200065e2:	2300      	movs	r3, #0
200065e4:	f001 faf8 	bl	20007bd8 <__multadd>
200065e8:	9916      	ldr	r1, [sp, #88]	; 0x58
200065ea:	3e01      	subs	r6, #1
200065ec:	4683      	mov	fp, r0
200065ee:	2900      	cmp	r1, #0
200065f0:	f040 8119 	bne.w	20006826 <_dtoa_r+0xe66>
200065f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200065f6:	9208      	str	r2, [sp, #32]
200065f8:	e5c0      	b.n	2000617c <_dtoa_r+0x7bc>
200065fa:	9806      	ldr	r0, [sp, #24]
200065fc:	6903      	ldr	r3, [r0, #16]
200065fe:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006602:	6918      	ldr	r0, [r3, #16]
20006604:	f000 ff24 	bl	20007450 <__hi0bits>
20006608:	f1c0 0320 	rsb	r3, r0, #32
2000660c:	e595      	b.n	2000613a <_dtoa_r+0x77a>
2000660e:	2101      	movs	r1, #1
20006610:	9111      	str	r1, [sp, #68]	; 0x44
20006612:	9108      	str	r1, [sp, #32]
20006614:	912b      	str	r1, [sp, #172]	; 0xac
20006616:	f7ff bb0f 	b.w	20005c38 <_dtoa_r+0x278>
2000661a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000661c:	46b1      	mov	r9, r6
2000661e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006620:	46aa      	mov	sl, r5
20006622:	f8dd 8018 	ldr.w	r8, [sp, #24]
20006626:	9e08      	ldr	r6, [sp, #32]
20006628:	e002      	b.n	20006630 <_dtoa_r+0xc70>
2000662a:	f001 fad5 	bl	20007bd8 <__multadd>
2000662e:	4683      	mov	fp, r0
20006630:	4641      	mov	r1, r8
20006632:	4658      	mov	r0, fp
20006634:	f7ff f934 	bl	200058a0 <quorem>
20006638:	3501      	adds	r5, #1
2000663a:	220a      	movs	r2, #10
2000663c:	2300      	movs	r3, #0
2000663e:	4659      	mov	r1, fp
20006640:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20006644:	f80a c007 	strb.w	ip, [sl, r7]
20006648:	3701      	adds	r7, #1
2000664a:	4620      	mov	r0, r4
2000664c:	42be      	cmp	r6, r7
2000664e:	dcec      	bgt.n	2000662a <_dtoa_r+0xc6a>
20006650:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006654:	464e      	mov	r6, r9
20006656:	2700      	movs	r7, #0
20006658:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000665c:	4659      	mov	r1, fp
2000665e:	2201      	movs	r2, #1
20006660:	4620      	mov	r0, r4
20006662:	f001 f9b7 	bl	200079d4 <__lshift>
20006666:	9906      	ldr	r1, [sp, #24]
20006668:	4683      	mov	fp, r0
2000666a:	f000 ff43 	bl	200074f4 <__mcmp>
2000666e:	2800      	cmp	r0, #0
20006670:	dd0f      	ble.n	20006692 <_dtoa_r+0xcd2>
20006672:	9910      	ldr	r1, [sp, #64]	; 0x40
20006674:	e000      	b.n	20006678 <_dtoa_r+0xcb8>
20006676:	461d      	mov	r5, r3
20006678:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000667c:	1e6b      	subs	r3, r5, #1
2000667e:	2a39      	cmp	r2, #57	; 0x39
20006680:	f040 808c 	bne.w	2000679c <_dtoa_r+0xddc>
20006684:	428b      	cmp	r3, r1
20006686:	d1f6      	bne.n	20006676 <_dtoa_r+0xcb6>
20006688:	9910      	ldr	r1, [sp, #64]	; 0x40
2000668a:	2331      	movs	r3, #49	; 0x31
2000668c:	3601      	adds	r6, #1
2000668e:	700b      	strb	r3, [r1, #0]
20006690:	e59a      	b.n	200061c8 <_dtoa_r+0x808>
20006692:	d103      	bne.n	2000669c <_dtoa_r+0xcdc>
20006694:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006696:	f010 0f01 	tst.w	r0, #1
2000669a:	d1ea      	bne.n	20006672 <_dtoa_r+0xcb2>
2000669c:	462b      	mov	r3, r5
2000669e:	461d      	mov	r5, r3
200066a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200066a4:	2a30      	cmp	r2, #48	; 0x30
200066a6:	d0fa      	beq.n	2000669e <_dtoa_r+0xcde>
200066a8:	e58e      	b.n	200061c8 <_dtoa_r+0x808>
200066aa:	4659      	mov	r1, fp
200066ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
200066ae:	4620      	mov	r0, r4
200066b0:	f001 fad6 	bl	20007c60 <__pow5mult>
200066b4:	4683      	mov	fp, r0
200066b6:	e528      	b.n	2000610a <_dtoa_r+0x74a>
200066b8:	f005 030f 	and.w	r3, r5, #15
200066bc:	f249 5260 	movw	r2, #38240	; 0x9560
200066c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200066c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200066c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200066cc:	e9d3 2300 	ldrd	r2, r3, [r3]
200066d0:	f7fc fc68 	bl	20002fa4 <__aeabi_dmul>
200066d4:	112d      	asrs	r5, r5, #4
200066d6:	bf08      	it	eq
200066d8:	f04f 0802 	moveq.w	r8, #2
200066dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200066e0:	f43f aafd 	beq.w	20005cde <_dtoa_r+0x31e>
200066e4:	f249 6738 	movw	r7, #38456	; 0x9638
200066e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200066ec:	f04f 0802 	mov.w	r8, #2
200066f0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200066f4:	f015 0f01 	tst.w	r5, #1
200066f8:	4610      	mov	r0, r2
200066fa:	4619      	mov	r1, r3
200066fc:	d007      	beq.n	2000670e <_dtoa_r+0xd4e>
200066fe:	e9d7 2300 	ldrd	r2, r3, [r7]
20006702:	f108 0801 	add.w	r8, r8, #1
20006706:	f7fc fc4d 	bl	20002fa4 <__aeabi_dmul>
2000670a:	4602      	mov	r2, r0
2000670c:	460b      	mov	r3, r1
2000670e:	3708      	adds	r7, #8
20006710:	106d      	asrs	r5, r5, #1
20006712:	d1ef      	bne.n	200066f4 <_dtoa_r+0xd34>
20006714:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006718:	f7ff bae1 	b.w	20005cde <_dtoa_r+0x31e>
2000671c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000671e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006720:	1a5b      	subs	r3, r3, r1
20006722:	18c9      	adds	r1, r1, r3
20006724:	18d2      	adds	r2, r2, r3
20006726:	9115      	str	r1, [sp, #84]	; 0x54
20006728:	9217      	str	r2, [sp, #92]	; 0x5c
2000672a:	e5a0      	b.n	2000626e <_dtoa_r+0x8ae>
2000672c:	4659      	mov	r1, fp
2000672e:	4620      	mov	r0, r4
20006730:	f001 fa96 	bl	20007c60 <__pow5mult>
20006734:	4683      	mov	fp, r0
20006736:	e4e8      	b.n	2000610a <_dtoa_r+0x74a>
20006738:	9919      	ldr	r1, [sp, #100]	; 0x64
2000673a:	2900      	cmp	r1, #0
2000673c:	d047      	beq.n	200067ce <_dtoa_r+0xe0e>
2000673e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006742:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006744:	3303      	adds	r3, #3
20006746:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006748:	e597      	b.n	2000627a <_dtoa_r+0x8ba>
2000674a:	3201      	adds	r2, #1
2000674c:	b2d2      	uxtb	r2, r2
2000674e:	e49d      	b.n	2000608c <_dtoa_r+0x6cc>
20006750:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006754:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006758:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000675a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000675c:	f7ff bbd3 	b.w	20005f06 <_dtoa_r+0x546>
20006760:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006762:	2300      	movs	r3, #0
20006764:	9808      	ldr	r0, [sp, #32]
20006766:	1a0d      	subs	r5, r1, r0
20006768:	e587      	b.n	2000627a <_dtoa_r+0x8ba>
2000676a:	f1b9 0f00 	cmp.w	r9, #0
2000676e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006770:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006772:	dd0f      	ble.n	20006794 <_dtoa_r+0xdd4>
20006774:	4659      	mov	r1, fp
20006776:	2201      	movs	r2, #1
20006778:	4620      	mov	r0, r4
2000677a:	f001 f92b 	bl	200079d4 <__lshift>
2000677e:	9906      	ldr	r1, [sp, #24]
20006780:	4683      	mov	fp, r0
20006782:	f000 feb7 	bl	200074f4 <__mcmp>
20006786:	2800      	cmp	r0, #0
20006788:	dd47      	ble.n	2000681a <_dtoa_r+0xe5a>
2000678a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000678c:	2939      	cmp	r1, #57	; 0x39
2000678e:	d031      	beq.n	200067f4 <_dtoa_r+0xe34>
20006790:	3101      	adds	r1, #1
20006792:	910b      	str	r1, [sp, #44]	; 0x2c
20006794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006796:	f805 2b01 	strb.w	r2, [r5], #1
2000679a:	e515      	b.n	200061c8 <_dtoa_r+0x808>
2000679c:	3201      	adds	r2, #1
2000679e:	701a      	strb	r2, [r3, #0]
200067a0:	e512      	b.n	200061c8 <_dtoa_r+0x808>
200067a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200067a4:	4620      	mov	r0, r4
200067a6:	6851      	ldr	r1, [r2, #4]
200067a8:	f000 fffa 	bl	200077a0 <_Balloc>
200067ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200067ae:	f103 010c 	add.w	r1, r3, #12
200067b2:	691a      	ldr	r2, [r3, #16]
200067b4:	3202      	adds	r2, #2
200067b6:	0092      	lsls	r2, r2, #2
200067b8:	4605      	mov	r5, r0
200067ba:	300c      	adds	r0, #12
200067bc:	f7fd f95e 	bl	20003a7c <memcpy>
200067c0:	4620      	mov	r0, r4
200067c2:	4629      	mov	r1, r5
200067c4:	2201      	movs	r2, #1
200067c6:	f001 f905 	bl	200079d4 <__lshift>
200067ca:	4682      	mov	sl, r0
200067cc:	e601      	b.n	200063d2 <_dtoa_r+0xa12>
200067ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200067d0:	9f15      	ldr	r7, [sp, #84]	; 0x54
200067d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067d4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200067d8:	e54f      	b.n	2000627a <_dtoa_r+0x8ba>
200067da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067de:	e73d      	b.n	2000665c <_dtoa_r+0xc9c>
200067e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200067e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200067e4:	2b39      	cmp	r3, #57	; 0x39
200067e6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200067e8:	d004      	beq.n	200067f4 <_dtoa_r+0xe34>
200067ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
200067ec:	1c43      	adds	r3, r0, #1
200067ee:	f805 3b01 	strb.w	r3, [r5], #1
200067f2:	e4e9      	b.n	200061c8 <_dtoa_r+0x808>
200067f4:	2339      	movs	r3, #57	; 0x39
200067f6:	f805 3b01 	strb.w	r3, [r5], #1
200067fa:	9910      	ldr	r1, [sp, #64]	; 0x40
200067fc:	e73c      	b.n	20006678 <_dtoa_r+0xcb8>
200067fe:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006800:	4633      	mov	r3, r6
20006802:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006804:	2839      	cmp	r0, #57	; 0x39
20006806:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006808:	d0f4      	beq.n	200067f4 <_dtoa_r+0xe34>
2000680a:	2b00      	cmp	r3, #0
2000680c:	dd01      	ble.n	20006812 <_dtoa_r+0xe52>
2000680e:	3001      	adds	r0, #1
20006810:	900b      	str	r0, [sp, #44]	; 0x2c
20006812:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006814:	f805 1b01 	strb.w	r1, [r5], #1
20006818:	e4d6      	b.n	200061c8 <_dtoa_r+0x808>
2000681a:	d1bb      	bne.n	20006794 <_dtoa_r+0xdd4>
2000681c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000681e:	f010 0f01 	tst.w	r0, #1
20006822:	d0b7      	beq.n	20006794 <_dtoa_r+0xdd4>
20006824:	e7b1      	b.n	2000678a <_dtoa_r+0xdca>
20006826:	2300      	movs	r3, #0
20006828:	990c      	ldr	r1, [sp, #48]	; 0x30
2000682a:	4620      	mov	r0, r4
2000682c:	220a      	movs	r2, #10
2000682e:	f001 f9d3 	bl	20007bd8 <__multadd>
20006832:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006834:	9308      	str	r3, [sp, #32]
20006836:	900c      	str	r0, [sp, #48]	; 0x30
20006838:	e4a0      	b.n	2000617c <_dtoa_r+0x7bc>
2000683a:	9908      	ldr	r1, [sp, #32]
2000683c:	290e      	cmp	r1, #14
2000683e:	bf8c      	ite	hi
20006840:	2700      	movhi	r7, #0
20006842:	f007 0701 	andls.w	r7, r7, #1
20006846:	f7ff b9fa 	b.w	20005c3e <_dtoa_r+0x27e>
2000684a:	f43f ac81 	beq.w	20006150 <_dtoa_r+0x790>
2000684e:	331c      	adds	r3, #28
20006850:	e479      	b.n	20006146 <_dtoa_r+0x786>
20006852:	2701      	movs	r7, #1
20006854:	f7ff b98a 	b.w	20005b6c <_dtoa_r+0x1ac>

20006858 <_fflush_r>:
20006858:	690b      	ldr	r3, [r1, #16]
2000685a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000685e:	460c      	mov	r4, r1
20006860:	4680      	mov	r8, r0
20006862:	2b00      	cmp	r3, #0
20006864:	d071      	beq.n	2000694a <_fflush_r+0xf2>
20006866:	b110      	cbz	r0, 2000686e <_fflush_r+0x16>
20006868:	6983      	ldr	r3, [r0, #24]
2000686a:	2b00      	cmp	r3, #0
2000686c:	d078      	beq.n	20006960 <_fflush_r+0x108>
2000686e:	f249 43bc 	movw	r3, #38076	; 0x94bc
20006872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006876:	429c      	cmp	r4, r3
20006878:	bf08      	it	eq
2000687a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000687e:	d010      	beq.n	200068a2 <_fflush_r+0x4a>
20006880:	f249 43dc 	movw	r3, #38108	; 0x94dc
20006884:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006888:	429c      	cmp	r4, r3
2000688a:	bf08      	it	eq
2000688c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006890:	d007      	beq.n	200068a2 <_fflush_r+0x4a>
20006892:	f249 43fc 	movw	r3, #38140	; 0x94fc
20006896:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000689a:	429c      	cmp	r4, r3
2000689c:	bf08      	it	eq
2000689e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200068a2:	89a3      	ldrh	r3, [r4, #12]
200068a4:	b21a      	sxth	r2, r3
200068a6:	f012 0f08 	tst.w	r2, #8
200068aa:	d135      	bne.n	20006918 <_fflush_r+0xc0>
200068ac:	6862      	ldr	r2, [r4, #4]
200068ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200068b2:	81a3      	strh	r3, [r4, #12]
200068b4:	2a00      	cmp	r2, #0
200068b6:	dd5e      	ble.n	20006976 <_fflush_r+0x11e>
200068b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200068ba:	2e00      	cmp	r6, #0
200068bc:	d045      	beq.n	2000694a <_fflush_r+0xf2>
200068be:	b29b      	uxth	r3, r3
200068c0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200068c4:	bf18      	it	ne
200068c6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200068c8:	d059      	beq.n	2000697e <_fflush_r+0x126>
200068ca:	f013 0f04 	tst.w	r3, #4
200068ce:	d14a      	bne.n	20006966 <_fflush_r+0x10e>
200068d0:	2300      	movs	r3, #0
200068d2:	4640      	mov	r0, r8
200068d4:	6a21      	ldr	r1, [r4, #32]
200068d6:	462a      	mov	r2, r5
200068d8:	47b0      	blx	r6
200068da:	4285      	cmp	r5, r0
200068dc:	d138      	bne.n	20006950 <_fflush_r+0xf8>
200068de:	89a1      	ldrh	r1, [r4, #12]
200068e0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200068e4:	6922      	ldr	r2, [r4, #16]
200068e6:	f2c0 0300 	movt	r3, #0
200068ea:	ea01 0303 	and.w	r3, r1, r3
200068ee:	2100      	movs	r1, #0
200068f0:	6061      	str	r1, [r4, #4]
200068f2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200068f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200068f8:	81a3      	strh	r3, [r4, #12]
200068fa:	6022      	str	r2, [r4, #0]
200068fc:	bf18      	it	ne
200068fe:	6565      	strne	r5, [r4, #84]	; 0x54
20006900:	b319      	cbz	r1, 2000694a <_fflush_r+0xf2>
20006902:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006906:	4299      	cmp	r1, r3
20006908:	d002      	beq.n	20006910 <_fflush_r+0xb8>
2000690a:	4640      	mov	r0, r8
2000690c:	f000 f998 	bl	20006c40 <_free_r>
20006910:	2000      	movs	r0, #0
20006912:	6360      	str	r0, [r4, #52]	; 0x34
20006914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006918:	6926      	ldr	r6, [r4, #16]
2000691a:	b1b6      	cbz	r6, 2000694a <_fflush_r+0xf2>
2000691c:	6825      	ldr	r5, [r4, #0]
2000691e:	6026      	str	r6, [r4, #0]
20006920:	1bad      	subs	r5, r5, r6
20006922:	f012 0f03 	tst.w	r2, #3
20006926:	bf0c      	ite	eq
20006928:	6963      	ldreq	r3, [r4, #20]
2000692a:	2300      	movne	r3, #0
2000692c:	60a3      	str	r3, [r4, #8]
2000692e:	e00a      	b.n	20006946 <_fflush_r+0xee>
20006930:	4632      	mov	r2, r6
20006932:	462b      	mov	r3, r5
20006934:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006936:	4640      	mov	r0, r8
20006938:	6a21      	ldr	r1, [r4, #32]
2000693a:	47b8      	blx	r7
2000693c:	2800      	cmp	r0, #0
2000693e:	ebc0 0505 	rsb	r5, r0, r5
20006942:	4406      	add	r6, r0
20006944:	dd04      	ble.n	20006950 <_fflush_r+0xf8>
20006946:	2d00      	cmp	r5, #0
20006948:	dcf2      	bgt.n	20006930 <_fflush_r+0xd8>
2000694a:	2000      	movs	r0, #0
2000694c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006950:	89a3      	ldrh	r3, [r4, #12]
20006952:	f04f 30ff 	mov.w	r0, #4294967295
20006956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000695a:	81a3      	strh	r3, [r4, #12]
2000695c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006960:	f000 f8ea 	bl	20006b38 <__sinit>
20006964:	e783      	b.n	2000686e <_fflush_r+0x16>
20006966:	6862      	ldr	r2, [r4, #4]
20006968:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000696a:	1aad      	subs	r5, r5, r2
2000696c:	2b00      	cmp	r3, #0
2000696e:	d0af      	beq.n	200068d0 <_fflush_r+0x78>
20006970:	6c23      	ldr	r3, [r4, #64]	; 0x40
20006972:	1aed      	subs	r5, r5, r3
20006974:	e7ac      	b.n	200068d0 <_fflush_r+0x78>
20006976:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006978:	2a00      	cmp	r2, #0
2000697a:	dc9d      	bgt.n	200068b8 <_fflush_r+0x60>
2000697c:	e7e5      	b.n	2000694a <_fflush_r+0xf2>
2000697e:	2301      	movs	r3, #1
20006980:	4640      	mov	r0, r8
20006982:	6a21      	ldr	r1, [r4, #32]
20006984:	47b0      	blx	r6
20006986:	f1b0 3fff 	cmp.w	r0, #4294967295
2000698a:	4605      	mov	r5, r0
2000698c:	d002      	beq.n	20006994 <_fflush_r+0x13c>
2000698e:	89a3      	ldrh	r3, [r4, #12]
20006990:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006992:	e79a      	b.n	200068ca <_fflush_r+0x72>
20006994:	f8d8 3000 	ldr.w	r3, [r8]
20006998:	2b1d      	cmp	r3, #29
2000699a:	d0d6      	beq.n	2000694a <_fflush_r+0xf2>
2000699c:	89a3      	ldrh	r3, [r4, #12]
2000699e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200069a2:	81a3      	strh	r3, [r4, #12]
200069a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200069a8 <fflush>:
200069a8:	4601      	mov	r1, r0
200069aa:	b128      	cbz	r0, 200069b8 <fflush+0x10>
200069ac:	f249 63dc 	movw	r3, #38620	; 0x96dc
200069b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069b4:	6818      	ldr	r0, [r3, #0]
200069b6:	e74f      	b.n	20006858 <_fflush_r>
200069b8:	f249 433c 	movw	r3, #37948	; 0x943c
200069bc:	f646 0159 	movw	r1, #26713	; 0x6859
200069c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069c8:	6818      	ldr	r0, [r3, #0]
200069ca:	f000 bbb3 	b.w	20007134 <_fwalk_reent>
200069ce:	bf00      	nop

200069d0 <__sfp_lock_acquire>:
200069d0:	4770      	bx	lr
200069d2:	bf00      	nop

200069d4 <__sfp_lock_release>:
200069d4:	4770      	bx	lr
200069d6:	bf00      	nop

200069d8 <__sinit_lock_acquire>:
200069d8:	4770      	bx	lr
200069da:	bf00      	nop

200069dc <__sinit_lock_release>:
200069dc:	4770      	bx	lr
200069de:	bf00      	nop

200069e0 <__fp_lock>:
200069e0:	2000      	movs	r0, #0
200069e2:	4770      	bx	lr

200069e4 <__fp_unlock>:
200069e4:	2000      	movs	r0, #0
200069e6:	4770      	bx	lr

200069e8 <__fp_unlock_all>:
200069e8:	f249 63dc 	movw	r3, #38620	; 0x96dc
200069ec:	f646 11e5 	movw	r1, #27109	; 0x69e5
200069f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200069f8:	6818      	ldr	r0, [r3, #0]
200069fa:	f000 bbc5 	b.w	20007188 <_fwalk>
200069fe:	bf00      	nop

20006a00 <__fp_lock_all>:
20006a00:	f249 63dc 	movw	r3, #38620	; 0x96dc
20006a04:	f646 11e1 	movw	r1, #27105	; 0x69e1
20006a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a10:	6818      	ldr	r0, [r3, #0]
20006a12:	f000 bbb9 	b.w	20007188 <_fwalk>
20006a16:	bf00      	nop

20006a18 <_cleanup_r>:
20006a18:	f248 5149 	movw	r1, #34121	; 0x8549
20006a1c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a20:	f000 bbb2 	b.w	20007188 <_fwalk>

20006a24 <_cleanup>:
20006a24:	f249 433c 	movw	r3, #37948	; 0x943c
20006a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a2c:	6818      	ldr	r0, [r3, #0]
20006a2e:	e7f3      	b.n	20006a18 <_cleanup_r>

20006a30 <std>:
20006a30:	b510      	push	{r4, lr}
20006a32:	4604      	mov	r4, r0
20006a34:	2300      	movs	r3, #0
20006a36:	305c      	adds	r0, #92	; 0x5c
20006a38:	81a1      	strh	r1, [r4, #12]
20006a3a:	4619      	mov	r1, r3
20006a3c:	81e2      	strh	r2, [r4, #14]
20006a3e:	2208      	movs	r2, #8
20006a40:	6023      	str	r3, [r4, #0]
20006a42:	6063      	str	r3, [r4, #4]
20006a44:	60a3      	str	r3, [r4, #8]
20006a46:	6663      	str	r3, [r4, #100]	; 0x64
20006a48:	6123      	str	r3, [r4, #16]
20006a4a:	6163      	str	r3, [r4, #20]
20006a4c:	61a3      	str	r3, [r4, #24]
20006a4e:	f7fd f8dd 	bl	20003c0c <memset>
20006a52:	f248 2009 	movw	r0, #33289	; 0x8209
20006a56:	f248 11cd 	movw	r1, #33229	; 0x81cd
20006a5a:	f248 12a5 	movw	r2, #33189	; 0x81a5
20006a5e:	f248 139d 	movw	r3, #33181	; 0x819d
20006a62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006a66:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006a6a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a72:	6260      	str	r0, [r4, #36]	; 0x24
20006a74:	62a1      	str	r1, [r4, #40]	; 0x28
20006a76:	62e2      	str	r2, [r4, #44]	; 0x2c
20006a78:	6323      	str	r3, [r4, #48]	; 0x30
20006a7a:	6224      	str	r4, [r4, #32]
20006a7c:	bd10      	pop	{r4, pc}
20006a7e:	bf00      	nop

20006a80 <__sfmoreglue>:
20006a80:	b570      	push	{r4, r5, r6, lr}
20006a82:	2568      	movs	r5, #104	; 0x68
20006a84:	460e      	mov	r6, r1
20006a86:	fb05 f501 	mul.w	r5, r5, r1
20006a8a:	f105 010c 	add.w	r1, r5, #12
20006a8e:	f7fc fd23 	bl	200034d8 <_malloc_r>
20006a92:	4604      	mov	r4, r0
20006a94:	b148      	cbz	r0, 20006aaa <__sfmoreglue+0x2a>
20006a96:	f100 030c 	add.w	r3, r0, #12
20006a9a:	2100      	movs	r1, #0
20006a9c:	6046      	str	r6, [r0, #4]
20006a9e:	462a      	mov	r2, r5
20006aa0:	4618      	mov	r0, r3
20006aa2:	6021      	str	r1, [r4, #0]
20006aa4:	60a3      	str	r3, [r4, #8]
20006aa6:	f7fd f8b1 	bl	20003c0c <memset>
20006aaa:	4620      	mov	r0, r4
20006aac:	bd70      	pop	{r4, r5, r6, pc}
20006aae:	bf00      	nop

20006ab0 <__sfp>:
20006ab0:	f249 433c 	movw	r3, #37948	; 0x943c
20006ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ab8:	b570      	push	{r4, r5, r6, lr}
20006aba:	681d      	ldr	r5, [r3, #0]
20006abc:	4606      	mov	r6, r0
20006abe:	69ab      	ldr	r3, [r5, #24]
20006ac0:	2b00      	cmp	r3, #0
20006ac2:	d02a      	beq.n	20006b1a <__sfp+0x6a>
20006ac4:	35d8      	adds	r5, #216	; 0xd8
20006ac6:	686b      	ldr	r3, [r5, #4]
20006ac8:	68ac      	ldr	r4, [r5, #8]
20006aca:	3b01      	subs	r3, #1
20006acc:	d503      	bpl.n	20006ad6 <__sfp+0x26>
20006ace:	e020      	b.n	20006b12 <__sfp+0x62>
20006ad0:	3468      	adds	r4, #104	; 0x68
20006ad2:	3b01      	subs	r3, #1
20006ad4:	d41d      	bmi.n	20006b12 <__sfp+0x62>
20006ad6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006ada:	2a00      	cmp	r2, #0
20006adc:	d1f8      	bne.n	20006ad0 <__sfp+0x20>
20006ade:	2500      	movs	r5, #0
20006ae0:	f04f 33ff 	mov.w	r3, #4294967295
20006ae4:	6665      	str	r5, [r4, #100]	; 0x64
20006ae6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006aea:	81e3      	strh	r3, [r4, #14]
20006aec:	4629      	mov	r1, r5
20006aee:	f04f 0301 	mov.w	r3, #1
20006af2:	6025      	str	r5, [r4, #0]
20006af4:	81a3      	strh	r3, [r4, #12]
20006af6:	2208      	movs	r2, #8
20006af8:	60a5      	str	r5, [r4, #8]
20006afa:	6065      	str	r5, [r4, #4]
20006afc:	6125      	str	r5, [r4, #16]
20006afe:	6165      	str	r5, [r4, #20]
20006b00:	61a5      	str	r5, [r4, #24]
20006b02:	f7fd f883 	bl	20003c0c <memset>
20006b06:	64e5      	str	r5, [r4, #76]	; 0x4c
20006b08:	6365      	str	r5, [r4, #52]	; 0x34
20006b0a:	63a5      	str	r5, [r4, #56]	; 0x38
20006b0c:	64a5      	str	r5, [r4, #72]	; 0x48
20006b0e:	4620      	mov	r0, r4
20006b10:	bd70      	pop	{r4, r5, r6, pc}
20006b12:	6828      	ldr	r0, [r5, #0]
20006b14:	b128      	cbz	r0, 20006b22 <__sfp+0x72>
20006b16:	4605      	mov	r5, r0
20006b18:	e7d5      	b.n	20006ac6 <__sfp+0x16>
20006b1a:	4628      	mov	r0, r5
20006b1c:	f000 f80c 	bl	20006b38 <__sinit>
20006b20:	e7d0      	b.n	20006ac4 <__sfp+0x14>
20006b22:	4630      	mov	r0, r6
20006b24:	2104      	movs	r1, #4
20006b26:	f7ff ffab 	bl	20006a80 <__sfmoreglue>
20006b2a:	6028      	str	r0, [r5, #0]
20006b2c:	2800      	cmp	r0, #0
20006b2e:	d1f2      	bne.n	20006b16 <__sfp+0x66>
20006b30:	230c      	movs	r3, #12
20006b32:	4604      	mov	r4, r0
20006b34:	6033      	str	r3, [r6, #0]
20006b36:	e7ea      	b.n	20006b0e <__sfp+0x5e>

20006b38 <__sinit>:
20006b38:	b570      	push	{r4, r5, r6, lr}
20006b3a:	6986      	ldr	r6, [r0, #24]
20006b3c:	4604      	mov	r4, r0
20006b3e:	b106      	cbz	r6, 20006b42 <__sinit+0xa>
20006b40:	bd70      	pop	{r4, r5, r6, pc}
20006b42:	f646 2319 	movw	r3, #27161	; 0x6a19
20006b46:	2501      	movs	r5, #1
20006b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b4c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006b50:	6283      	str	r3, [r0, #40]	; 0x28
20006b52:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006b56:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006b5a:	6185      	str	r5, [r0, #24]
20006b5c:	f7ff ffa8 	bl	20006ab0 <__sfp>
20006b60:	6060      	str	r0, [r4, #4]
20006b62:	4620      	mov	r0, r4
20006b64:	f7ff ffa4 	bl	20006ab0 <__sfp>
20006b68:	60a0      	str	r0, [r4, #8]
20006b6a:	4620      	mov	r0, r4
20006b6c:	f7ff ffa0 	bl	20006ab0 <__sfp>
20006b70:	4632      	mov	r2, r6
20006b72:	2104      	movs	r1, #4
20006b74:	4623      	mov	r3, r4
20006b76:	60e0      	str	r0, [r4, #12]
20006b78:	6860      	ldr	r0, [r4, #4]
20006b7a:	f7ff ff59 	bl	20006a30 <std>
20006b7e:	462a      	mov	r2, r5
20006b80:	68a0      	ldr	r0, [r4, #8]
20006b82:	2109      	movs	r1, #9
20006b84:	4623      	mov	r3, r4
20006b86:	f7ff ff53 	bl	20006a30 <std>
20006b8a:	4623      	mov	r3, r4
20006b8c:	68e0      	ldr	r0, [r4, #12]
20006b8e:	2112      	movs	r1, #18
20006b90:	2202      	movs	r2, #2
20006b92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006b96:	e74b      	b.n	20006a30 <std>

20006b98 <_malloc_trim_r>:
20006b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006b9a:	f249 74d0 	movw	r4, #38864	; 0x97d0
20006b9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006ba2:	460f      	mov	r7, r1
20006ba4:	4605      	mov	r5, r0
20006ba6:	f7fd f89b 	bl	20003ce0 <__malloc_lock>
20006baa:	68a3      	ldr	r3, [r4, #8]
20006bac:	685e      	ldr	r6, [r3, #4]
20006bae:	f026 0603 	bic.w	r6, r6, #3
20006bb2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006bb6:	330f      	adds	r3, #15
20006bb8:	1bdf      	subs	r7, r3, r7
20006bba:	0b3f      	lsrs	r7, r7, #12
20006bbc:	3f01      	subs	r7, #1
20006bbe:	033f      	lsls	r7, r7, #12
20006bc0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006bc4:	db07      	blt.n	20006bd6 <_malloc_trim_r+0x3e>
20006bc6:	2100      	movs	r1, #0
20006bc8:	4628      	mov	r0, r5
20006bca:	f7fd f903 	bl	20003dd4 <_sbrk_r>
20006bce:	68a3      	ldr	r3, [r4, #8]
20006bd0:	18f3      	adds	r3, r6, r3
20006bd2:	4283      	cmp	r3, r0
20006bd4:	d004      	beq.n	20006be0 <_malloc_trim_r+0x48>
20006bd6:	4628      	mov	r0, r5
20006bd8:	f7fd f884 	bl	20003ce4 <__malloc_unlock>
20006bdc:	2000      	movs	r0, #0
20006bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006be0:	4279      	negs	r1, r7
20006be2:	4628      	mov	r0, r5
20006be4:	f7fd f8f6 	bl	20003dd4 <_sbrk_r>
20006be8:	f1b0 3fff 	cmp.w	r0, #4294967295
20006bec:	d010      	beq.n	20006c10 <_malloc_trim_r+0x78>
20006bee:	68a2      	ldr	r2, [r4, #8]
20006bf0:	f649 4340 	movw	r3, #40000	; 0x9c40
20006bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006bf8:	1bf6      	subs	r6, r6, r7
20006bfa:	f046 0601 	orr.w	r6, r6, #1
20006bfe:	4628      	mov	r0, r5
20006c00:	6056      	str	r6, [r2, #4]
20006c02:	681a      	ldr	r2, [r3, #0]
20006c04:	1bd7      	subs	r7, r2, r7
20006c06:	601f      	str	r7, [r3, #0]
20006c08:	f7fd f86c 	bl	20003ce4 <__malloc_unlock>
20006c0c:	2001      	movs	r0, #1
20006c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006c10:	2100      	movs	r1, #0
20006c12:	4628      	mov	r0, r5
20006c14:	f7fd f8de 	bl	20003dd4 <_sbrk_r>
20006c18:	68a3      	ldr	r3, [r4, #8]
20006c1a:	1ac2      	subs	r2, r0, r3
20006c1c:	2a0f      	cmp	r2, #15
20006c1e:	ddda      	ble.n	20006bd6 <_malloc_trim_r+0x3e>
20006c20:	f649 34d8 	movw	r4, #39896	; 0x9bd8
20006c24:	f649 4140 	movw	r1, #40000	; 0x9c40
20006c28:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006c2c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006c30:	f042 0201 	orr.w	r2, r2, #1
20006c34:	6824      	ldr	r4, [r4, #0]
20006c36:	1b00      	subs	r0, r0, r4
20006c38:	6008      	str	r0, [r1, #0]
20006c3a:	605a      	str	r2, [r3, #4]
20006c3c:	e7cb      	b.n	20006bd6 <_malloc_trim_r+0x3e>
20006c3e:	bf00      	nop

20006c40 <_free_r>:
20006c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006c44:	4605      	mov	r5, r0
20006c46:	460c      	mov	r4, r1
20006c48:	2900      	cmp	r1, #0
20006c4a:	f000 8088 	beq.w	20006d5e <_free_r+0x11e>
20006c4e:	f7fd f847 	bl	20003ce0 <__malloc_lock>
20006c52:	f1a4 0208 	sub.w	r2, r4, #8
20006c56:	f249 70d0 	movw	r0, #38864	; 0x97d0
20006c5a:	6856      	ldr	r6, [r2, #4]
20006c5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006c60:	f026 0301 	bic.w	r3, r6, #1
20006c64:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006c68:	18d1      	adds	r1, r2, r3
20006c6a:	458c      	cmp	ip, r1
20006c6c:	684f      	ldr	r7, [r1, #4]
20006c6e:	f027 0703 	bic.w	r7, r7, #3
20006c72:	f000 8095 	beq.w	20006da0 <_free_r+0x160>
20006c76:	f016 0601 	ands.w	r6, r6, #1
20006c7a:	604f      	str	r7, [r1, #4]
20006c7c:	d05f      	beq.n	20006d3e <_free_r+0xfe>
20006c7e:	2600      	movs	r6, #0
20006c80:	19cc      	adds	r4, r1, r7
20006c82:	6864      	ldr	r4, [r4, #4]
20006c84:	f014 0f01 	tst.w	r4, #1
20006c88:	d106      	bne.n	20006c98 <_free_r+0x58>
20006c8a:	19db      	adds	r3, r3, r7
20006c8c:	2e00      	cmp	r6, #0
20006c8e:	d07a      	beq.n	20006d86 <_free_r+0x146>
20006c90:	688c      	ldr	r4, [r1, #8]
20006c92:	68c9      	ldr	r1, [r1, #12]
20006c94:	608c      	str	r4, [r1, #8]
20006c96:	60e1      	str	r1, [r4, #12]
20006c98:	f043 0101 	orr.w	r1, r3, #1
20006c9c:	50d3      	str	r3, [r2, r3]
20006c9e:	6051      	str	r1, [r2, #4]
20006ca0:	2e00      	cmp	r6, #0
20006ca2:	d147      	bne.n	20006d34 <_free_r+0xf4>
20006ca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20006ca8:	d35b      	bcc.n	20006d62 <_free_r+0x122>
20006caa:	0a59      	lsrs	r1, r3, #9
20006cac:	2904      	cmp	r1, #4
20006cae:	bf9e      	ittt	ls
20006cb0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20006cb4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20006cb8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cbc:	d928      	bls.n	20006d10 <_free_r+0xd0>
20006cbe:	2914      	cmp	r1, #20
20006cc0:	bf9c      	itt	ls
20006cc2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20006cc6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cca:	d921      	bls.n	20006d10 <_free_r+0xd0>
20006ccc:	2954      	cmp	r1, #84	; 0x54
20006cce:	bf9e      	ittt	ls
20006cd0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20006cd4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20006cd8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cdc:	d918      	bls.n	20006d10 <_free_r+0xd0>
20006cde:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20006ce2:	bf9e      	ittt	ls
20006ce4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20006ce8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20006cec:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006cf0:	d90e      	bls.n	20006d10 <_free_r+0xd0>
20006cf2:	f240 5c54 	movw	ip, #1364	; 0x554
20006cf6:	4561      	cmp	r1, ip
20006cf8:	bf95      	itete	ls
20006cfa:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20006cfe:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20006d02:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20006d06:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20006d0a:	bf98      	it	ls
20006d0c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20006d10:	1904      	adds	r4, r0, r4
20006d12:	68a1      	ldr	r1, [r4, #8]
20006d14:	42a1      	cmp	r1, r4
20006d16:	d103      	bne.n	20006d20 <_free_r+0xe0>
20006d18:	e064      	b.n	20006de4 <_free_r+0x1a4>
20006d1a:	6889      	ldr	r1, [r1, #8]
20006d1c:	428c      	cmp	r4, r1
20006d1e:	d004      	beq.n	20006d2a <_free_r+0xea>
20006d20:	6848      	ldr	r0, [r1, #4]
20006d22:	f020 0003 	bic.w	r0, r0, #3
20006d26:	4283      	cmp	r3, r0
20006d28:	d3f7      	bcc.n	20006d1a <_free_r+0xda>
20006d2a:	68cb      	ldr	r3, [r1, #12]
20006d2c:	60d3      	str	r3, [r2, #12]
20006d2e:	6091      	str	r1, [r2, #8]
20006d30:	60ca      	str	r2, [r1, #12]
20006d32:	609a      	str	r2, [r3, #8]
20006d34:	4628      	mov	r0, r5
20006d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006d3a:	f7fc bfd3 	b.w	20003ce4 <__malloc_unlock>
20006d3e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20006d42:	f100 0c08 	add.w	ip, r0, #8
20006d46:	1b12      	subs	r2, r2, r4
20006d48:	191b      	adds	r3, r3, r4
20006d4a:	6894      	ldr	r4, [r2, #8]
20006d4c:	4564      	cmp	r4, ip
20006d4e:	d047      	beq.n	20006de0 <_free_r+0x1a0>
20006d50:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20006d54:	f8cc 4008 	str.w	r4, [ip, #8]
20006d58:	f8c4 c00c 	str.w	ip, [r4, #12]
20006d5c:	e790      	b.n	20006c80 <_free_r+0x40>
20006d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006d62:	08db      	lsrs	r3, r3, #3
20006d64:	f04f 0c01 	mov.w	ip, #1
20006d68:	6846      	ldr	r6, [r0, #4]
20006d6a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20006d6e:	109b      	asrs	r3, r3, #2
20006d70:	fa0c f303 	lsl.w	r3, ip, r3
20006d74:	60d1      	str	r1, [r2, #12]
20006d76:	688c      	ldr	r4, [r1, #8]
20006d78:	ea46 0303 	orr.w	r3, r6, r3
20006d7c:	6043      	str	r3, [r0, #4]
20006d7e:	6094      	str	r4, [r2, #8]
20006d80:	60e2      	str	r2, [r4, #12]
20006d82:	608a      	str	r2, [r1, #8]
20006d84:	e7d6      	b.n	20006d34 <_free_r+0xf4>
20006d86:	688c      	ldr	r4, [r1, #8]
20006d88:	4f1c      	ldr	r7, [pc, #112]	; (20006dfc <_free_r+0x1bc>)
20006d8a:	42bc      	cmp	r4, r7
20006d8c:	d181      	bne.n	20006c92 <_free_r+0x52>
20006d8e:	50d3      	str	r3, [r2, r3]
20006d90:	f043 0301 	orr.w	r3, r3, #1
20006d94:	60e2      	str	r2, [r4, #12]
20006d96:	60a2      	str	r2, [r4, #8]
20006d98:	6053      	str	r3, [r2, #4]
20006d9a:	6094      	str	r4, [r2, #8]
20006d9c:	60d4      	str	r4, [r2, #12]
20006d9e:	e7c9      	b.n	20006d34 <_free_r+0xf4>
20006da0:	18fb      	adds	r3, r7, r3
20006da2:	f016 0f01 	tst.w	r6, #1
20006da6:	d107      	bne.n	20006db8 <_free_r+0x178>
20006da8:	f854 1c08 	ldr.w	r1, [r4, #-8]
20006dac:	1a52      	subs	r2, r2, r1
20006dae:	185b      	adds	r3, r3, r1
20006db0:	68d4      	ldr	r4, [r2, #12]
20006db2:	6891      	ldr	r1, [r2, #8]
20006db4:	60a1      	str	r1, [r4, #8]
20006db6:	60cc      	str	r4, [r1, #12]
20006db8:	f649 31dc 	movw	r1, #39900	; 0x9bdc
20006dbc:	6082      	str	r2, [r0, #8]
20006dbe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006dc2:	f043 0001 	orr.w	r0, r3, #1
20006dc6:	6050      	str	r0, [r2, #4]
20006dc8:	680a      	ldr	r2, [r1, #0]
20006dca:	4293      	cmp	r3, r2
20006dcc:	d3b2      	bcc.n	20006d34 <_free_r+0xf4>
20006dce:	f649 433c 	movw	r3, #39996	; 0x9c3c
20006dd2:	4628      	mov	r0, r5
20006dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006dd8:	6819      	ldr	r1, [r3, #0]
20006dda:	f7ff fedd 	bl	20006b98 <_malloc_trim_r>
20006dde:	e7a9      	b.n	20006d34 <_free_r+0xf4>
20006de0:	2601      	movs	r6, #1
20006de2:	e74d      	b.n	20006c80 <_free_r+0x40>
20006de4:	2601      	movs	r6, #1
20006de6:	6844      	ldr	r4, [r0, #4]
20006de8:	ea4f 0cac 	mov.w	ip, ip, asr #2
20006dec:	460b      	mov	r3, r1
20006dee:	fa06 fc0c 	lsl.w	ip, r6, ip
20006df2:	ea44 040c 	orr.w	r4, r4, ip
20006df6:	6044      	str	r4, [r0, #4]
20006df8:	e798      	b.n	20006d2c <_free_r+0xec>
20006dfa:	bf00      	nop
20006dfc:	200097d8 	.word	0x200097d8

20006e00 <__sfvwrite_r>:
20006e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006e04:	6893      	ldr	r3, [r2, #8]
20006e06:	b085      	sub	sp, #20
20006e08:	4690      	mov	r8, r2
20006e0a:	460c      	mov	r4, r1
20006e0c:	9003      	str	r0, [sp, #12]
20006e0e:	2b00      	cmp	r3, #0
20006e10:	d064      	beq.n	20006edc <__sfvwrite_r+0xdc>
20006e12:	8988      	ldrh	r0, [r1, #12]
20006e14:	fa1f fa80 	uxth.w	sl, r0
20006e18:	f01a 0f08 	tst.w	sl, #8
20006e1c:	f000 80a0 	beq.w	20006f60 <__sfvwrite_r+0x160>
20006e20:	690b      	ldr	r3, [r1, #16]
20006e22:	2b00      	cmp	r3, #0
20006e24:	f000 809c 	beq.w	20006f60 <__sfvwrite_r+0x160>
20006e28:	f01a 0b02 	ands.w	fp, sl, #2
20006e2c:	f8d8 5000 	ldr.w	r5, [r8]
20006e30:	bf1c      	itt	ne
20006e32:	f04f 0a00 	movne.w	sl, #0
20006e36:	4657      	movne	r7, sl
20006e38:	d136      	bne.n	20006ea8 <__sfvwrite_r+0xa8>
20006e3a:	f01a 0a01 	ands.w	sl, sl, #1
20006e3e:	bf1d      	ittte	ne
20006e40:	46dc      	movne	ip, fp
20006e42:	46d9      	movne	r9, fp
20006e44:	465f      	movne	r7, fp
20006e46:	4656      	moveq	r6, sl
20006e48:	d152      	bne.n	20006ef0 <__sfvwrite_r+0xf0>
20006e4a:	b326      	cbz	r6, 20006e96 <__sfvwrite_r+0x96>
20006e4c:	b280      	uxth	r0, r0
20006e4e:	68a7      	ldr	r7, [r4, #8]
20006e50:	f410 7f00 	tst.w	r0, #512	; 0x200
20006e54:	f000 808f 	beq.w	20006f76 <__sfvwrite_r+0x176>
20006e58:	42be      	cmp	r6, r7
20006e5a:	46bb      	mov	fp, r7
20006e5c:	f080 80a7 	bcs.w	20006fae <__sfvwrite_r+0x1ae>
20006e60:	6820      	ldr	r0, [r4, #0]
20006e62:	4637      	mov	r7, r6
20006e64:	46b3      	mov	fp, r6
20006e66:	465a      	mov	r2, fp
20006e68:	4651      	mov	r1, sl
20006e6a:	f000 fa95 	bl	20007398 <memmove>
20006e6e:	68a2      	ldr	r2, [r4, #8]
20006e70:	6823      	ldr	r3, [r4, #0]
20006e72:	46b1      	mov	r9, r6
20006e74:	1bd7      	subs	r7, r2, r7
20006e76:	60a7      	str	r7, [r4, #8]
20006e78:	4637      	mov	r7, r6
20006e7a:	445b      	add	r3, fp
20006e7c:	6023      	str	r3, [r4, #0]
20006e7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006e82:	ebc9 0606 	rsb	r6, r9, r6
20006e86:	44ca      	add	sl, r9
20006e88:	1bdf      	subs	r7, r3, r7
20006e8a:	f8c8 7008 	str.w	r7, [r8, #8]
20006e8e:	b32f      	cbz	r7, 20006edc <__sfvwrite_r+0xdc>
20006e90:	89a0      	ldrh	r0, [r4, #12]
20006e92:	2e00      	cmp	r6, #0
20006e94:	d1da      	bne.n	20006e4c <__sfvwrite_r+0x4c>
20006e96:	f8d5 a000 	ldr.w	sl, [r5]
20006e9a:	686e      	ldr	r6, [r5, #4]
20006e9c:	3508      	adds	r5, #8
20006e9e:	e7d4      	b.n	20006e4a <__sfvwrite_r+0x4a>
20006ea0:	f8d5 a000 	ldr.w	sl, [r5]
20006ea4:	686f      	ldr	r7, [r5, #4]
20006ea6:	3508      	adds	r5, #8
20006ea8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20006eac:	bf34      	ite	cc
20006eae:	463b      	movcc	r3, r7
20006eb0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20006eb4:	4652      	mov	r2, sl
20006eb6:	9803      	ldr	r0, [sp, #12]
20006eb8:	2f00      	cmp	r7, #0
20006eba:	d0f1      	beq.n	20006ea0 <__sfvwrite_r+0xa0>
20006ebc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006ebe:	6a21      	ldr	r1, [r4, #32]
20006ec0:	47b0      	blx	r6
20006ec2:	2800      	cmp	r0, #0
20006ec4:	4482      	add	sl, r0
20006ec6:	ebc0 0707 	rsb	r7, r0, r7
20006eca:	f340 80ec 	ble.w	200070a6 <__sfvwrite_r+0x2a6>
20006ece:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006ed2:	1a18      	subs	r0, r3, r0
20006ed4:	f8c8 0008 	str.w	r0, [r8, #8]
20006ed8:	2800      	cmp	r0, #0
20006eda:	d1e5      	bne.n	20006ea8 <__sfvwrite_r+0xa8>
20006edc:	2000      	movs	r0, #0
20006ede:	b005      	add	sp, #20
20006ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006ee4:	f8d5 9000 	ldr.w	r9, [r5]
20006ee8:	f04f 0c00 	mov.w	ip, #0
20006eec:	686f      	ldr	r7, [r5, #4]
20006eee:	3508      	adds	r5, #8
20006ef0:	2f00      	cmp	r7, #0
20006ef2:	d0f7      	beq.n	20006ee4 <__sfvwrite_r+0xe4>
20006ef4:	f1bc 0f00 	cmp.w	ip, #0
20006ef8:	f000 80b5 	beq.w	20007066 <__sfvwrite_r+0x266>
20006efc:	6963      	ldr	r3, [r4, #20]
20006efe:	45bb      	cmp	fp, r7
20006f00:	bf34      	ite	cc
20006f02:	46da      	movcc	sl, fp
20006f04:	46ba      	movcs	sl, r7
20006f06:	68a6      	ldr	r6, [r4, #8]
20006f08:	6820      	ldr	r0, [r4, #0]
20006f0a:	6922      	ldr	r2, [r4, #16]
20006f0c:	199e      	adds	r6, r3, r6
20006f0e:	4290      	cmp	r0, r2
20006f10:	bf94      	ite	ls
20006f12:	2200      	movls	r2, #0
20006f14:	2201      	movhi	r2, #1
20006f16:	45b2      	cmp	sl, r6
20006f18:	bfd4      	ite	le
20006f1a:	2200      	movle	r2, #0
20006f1c:	f002 0201 	andgt.w	r2, r2, #1
20006f20:	2a00      	cmp	r2, #0
20006f22:	f040 80ae 	bne.w	20007082 <__sfvwrite_r+0x282>
20006f26:	459a      	cmp	sl, r3
20006f28:	f2c0 8082 	blt.w	20007030 <__sfvwrite_r+0x230>
20006f2c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20006f2e:	464a      	mov	r2, r9
20006f30:	f8cd c004 	str.w	ip, [sp, #4]
20006f34:	9803      	ldr	r0, [sp, #12]
20006f36:	6a21      	ldr	r1, [r4, #32]
20006f38:	47b0      	blx	r6
20006f3a:	f8dd c004 	ldr.w	ip, [sp, #4]
20006f3e:	1e06      	subs	r6, r0, #0
20006f40:	f340 80b1 	ble.w	200070a6 <__sfvwrite_r+0x2a6>
20006f44:	ebbb 0b06 	subs.w	fp, fp, r6
20006f48:	f000 8086 	beq.w	20007058 <__sfvwrite_r+0x258>
20006f4c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20006f50:	44b1      	add	r9, r6
20006f52:	1bbf      	subs	r7, r7, r6
20006f54:	1b9e      	subs	r6, r3, r6
20006f56:	f8c8 6008 	str.w	r6, [r8, #8]
20006f5a:	2e00      	cmp	r6, #0
20006f5c:	d1c8      	bne.n	20006ef0 <__sfvwrite_r+0xf0>
20006f5e:	e7bd      	b.n	20006edc <__sfvwrite_r+0xdc>
20006f60:	9803      	ldr	r0, [sp, #12]
20006f62:	4621      	mov	r1, r4
20006f64:	f7fe fc1a 	bl	2000579c <__swsetup_r>
20006f68:	2800      	cmp	r0, #0
20006f6a:	f040 80d4 	bne.w	20007116 <__sfvwrite_r+0x316>
20006f6e:	89a0      	ldrh	r0, [r4, #12]
20006f70:	fa1f fa80 	uxth.w	sl, r0
20006f74:	e758      	b.n	20006e28 <__sfvwrite_r+0x28>
20006f76:	6820      	ldr	r0, [r4, #0]
20006f78:	46b9      	mov	r9, r7
20006f7a:	6923      	ldr	r3, [r4, #16]
20006f7c:	4298      	cmp	r0, r3
20006f7e:	bf94      	ite	ls
20006f80:	2300      	movls	r3, #0
20006f82:	2301      	movhi	r3, #1
20006f84:	42b7      	cmp	r7, r6
20006f86:	bf2c      	ite	cs
20006f88:	2300      	movcs	r3, #0
20006f8a:	f003 0301 	andcc.w	r3, r3, #1
20006f8e:	2b00      	cmp	r3, #0
20006f90:	f040 809d 	bne.w	200070ce <__sfvwrite_r+0x2ce>
20006f94:	6963      	ldr	r3, [r4, #20]
20006f96:	429e      	cmp	r6, r3
20006f98:	f0c0 808c 	bcc.w	200070b4 <__sfvwrite_r+0x2b4>
20006f9c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006f9e:	4652      	mov	r2, sl
20006fa0:	9803      	ldr	r0, [sp, #12]
20006fa2:	6a21      	ldr	r1, [r4, #32]
20006fa4:	47b8      	blx	r7
20006fa6:	1e07      	subs	r7, r0, #0
20006fa8:	dd7d      	ble.n	200070a6 <__sfvwrite_r+0x2a6>
20006faa:	46b9      	mov	r9, r7
20006fac:	e767      	b.n	20006e7e <__sfvwrite_r+0x7e>
20006fae:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006fb2:	bf08      	it	eq
20006fb4:	6820      	ldreq	r0, [r4, #0]
20006fb6:	f43f af56 	beq.w	20006e66 <__sfvwrite_r+0x66>
20006fba:	6962      	ldr	r2, [r4, #20]
20006fbc:	6921      	ldr	r1, [r4, #16]
20006fbe:	6823      	ldr	r3, [r4, #0]
20006fc0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20006fc4:	1a5b      	subs	r3, r3, r1
20006fc6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20006fca:	f103 0c01 	add.w	ip, r3, #1
20006fce:	44b4      	add	ip, r6
20006fd0:	ea4f 0969 	mov.w	r9, r9, asr #1
20006fd4:	45e1      	cmp	r9, ip
20006fd6:	464a      	mov	r2, r9
20006fd8:	bf3c      	itt	cc
20006fda:	46e1      	movcc	r9, ip
20006fdc:	464a      	movcc	r2, r9
20006fde:	f410 6f80 	tst.w	r0, #1024	; 0x400
20006fe2:	f000 8083 	beq.w	200070ec <__sfvwrite_r+0x2ec>
20006fe6:	4611      	mov	r1, r2
20006fe8:	9803      	ldr	r0, [sp, #12]
20006fea:	9302      	str	r3, [sp, #8]
20006fec:	f7fc fa74 	bl	200034d8 <_malloc_r>
20006ff0:	9b02      	ldr	r3, [sp, #8]
20006ff2:	2800      	cmp	r0, #0
20006ff4:	f000 8099 	beq.w	2000712a <__sfvwrite_r+0x32a>
20006ff8:	461a      	mov	r2, r3
20006ffa:	6921      	ldr	r1, [r4, #16]
20006ffc:	9302      	str	r3, [sp, #8]
20006ffe:	9001      	str	r0, [sp, #4]
20007000:	f7fc fd3c 	bl	20003a7c <memcpy>
20007004:	89a2      	ldrh	r2, [r4, #12]
20007006:	9b02      	ldr	r3, [sp, #8]
20007008:	f8dd c004 	ldr.w	ip, [sp, #4]
2000700c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007010:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007014:	81a2      	strh	r2, [r4, #12]
20007016:	ebc3 0209 	rsb	r2, r3, r9
2000701a:	eb0c 0003 	add.w	r0, ip, r3
2000701e:	4637      	mov	r7, r6
20007020:	46b3      	mov	fp, r6
20007022:	60a2      	str	r2, [r4, #8]
20007024:	f8c4 c010 	str.w	ip, [r4, #16]
20007028:	6020      	str	r0, [r4, #0]
2000702a:	f8c4 9014 	str.w	r9, [r4, #20]
2000702e:	e71a      	b.n	20006e66 <__sfvwrite_r+0x66>
20007030:	4652      	mov	r2, sl
20007032:	4649      	mov	r1, r9
20007034:	4656      	mov	r6, sl
20007036:	f8cd c004 	str.w	ip, [sp, #4]
2000703a:	f000 f9ad 	bl	20007398 <memmove>
2000703e:	68a2      	ldr	r2, [r4, #8]
20007040:	6823      	ldr	r3, [r4, #0]
20007042:	ebbb 0b06 	subs.w	fp, fp, r6
20007046:	ebca 0202 	rsb	r2, sl, r2
2000704a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000704e:	4453      	add	r3, sl
20007050:	60a2      	str	r2, [r4, #8]
20007052:	6023      	str	r3, [r4, #0]
20007054:	f47f af7a 	bne.w	20006f4c <__sfvwrite_r+0x14c>
20007058:	9803      	ldr	r0, [sp, #12]
2000705a:	4621      	mov	r1, r4
2000705c:	f7ff fbfc 	bl	20006858 <_fflush_r>
20007060:	bb08      	cbnz	r0, 200070a6 <__sfvwrite_r+0x2a6>
20007062:	46dc      	mov	ip, fp
20007064:	e772      	b.n	20006f4c <__sfvwrite_r+0x14c>
20007066:	4648      	mov	r0, r9
20007068:	210a      	movs	r1, #10
2000706a:	463a      	mov	r2, r7
2000706c:	f000 f95a 	bl	20007324 <memchr>
20007070:	2800      	cmp	r0, #0
20007072:	d04b      	beq.n	2000710c <__sfvwrite_r+0x30c>
20007074:	f100 0b01 	add.w	fp, r0, #1
20007078:	f04f 0c01 	mov.w	ip, #1
2000707c:	ebc9 0b0b 	rsb	fp, r9, fp
20007080:	e73c      	b.n	20006efc <__sfvwrite_r+0xfc>
20007082:	4649      	mov	r1, r9
20007084:	4632      	mov	r2, r6
20007086:	f8cd c004 	str.w	ip, [sp, #4]
2000708a:	f000 f985 	bl	20007398 <memmove>
2000708e:	6823      	ldr	r3, [r4, #0]
20007090:	4621      	mov	r1, r4
20007092:	9803      	ldr	r0, [sp, #12]
20007094:	199b      	adds	r3, r3, r6
20007096:	6023      	str	r3, [r4, #0]
20007098:	f7ff fbde 	bl	20006858 <_fflush_r>
2000709c:	f8dd c004 	ldr.w	ip, [sp, #4]
200070a0:	2800      	cmp	r0, #0
200070a2:	f43f af4f 	beq.w	20006f44 <__sfvwrite_r+0x144>
200070a6:	89a3      	ldrh	r3, [r4, #12]
200070a8:	f04f 30ff 	mov.w	r0, #4294967295
200070ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200070b0:	81a3      	strh	r3, [r4, #12]
200070b2:	e714      	b.n	20006ede <__sfvwrite_r+0xde>
200070b4:	4632      	mov	r2, r6
200070b6:	4651      	mov	r1, sl
200070b8:	f000 f96e 	bl	20007398 <memmove>
200070bc:	68a2      	ldr	r2, [r4, #8]
200070be:	6823      	ldr	r3, [r4, #0]
200070c0:	4637      	mov	r7, r6
200070c2:	1b92      	subs	r2, r2, r6
200070c4:	46b1      	mov	r9, r6
200070c6:	199b      	adds	r3, r3, r6
200070c8:	60a2      	str	r2, [r4, #8]
200070ca:	6023      	str	r3, [r4, #0]
200070cc:	e6d7      	b.n	20006e7e <__sfvwrite_r+0x7e>
200070ce:	4651      	mov	r1, sl
200070d0:	463a      	mov	r2, r7
200070d2:	f000 f961 	bl	20007398 <memmove>
200070d6:	6823      	ldr	r3, [r4, #0]
200070d8:	9803      	ldr	r0, [sp, #12]
200070da:	4621      	mov	r1, r4
200070dc:	19db      	adds	r3, r3, r7
200070de:	6023      	str	r3, [r4, #0]
200070e0:	f7ff fbba 	bl	20006858 <_fflush_r>
200070e4:	2800      	cmp	r0, #0
200070e6:	f43f aeca 	beq.w	20006e7e <__sfvwrite_r+0x7e>
200070ea:	e7dc      	b.n	200070a6 <__sfvwrite_r+0x2a6>
200070ec:	9803      	ldr	r0, [sp, #12]
200070ee:	9302      	str	r3, [sp, #8]
200070f0:	f000 fe5a 	bl	20007da8 <_realloc_r>
200070f4:	9b02      	ldr	r3, [sp, #8]
200070f6:	4684      	mov	ip, r0
200070f8:	2800      	cmp	r0, #0
200070fa:	d18c      	bne.n	20007016 <__sfvwrite_r+0x216>
200070fc:	6921      	ldr	r1, [r4, #16]
200070fe:	9803      	ldr	r0, [sp, #12]
20007100:	f7ff fd9e 	bl	20006c40 <_free_r>
20007104:	9903      	ldr	r1, [sp, #12]
20007106:	230c      	movs	r3, #12
20007108:	600b      	str	r3, [r1, #0]
2000710a:	e7cc      	b.n	200070a6 <__sfvwrite_r+0x2a6>
2000710c:	f107 0b01 	add.w	fp, r7, #1
20007110:	f04f 0c01 	mov.w	ip, #1
20007114:	e6f2      	b.n	20006efc <__sfvwrite_r+0xfc>
20007116:	9903      	ldr	r1, [sp, #12]
20007118:	2209      	movs	r2, #9
2000711a:	89a3      	ldrh	r3, [r4, #12]
2000711c:	f04f 30ff 	mov.w	r0, #4294967295
20007120:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007124:	600a      	str	r2, [r1, #0]
20007126:	81a3      	strh	r3, [r4, #12]
20007128:	e6d9      	b.n	20006ede <__sfvwrite_r+0xde>
2000712a:	9a03      	ldr	r2, [sp, #12]
2000712c:	230c      	movs	r3, #12
2000712e:	6013      	str	r3, [r2, #0]
20007130:	e7b9      	b.n	200070a6 <__sfvwrite_r+0x2a6>
20007132:	bf00      	nop

20007134 <_fwalk_reent>:
20007134:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007138:	4607      	mov	r7, r0
2000713a:	468a      	mov	sl, r1
2000713c:	f7ff fc48 	bl	200069d0 <__sfp_lock_acquire>
20007140:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007144:	bf08      	it	eq
20007146:	46b0      	moveq	r8, r6
20007148:	d018      	beq.n	2000717c <_fwalk_reent+0x48>
2000714a:	f04f 0800 	mov.w	r8, #0
2000714e:	6875      	ldr	r5, [r6, #4]
20007150:	68b4      	ldr	r4, [r6, #8]
20007152:	3d01      	subs	r5, #1
20007154:	d40f      	bmi.n	20007176 <_fwalk_reent+0x42>
20007156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000715a:	b14b      	cbz	r3, 20007170 <_fwalk_reent+0x3c>
2000715c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007160:	4621      	mov	r1, r4
20007162:	4638      	mov	r0, r7
20007164:	f1b3 3fff 	cmp.w	r3, #4294967295
20007168:	d002      	beq.n	20007170 <_fwalk_reent+0x3c>
2000716a:	47d0      	blx	sl
2000716c:	ea48 0800 	orr.w	r8, r8, r0
20007170:	3468      	adds	r4, #104	; 0x68
20007172:	3d01      	subs	r5, #1
20007174:	d5ef      	bpl.n	20007156 <_fwalk_reent+0x22>
20007176:	6836      	ldr	r6, [r6, #0]
20007178:	2e00      	cmp	r6, #0
2000717a:	d1e8      	bne.n	2000714e <_fwalk_reent+0x1a>
2000717c:	f7ff fc2a 	bl	200069d4 <__sfp_lock_release>
20007180:	4640      	mov	r0, r8
20007182:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007186:	bf00      	nop

20007188 <_fwalk>:
20007188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000718c:	4606      	mov	r6, r0
2000718e:	4688      	mov	r8, r1
20007190:	f7ff fc1e 	bl	200069d0 <__sfp_lock_acquire>
20007194:	36d8      	adds	r6, #216	; 0xd8
20007196:	bf08      	it	eq
20007198:	4637      	moveq	r7, r6
2000719a:	d015      	beq.n	200071c8 <_fwalk+0x40>
2000719c:	2700      	movs	r7, #0
2000719e:	6875      	ldr	r5, [r6, #4]
200071a0:	68b4      	ldr	r4, [r6, #8]
200071a2:	3d01      	subs	r5, #1
200071a4:	d40d      	bmi.n	200071c2 <_fwalk+0x3a>
200071a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200071aa:	b13b      	cbz	r3, 200071bc <_fwalk+0x34>
200071ac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200071b0:	4620      	mov	r0, r4
200071b2:	f1b3 3fff 	cmp.w	r3, #4294967295
200071b6:	d001      	beq.n	200071bc <_fwalk+0x34>
200071b8:	47c0      	blx	r8
200071ba:	4307      	orrs	r7, r0
200071bc:	3468      	adds	r4, #104	; 0x68
200071be:	3d01      	subs	r5, #1
200071c0:	d5f1      	bpl.n	200071a6 <_fwalk+0x1e>
200071c2:	6836      	ldr	r6, [r6, #0]
200071c4:	2e00      	cmp	r6, #0
200071c6:	d1ea      	bne.n	2000719e <_fwalk+0x16>
200071c8:	f7ff fc04 	bl	200069d4 <__sfp_lock_release>
200071cc:	4638      	mov	r0, r7
200071ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200071d2:	bf00      	nop

200071d4 <__locale_charset>:
200071d4:	f249 531c 	movw	r3, #38172	; 0x951c
200071d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200071dc:	6818      	ldr	r0, [r3, #0]
200071de:	4770      	bx	lr

200071e0 <_localeconv_r>:
200071e0:	4800      	ldr	r0, [pc, #0]	; (200071e4 <_localeconv_r+0x4>)
200071e2:	4770      	bx	lr
200071e4:	20009520 	.word	0x20009520

200071e8 <localeconv>:
200071e8:	4800      	ldr	r0, [pc, #0]	; (200071ec <localeconv+0x4>)
200071ea:	4770      	bx	lr
200071ec:	20009520 	.word	0x20009520

200071f0 <_setlocale_r>:
200071f0:	b570      	push	{r4, r5, r6, lr}
200071f2:	4605      	mov	r5, r0
200071f4:	460e      	mov	r6, r1
200071f6:	4614      	mov	r4, r2
200071f8:	b172      	cbz	r2, 20007218 <_setlocale_r+0x28>
200071fa:	f249 4140 	movw	r1, #37952	; 0x9440
200071fe:	4610      	mov	r0, r2
20007200:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007204:	f001 f812 	bl	2000822c <strcmp>
20007208:	b958      	cbnz	r0, 20007222 <_setlocale_r+0x32>
2000720a:	f249 4040 	movw	r0, #37952	; 0x9440
2000720e:	622c      	str	r4, [r5, #32]
20007210:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007214:	61ee      	str	r6, [r5, #28]
20007216:	bd70      	pop	{r4, r5, r6, pc}
20007218:	f249 4040 	movw	r0, #37952	; 0x9440
2000721c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007220:	bd70      	pop	{r4, r5, r6, pc}
20007222:	f249 4178 	movw	r1, #38008	; 0x9478
20007226:	4620      	mov	r0, r4
20007228:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000722c:	f000 fffe 	bl	2000822c <strcmp>
20007230:	2800      	cmp	r0, #0
20007232:	d0ea      	beq.n	2000720a <_setlocale_r+0x1a>
20007234:	2000      	movs	r0, #0
20007236:	bd70      	pop	{r4, r5, r6, pc}

20007238 <setlocale>:
20007238:	f249 63dc 	movw	r3, #38620	; 0x96dc
2000723c:	460a      	mov	r2, r1
2000723e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007242:	4601      	mov	r1, r0
20007244:	6818      	ldr	r0, [r3, #0]
20007246:	e7d3      	b.n	200071f0 <_setlocale_r>

20007248 <__smakebuf_r>:
20007248:	898b      	ldrh	r3, [r1, #12]
2000724a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000724c:	460c      	mov	r4, r1
2000724e:	b29a      	uxth	r2, r3
20007250:	b091      	sub	sp, #68	; 0x44
20007252:	f012 0f02 	tst.w	r2, #2
20007256:	4605      	mov	r5, r0
20007258:	d141      	bne.n	200072de <__smakebuf_r+0x96>
2000725a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000725e:	2900      	cmp	r1, #0
20007260:	db18      	blt.n	20007294 <__smakebuf_r+0x4c>
20007262:	aa01      	add	r2, sp, #4
20007264:	f001 f978 	bl	20008558 <_fstat_r>
20007268:	2800      	cmp	r0, #0
2000726a:	db11      	blt.n	20007290 <__smakebuf_r+0x48>
2000726c:	9b02      	ldr	r3, [sp, #8]
2000726e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007276:	bf14      	ite	ne
20007278:	2700      	movne	r7, #0
2000727a:	2701      	moveq	r7, #1
2000727c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007280:	d040      	beq.n	20007304 <__smakebuf_r+0xbc>
20007282:	89a3      	ldrh	r3, [r4, #12]
20007284:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007288:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000728c:	81a3      	strh	r3, [r4, #12]
2000728e:	e00b      	b.n	200072a8 <__smakebuf_r+0x60>
20007290:	89a3      	ldrh	r3, [r4, #12]
20007292:	b29a      	uxth	r2, r3
20007294:	f012 0f80 	tst.w	r2, #128	; 0x80
20007298:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000729c:	bf0c      	ite	eq
2000729e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200072a2:	2640      	movne	r6, #64	; 0x40
200072a4:	2700      	movs	r7, #0
200072a6:	81a3      	strh	r3, [r4, #12]
200072a8:	4628      	mov	r0, r5
200072aa:	4631      	mov	r1, r6
200072ac:	f7fc f914 	bl	200034d8 <_malloc_r>
200072b0:	b170      	cbz	r0, 200072d0 <__smakebuf_r+0x88>
200072b2:	89a1      	ldrh	r1, [r4, #12]
200072b4:	f646 2219 	movw	r2, #27161	; 0x6a19
200072b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200072bc:	6120      	str	r0, [r4, #16]
200072be:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200072c2:	6166      	str	r6, [r4, #20]
200072c4:	62aa      	str	r2, [r5, #40]	; 0x28
200072c6:	81a1      	strh	r1, [r4, #12]
200072c8:	6020      	str	r0, [r4, #0]
200072ca:	b97f      	cbnz	r7, 200072ec <__smakebuf_r+0xa4>
200072cc:	b011      	add	sp, #68	; 0x44
200072ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
200072d0:	89a3      	ldrh	r3, [r4, #12]
200072d2:	f413 7f00 	tst.w	r3, #512	; 0x200
200072d6:	d1f9      	bne.n	200072cc <__smakebuf_r+0x84>
200072d8:	f043 0302 	orr.w	r3, r3, #2
200072dc:	81a3      	strh	r3, [r4, #12]
200072de:	f104 0347 	add.w	r3, r4, #71	; 0x47
200072e2:	6123      	str	r3, [r4, #16]
200072e4:	6023      	str	r3, [r4, #0]
200072e6:	2301      	movs	r3, #1
200072e8:	6163      	str	r3, [r4, #20]
200072ea:	e7ef      	b.n	200072cc <__smakebuf_r+0x84>
200072ec:	4628      	mov	r0, r5
200072ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200072f2:	f001 f947 	bl	20008584 <_isatty_r>
200072f6:	2800      	cmp	r0, #0
200072f8:	d0e8      	beq.n	200072cc <__smakebuf_r+0x84>
200072fa:	89a3      	ldrh	r3, [r4, #12]
200072fc:	f043 0301 	orr.w	r3, r3, #1
20007300:	81a3      	strh	r3, [r4, #12]
20007302:	e7e3      	b.n	200072cc <__smakebuf_r+0x84>
20007304:	f248 13a5 	movw	r3, #33189	; 0x81a5
20007308:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000730a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000730e:	429a      	cmp	r2, r3
20007310:	d1b7      	bne.n	20007282 <__smakebuf_r+0x3a>
20007312:	89a2      	ldrh	r2, [r4, #12]
20007314:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007318:	461e      	mov	r6, r3
2000731a:	6523      	str	r3, [r4, #80]	; 0x50
2000731c:	ea42 0303 	orr.w	r3, r2, r3
20007320:	81a3      	strh	r3, [r4, #12]
20007322:	e7c1      	b.n	200072a8 <__smakebuf_r+0x60>

20007324 <memchr>:
20007324:	f010 0f03 	tst.w	r0, #3
20007328:	b2c9      	uxtb	r1, r1
2000732a:	b410      	push	{r4}
2000732c:	d010      	beq.n	20007350 <memchr+0x2c>
2000732e:	2a00      	cmp	r2, #0
20007330:	d02f      	beq.n	20007392 <memchr+0x6e>
20007332:	7803      	ldrb	r3, [r0, #0]
20007334:	428b      	cmp	r3, r1
20007336:	d02a      	beq.n	2000738e <memchr+0x6a>
20007338:	3a01      	subs	r2, #1
2000733a:	e005      	b.n	20007348 <memchr+0x24>
2000733c:	2a00      	cmp	r2, #0
2000733e:	d028      	beq.n	20007392 <memchr+0x6e>
20007340:	7803      	ldrb	r3, [r0, #0]
20007342:	3a01      	subs	r2, #1
20007344:	428b      	cmp	r3, r1
20007346:	d022      	beq.n	2000738e <memchr+0x6a>
20007348:	3001      	adds	r0, #1
2000734a:	f010 0f03 	tst.w	r0, #3
2000734e:	d1f5      	bne.n	2000733c <memchr+0x18>
20007350:	2a03      	cmp	r2, #3
20007352:	d911      	bls.n	20007378 <memchr+0x54>
20007354:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007358:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
2000735c:	6803      	ldr	r3, [r0, #0]
2000735e:	ea84 0303 	eor.w	r3, r4, r3
20007362:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007366:	ea2c 0303 	bic.w	r3, ip, r3
2000736a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
2000736e:	d103      	bne.n	20007378 <memchr+0x54>
20007370:	3a04      	subs	r2, #4
20007372:	3004      	adds	r0, #4
20007374:	2a03      	cmp	r2, #3
20007376:	d8f1      	bhi.n	2000735c <memchr+0x38>
20007378:	b15a      	cbz	r2, 20007392 <memchr+0x6e>
2000737a:	7803      	ldrb	r3, [r0, #0]
2000737c:	428b      	cmp	r3, r1
2000737e:	d006      	beq.n	2000738e <memchr+0x6a>
20007380:	3a01      	subs	r2, #1
20007382:	b132      	cbz	r2, 20007392 <memchr+0x6e>
20007384:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007388:	3a01      	subs	r2, #1
2000738a:	428b      	cmp	r3, r1
2000738c:	d1f9      	bne.n	20007382 <memchr+0x5e>
2000738e:	bc10      	pop	{r4}
20007390:	4770      	bx	lr
20007392:	2000      	movs	r0, #0
20007394:	e7fb      	b.n	2000738e <memchr+0x6a>
20007396:	bf00      	nop

20007398 <memmove>:
20007398:	4288      	cmp	r0, r1
2000739a:	468c      	mov	ip, r1
2000739c:	b470      	push	{r4, r5, r6}
2000739e:	4605      	mov	r5, r0
200073a0:	4614      	mov	r4, r2
200073a2:	d90e      	bls.n	200073c2 <memmove+0x2a>
200073a4:	188b      	adds	r3, r1, r2
200073a6:	4298      	cmp	r0, r3
200073a8:	d20b      	bcs.n	200073c2 <memmove+0x2a>
200073aa:	b142      	cbz	r2, 200073be <memmove+0x26>
200073ac:	ebc2 0c03 	rsb	ip, r2, r3
200073b0:	4601      	mov	r1, r0
200073b2:	1e53      	subs	r3, r2, #1
200073b4:	f81c 2003 	ldrb.w	r2, [ip, r3]
200073b8:	54ca      	strb	r2, [r1, r3]
200073ba:	3b01      	subs	r3, #1
200073bc:	d2fa      	bcs.n	200073b4 <memmove+0x1c>
200073be:	bc70      	pop	{r4, r5, r6}
200073c0:	4770      	bx	lr
200073c2:	2a0f      	cmp	r2, #15
200073c4:	d809      	bhi.n	200073da <memmove+0x42>
200073c6:	2c00      	cmp	r4, #0
200073c8:	d0f9      	beq.n	200073be <memmove+0x26>
200073ca:	2300      	movs	r3, #0
200073cc:	f81c 2003 	ldrb.w	r2, [ip, r3]
200073d0:	54ea      	strb	r2, [r5, r3]
200073d2:	3301      	adds	r3, #1
200073d4:	42a3      	cmp	r3, r4
200073d6:	d1f9      	bne.n	200073cc <memmove+0x34>
200073d8:	e7f1      	b.n	200073be <memmove+0x26>
200073da:	ea41 0300 	orr.w	r3, r1, r0
200073de:	f013 0f03 	tst.w	r3, #3
200073e2:	d1f0      	bne.n	200073c6 <memmove+0x2e>
200073e4:	4694      	mov	ip, r2
200073e6:	460c      	mov	r4, r1
200073e8:	4603      	mov	r3, r0
200073ea:	6825      	ldr	r5, [r4, #0]
200073ec:	f1ac 0c10 	sub.w	ip, ip, #16
200073f0:	601d      	str	r5, [r3, #0]
200073f2:	6865      	ldr	r5, [r4, #4]
200073f4:	605d      	str	r5, [r3, #4]
200073f6:	68a5      	ldr	r5, [r4, #8]
200073f8:	609d      	str	r5, [r3, #8]
200073fa:	68e5      	ldr	r5, [r4, #12]
200073fc:	3410      	adds	r4, #16
200073fe:	60dd      	str	r5, [r3, #12]
20007400:	3310      	adds	r3, #16
20007402:	f1bc 0f0f 	cmp.w	ip, #15
20007406:	d8f0      	bhi.n	200073ea <memmove+0x52>
20007408:	3a10      	subs	r2, #16
2000740a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000740e:	f10c 0501 	add.w	r5, ip, #1
20007412:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007416:	012d      	lsls	r5, r5, #4
20007418:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000741c:	eb01 0c05 	add.w	ip, r1, r5
20007420:	1945      	adds	r5, r0, r5
20007422:	2e03      	cmp	r6, #3
20007424:	4634      	mov	r4, r6
20007426:	d9ce      	bls.n	200073c6 <memmove+0x2e>
20007428:	2300      	movs	r3, #0
2000742a:	f85c 2003 	ldr.w	r2, [ip, r3]
2000742e:	50ea      	str	r2, [r5, r3]
20007430:	3304      	adds	r3, #4
20007432:	1af2      	subs	r2, r6, r3
20007434:	2a03      	cmp	r2, #3
20007436:	d8f8      	bhi.n	2000742a <memmove+0x92>
20007438:	3e04      	subs	r6, #4
2000743a:	08b3      	lsrs	r3, r6, #2
2000743c:	1c5a      	adds	r2, r3, #1
2000743e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007442:	0092      	lsls	r2, r2, #2
20007444:	4494      	add	ip, r2
20007446:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000744a:	18ad      	adds	r5, r5, r2
2000744c:	e7bb      	b.n	200073c6 <memmove+0x2e>
2000744e:	bf00      	nop

20007450 <__hi0bits>:
20007450:	0c02      	lsrs	r2, r0, #16
20007452:	4603      	mov	r3, r0
20007454:	0412      	lsls	r2, r2, #16
20007456:	b1b2      	cbz	r2, 20007486 <__hi0bits+0x36>
20007458:	2000      	movs	r0, #0
2000745a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000745e:	d101      	bne.n	20007464 <__hi0bits+0x14>
20007460:	3008      	adds	r0, #8
20007462:	021b      	lsls	r3, r3, #8
20007464:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007468:	d101      	bne.n	2000746e <__hi0bits+0x1e>
2000746a:	3004      	adds	r0, #4
2000746c:	011b      	lsls	r3, r3, #4
2000746e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007472:	d101      	bne.n	20007478 <__hi0bits+0x28>
20007474:	3002      	adds	r0, #2
20007476:	009b      	lsls	r3, r3, #2
20007478:	2b00      	cmp	r3, #0
2000747a:	db03      	blt.n	20007484 <__hi0bits+0x34>
2000747c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007480:	d004      	beq.n	2000748c <__hi0bits+0x3c>
20007482:	3001      	adds	r0, #1
20007484:	4770      	bx	lr
20007486:	0403      	lsls	r3, r0, #16
20007488:	2010      	movs	r0, #16
2000748a:	e7e6      	b.n	2000745a <__hi0bits+0xa>
2000748c:	2020      	movs	r0, #32
2000748e:	4770      	bx	lr

20007490 <__lo0bits>:
20007490:	6803      	ldr	r3, [r0, #0]
20007492:	4602      	mov	r2, r0
20007494:	f013 0007 	ands.w	r0, r3, #7
20007498:	d009      	beq.n	200074ae <__lo0bits+0x1e>
2000749a:	f013 0f01 	tst.w	r3, #1
2000749e:	d121      	bne.n	200074e4 <__lo0bits+0x54>
200074a0:	f013 0f02 	tst.w	r3, #2
200074a4:	d122      	bne.n	200074ec <__lo0bits+0x5c>
200074a6:	089b      	lsrs	r3, r3, #2
200074a8:	2002      	movs	r0, #2
200074aa:	6013      	str	r3, [r2, #0]
200074ac:	4770      	bx	lr
200074ae:	b299      	uxth	r1, r3
200074b0:	b909      	cbnz	r1, 200074b6 <__lo0bits+0x26>
200074b2:	0c1b      	lsrs	r3, r3, #16
200074b4:	2010      	movs	r0, #16
200074b6:	f013 0fff 	tst.w	r3, #255	; 0xff
200074ba:	d101      	bne.n	200074c0 <__lo0bits+0x30>
200074bc:	3008      	adds	r0, #8
200074be:	0a1b      	lsrs	r3, r3, #8
200074c0:	f013 0f0f 	tst.w	r3, #15
200074c4:	d101      	bne.n	200074ca <__lo0bits+0x3a>
200074c6:	3004      	adds	r0, #4
200074c8:	091b      	lsrs	r3, r3, #4
200074ca:	f013 0f03 	tst.w	r3, #3
200074ce:	d101      	bne.n	200074d4 <__lo0bits+0x44>
200074d0:	3002      	adds	r0, #2
200074d2:	089b      	lsrs	r3, r3, #2
200074d4:	f013 0f01 	tst.w	r3, #1
200074d8:	d102      	bne.n	200074e0 <__lo0bits+0x50>
200074da:	085b      	lsrs	r3, r3, #1
200074dc:	d004      	beq.n	200074e8 <__lo0bits+0x58>
200074de:	3001      	adds	r0, #1
200074e0:	6013      	str	r3, [r2, #0]
200074e2:	4770      	bx	lr
200074e4:	2000      	movs	r0, #0
200074e6:	4770      	bx	lr
200074e8:	2020      	movs	r0, #32
200074ea:	4770      	bx	lr
200074ec:	085b      	lsrs	r3, r3, #1
200074ee:	2001      	movs	r0, #1
200074f0:	6013      	str	r3, [r2, #0]
200074f2:	4770      	bx	lr

200074f4 <__mcmp>:
200074f4:	4603      	mov	r3, r0
200074f6:	690a      	ldr	r2, [r1, #16]
200074f8:	6900      	ldr	r0, [r0, #16]
200074fa:	b410      	push	{r4}
200074fc:	1a80      	subs	r0, r0, r2
200074fe:	d111      	bne.n	20007524 <__mcmp+0x30>
20007500:	3204      	adds	r2, #4
20007502:	f103 0c14 	add.w	ip, r3, #20
20007506:	0092      	lsls	r2, r2, #2
20007508:	189b      	adds	r3, r3, r2
2000750a:	1889      	adds	r1, r1, r2
2000750c:	3104      	adds	r1, #4
2000750e:	3304      	adds	r3, #4
20007510:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007514:	3b04      	subs	r3, #4
20007516:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000751a:	3904      	subs	r1, #4
2000751c:	4294      	cmp	r4, r2
2000751e:	d103      	bne.n	20007528 <__mcmp+0x34>
20007520:	459c      	cmp	ip, r3
20007522:	d3f5      	bcc.n	20007510 <__mcmp+0x1c>
20007524:	bc10      	pop	{r4}
20007526:	4770      	bx	lr
20007528:	bf38      	it	cc
2000752a:	f04f 30ff 	movcc.w	r0, #4294967295
2000752e:	d3f9      	bcc.n	20007524 <__mcmp+0x30>
20007530:	2001      	movs	r0, #1
20007532:	e7f7      	b.n	20007524 <__mcmp+0x30>

20007534 <__ulp>:
20007534:	f240 0300 	movw	r3, #0
20007538:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000753c:	ea01 0303 	and.w	r3, r1, r3
20007540:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20007544:	2b00      	cmp	r3, #0
20007546:	dd02      	ble.n	2000754e <__ulp+0x1a>
20007548:	4619      	mov	r1, r3
2000754a:	2000      	movs	r0, #0
2000754c:	4770      	bx	lr
2000754e:	425b      	negs	r3, r3
20007550:	151b      	asrs	r3, r3, #20
20007552:	2b13      	cmp	r3, #19
20007554:	dd0e      	ble.n	20007574 <__ulp+0x40>
20007556:	3b14      	subs	r3, #20
20007558:	2b1e      	cmp	r3, #30
2000755a:	dd03      	ble.n	20007564 <__ulp+0x30>
2000755c:	2301      	movs	r3, #1
2000755e:	2100      	movs	r1, #0
20007560:	4618      	mov	r0, r3
20007562:	4770      	bx	lr
20007564:	2201      	movs	r2, #1
20007566:	f1c3 031f 	rsb	r3, r3, #31
2000756a:	2100      	movs	r1, #0
2000756c:	fa12 f303 	lsls.w	r3, r2, r3
20007570:	4618      	mov	r0, r3
20007572:	4770      	bx	lr
20007574:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20007578:	2000      	movs	r0, #0
2000757a:	fa52 f103 	asrs.w	r1, r2, r3
2000757e:	4770      	bx	lr

20007580 <__b2d>:
20007580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007584:	6904      	ldr	r4, [r0, #16]
20007586:	f100 0614 	add.w	r6, r0, #20
2000758a:	460f      	mov	r7, r1
2000758c:	3404      	adds	r4, #4
2000758e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20007592:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20007596:	46a0      	mov	r8, r4
20007598:	4628      	mov	r0, r5
2000759a:	f7ff ff59 	bl	20007450 <__hi0bits>
2000759e:	280a      	cmp	r0, #10
200075a0:	f1c0 0320 	rsb	r3, r0, #32
200075a4:	603b      	str	r3, [r7, #0]
200075a6:	dc14      	bgt.n	200075d2 <__b2d+0x52>
200075a8:	42a6      	cmp	r6, r4
200075aa:	f1c0 030b 	rsb	r3, r0, #11
200075ae:	d237      	bcs.n	20007620 <__b2d+0xa0>
200075b0:	f854 1c04 	ldr.w	r1, [r4, #-4]
200075b4:	40d9      	lsrs	r1, r3
200075b6:	fa25 fc03 	lsr.w	ip, r5, r3
200075ba:	3015      	adds	r0, #21
200075bc:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
200075c0:	4085      	lsls	r5, r0
200075c2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200075c6:	ea41 0205 	orr.w	r2, r1, r5
200075ca:	4610      	mov	r0, r2
200075cc:	4619      	mov	r1, r3
200075ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200075d2:	42a6      	cmp	r6, r4
200075d4:	d320      	bcc.n	20007618 <__b2d+0x98>
200075d6:	2100      	movs	r1, #0
200075d8:	380b      	subs	r0, #11
200075da:	bf02      	ittt	eq
200075dc:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200075e0:	460a      	moveq	r2, r1
200075e2:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200075e6:	d0f0      	beq.n	200075ca <__b2d+0x4a>
200075e8:	42b4      	cmp	r4, r6
200075ea:	f1c0 0320 	rsb	r3, r0, #32
200075ee:	d919      	bls.n	20007624 <__b2d+0xa4>
200075f0:	f854 4c04 	ldr.w	r4, [r4, #-4]
200075f4:	40dc      	lsrs	r4, r3
200075f6:	4085      	lsls	r5, r0
200075f8:	fa21 fc03 	lsr.w	ip, r1, r3
200075fc:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20007600:	fa11 f000 	lsls.w	r0, r1, r0
20007604:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20007608:	ea44 0200 	orr.w	r2, r4, r0
2000760c:	ea45 030c 	orr.w	r3, r5, ip
20007610:	4610      	mov	r0, r2
20007612:	4619      	mov	r1, r3
20007614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007618:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000761c:	3c04      	subs	r4, #4
2000761e:	e7db      	b.n	200075d8 <__b2d+0x58>
20007620:	2100      	movs	r1, #0
20007622:	e7c8      	b.n	200075b6 <__b2d+0x36>
20007624:	2400      	movs	r4, #0
20007626:	e7e6      	b.n	200075f6 <__b2d+0x76>

20007628 <__ratio>:
20007628:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000762c:	b083      	sub	sp, #12
2000762e:	460e      	mov	r6, r1
20007630:	a901      	add	r1, sp, #4
20007632:	4607      	mov	r7, r0
20007634:	f7ff ffa4 	bl	20007580 <__b2d>
20007638:	460d      	mov	r5, r1
2000763a:	4604      	mov	r4, r0
2000763c:	4669      	mov	r1, sp
2000763e:	4630      	mov	r0, r6
20007640:	f7ff ff9e 	bl	20007580 <__b2d>
20007644:	f8dd c004 	ldr.w	ip, [sp, #4]
20007648:	46a9      	mov	r9, r5
2000764a:	46a0      	mov	r8, r4
2000764c:	460b      	mov	r3, r1
2000764e:	4602      	mov	r2, r0
20007650:	6931      	ldr	r1, [r6, #16]
20007652:	4616      	mov	r6, r2
20007654:	6938      	ldr	r0, [r7, #16]
20007656:	461f      	mov	r7, r3
20007658:	1a40      	subs	r0, r0, r1
2000765a:	9900      	ldr	r1, [sp, #0]
2000765c:	ebc1 010c 	rsb	r1, r1, ip
20007660:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20007664:	2900      	cmp	r1, #0
20007666:	bfc9      	itett	gt
20007668:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000766c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20007670:	4624      	movgt	r4, r4
20007672:	464d      	movgt	r5, r9
20007674:	bfdc      	itt	le
20007676:	4612      	movle	r2, r2
20007678:	463b      	movle	r3, r7
2000767a:	4620      	mov	r0, r4
2000767c:	4629      	mov	r1, r5
2000767e:	f7fb fdbb 	bl	200031f8 <__aeabi_ddiv>
20007682:	b003      	add	sp, #12
20007684:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20007688 <_mprec_log10>:
20007688:	2817      	cmp	r0, #23
2000768a:	b510      	push	{r4, lr}
2000768c:	4604      	mov	r4, r0
2000768e:	dd0e      	ble.n	200076ae <_mprec_log10+0x26>
20007690:	f240 0100 	movw	r1, #0
20007694:	2000      	movs	r0, #0
20007696:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000769a:	f240 0300 	movw	r3, #0
2000769e:	2200      	movs	r2, #0
200076a0:	f2c4 0324 	movt	r3, #16420	; 0x4024
200076a4:	f7fb fc7e 	bl	20002fa4 <__aeabi_dmul>
200076a8:	3c01      	subs	r4, #1
200076aa:	d1f6      	bne.n	2000769a <_mprec_log10+0x12>
200076ac:	bd10      	pop	{r4, pc}
200076ae:	f249 5360 	movw	r3, #38240	; 0x9560
200076b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076b6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200076ba:	e9d3 0100 	ldrd	r0, r1, [r3]
200076be:	bd10      	pop	{r4, pc}

200076c0 <__copybits>:
200076c0:	6913      	ldr	r3, [r2, #16]
200076c2:	3901      	subs	r1, #1
200076c4:	f102 0c14 	add.w	ip, r2, #20
200076c8:	b410      	push	{r4}
200076ca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200076ce:	114c      	asrs	r4, r1, #5
200076d0:	3214      	adds	r2, #20
200076d2:	3401      	adds	r4, #1
200076d4:	4594      	cmp	ip, r2
200076d6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200076da:	d20f      	bcs.n	200076fc <__copybits+0x3c>
200076dc:	2300      	movs	r3, #0
200076de:	f85c 1003 	ldr.w	r1, [ip, r3]
200076e2:	50c1      	str	r1, [r0, r3]
200076e4:	3304      	adds	r3, #4
200076e6:	eb03 010c 	add.w	r1, r3, ip
200076ea:	428a      	cmp	r2, r1
200076ec:	d8f7      	bhi.n	200076de <__copybits+0x1e>
200076ee:	ea6f 0c0c 	mvn.w	ip, ip
200076f2:	4462      	add	r2, ip
200076f4:	f022 0203 	bic.w	r2, r2, #3
200076f8:	3204      	adds	r2, #4
200076fa:	1880      	adds	r0, r0, r2
200076fc:	4284      	cmp	r4, r0
200076fe:	d904      	bls.n	2000770a <__copybits+0x4a>
20007700:	2300      	movs	r3, #0
20007702:	f840 3b04 	str.w	r3, [r0], #4
20007706:	4284      	cmp	r4, r0
20007708:	d8fb      	bhi.n	20007702 <__copybits+0x42>
2000770a:	bc10      	pop	{r4}
2000770c:	4770      	bx	lr
2000770e:	bf00      	nop

20007710 <__any_on>:
20007710:	6902      	ldr	r2, [r0, #16]
20007712:	114b      	asrs	r3, r1, #5
20007714:	429a      	cmp	r2, r3
20007716:	db10      	blt.n	2000773a <__any_on+0x2a>
20007718:	dd0e      	ble.n	20007738 <__any_on+0x28>
2000771a:	f011 011f 	ands.w	r1, r1, #31
2000771e:	d00b      	beq.n	20007738 <__any_on+0x28>
20007720:	461a      	mov	r2, r3
20007722:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20007726:	695b      	ldr	r3, [r3, #20]
20007728:	fa23 fc01 	lsr.w	ip, r3, r1
2000772c:	fa0c f101 	lsl.w	r1, ip, r1
20007730:	4299      	cmp	r1, r3
20007732:	d002      	beq.n	2000773a <__any_on+0x2a>
20007734:	2001      	movs	r0, #1
20007736:	4770      	bx	lr
20007738:	461a      	mov	r2, r3
2000773a:	3204      	adds	r2, #4
2000773c:	f100 0114 	add.w	r1, r0, #20
20007740:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20007744:	f103 0c04 	add.w	ip, r3, #4
20007748:	4561      	cmp	r1, ip
2000774a:	d20b      	bcs.n	20007764 <__any_on+0x54>
2000774c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20007750:	2a00      	cmp	r2, #0
20007752:	d1ef      	bne.n	20007734 <__any_on+0x24>
20007754:	4299      	cmp	r1, r3
20007756:	d205      	bcs.n	20007764 <__any_on+0x54>
20007758:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000775c:	2a00      	cmp	r2, #0
2000775e:	d1e9      	bne.n	20007734 <__any_on+0x24>
20007760:	4299      	cmp	r1, r3
20007762:	d3f9      	bcc.n	20007758 <__any_on+0x48>
20007764:	2000      	movs	r0, #0
20007766:	4770      	bx	lr

20007768 <_Bfree>:
20007768:	b530      	push	{r4, r5, lr}
2000776a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000776c:	b083      	sub	sp, #12
2000776e:	4604      	mov	r4, r0
20007770:	b155      	cbz	r5, 20007788 <_Bfree+0x20>
20007772:	b139      	cbz	r1, 20007784 <_Bfree+0x1c>
20007774:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007776:	684a      	ldr	r2, [r1, #4]
20007778:	68db      	ldr	r3, [r3, #12]
2000777a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000777e:	6008      	str	r0, [r1, #0]
20007780:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20007784:	b003      	add	sp, #12
20007786:	bd30      	pop	{r4, r5, pc}
20007788:	2010      	movs	r0, #16
2000778a:	9101      	str	r1, [sp, #4]
2000778c:	f7fb fe9c 	bl	200034c8 <malloc>
20007790:	9901      	ldr	r1, [sp, #4]
20007792:	6260      	str	r0, [r4, #36]	; 0x24
20007794:	60c5      	str	r5, [r0, #12]
20007796:	6045      	str	r5, [r0, #4]
20007798:	6085      	str	r5, [r0, #8]
2000779a:	6005      	str	r5, [r0, #0]
2000779c:	e7e9      	b.n	20007772 <_Bfree+0xa>
2000779e:	bf00      	nop

200077a0 <_Balloc>:
200077a0:	b570      	push	{r4, r5, r6, lr}
200077a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
200077a4:	4606      	mov	r6, r0
200077a6:	460d      	mov	r5, r1
200077a8:	b164      	cbz	r4, 200077c4 <_Balloc+0x24>
200077aa:	68e2      	ldr	r2, [r4, #12]
200077ac:	b1a2      	cbz	r2, 200077d8 <_Balloc+0x38>
200077ae:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200077b2:	b1eb      	cbz	r3, 200077f0 <_Balloc+0x50>
200077b4:	6819      	ldr	r1, [r3, #0]
200077b6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200077ba:	2200      	movs	r2, #0
200077bc:	60da      	str	r2, [r3, #12]
200077be:	611a      	str	r2, [r3, #16]
200077c0:	4618      	mov	r0, r3
200077c2:	bd70      	pop	{r4, r5, r6, pc}
200077c4:	2010      	movs	r0, #16
200077c6:	f7fb fe7f 	bl	200034c8 <malloc>
200077ca:	2300      	movs	r3, #0
200077cc:	4604      	mov	r4, r0
200077ce:	6270      	str	r0, [r6, #36]	; 0x24
200077d0:	60c3      	str	r3, [r0, #12]
200077d2:	6043      	str	r3, [r0, #4]
200077d4:	6083      	str	r3, [r0, #8]
200077d6:	6003      	str	r3, [r0, #0]
200077d8:	2210      	movs	r2, #16
200077da:	4630      	mov	r0, r6
200077dc:	2104      	movs	r1, #4
200077de:	f000 fe13 	bl	20008408 <_calloc_r>
200077e2:	6a73      	ldr	r3, [r6, #36]	; 0x24
200077e4:	60e0      	str	r0, [r4, #12]
200077e6:	68da      	ldr	r2, [r3, #12]
200077e8:	2a00      	cmp	r2, #0
200077ea:	d1e0      	bne.n	200077ae <_Balloc+0xe>
200077ec:	4613      	mov	r3, r2
200077ee:	e7e7      	b.n	200077c0 <_Balloc+0x20>
200077f0:	2401      	movs	r4, #1
200077f2:	4630      	mov	r0, r6
200077f4:	4621      	mov	r1, r4
200077f6:	40ac      	lsls	r4, r5
200077f8:	1d62      	adds	r2, r4, #5
200077fa:	0092      	lsls	r2, r2, #2
200077fc:	f000 fe04 	bl	20008408 <_calloc_r>
20007800:	4603      	mov	r3, r0
20007802:	2800      	cmp	r0, #0
20007804:	d0dc      	beq.n	200077c0 <_Balloc+0x20>
20007806:	6045      	str	r5, [r0, #4]
20007808:	6084      	str	r4, [r0, #8]
2000780a:	e7d6      	b.n	200077ba <_Balloc+0x1a>

2000780c <__d2b>:
2000780c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007810:	b083      	sub	sp, #12
20007812:	2101      	movs	r1, #1
20007814:	461d      	mov	r5, r3
20007816:	4614      	mov	r4, r2
20007818:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000781a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000781c:	f7ff ffc0 	bl	200077a0 <_Balloc>
20007820:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20007824:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20007828:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000782c:	4615      	mov	r5, r2
2000782e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20007832:	9300      	str	r3, [sp, #0]
20007834:	bf1c      	itt	ne
20007836:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000783a:	9300      	strne	r3, [sp, #0]
2000783c:	4680      	mov	r8, r0
2000783e:	2c00      	cmp	r4, #0
20007840:	d023      	beq.n	2000788a <__d2b+0x7e>
20007842:	a802      	add	r0, sp, #8
20007844:	f840 4d04 	str.w	r4, [r0, #-4]!
20007848:	f7ff fe22 	bl	20007490 <__lo0bits>
2000784c:	4603      	mov	r3, r0
2000784e:	2800      	cmp	r0, #0
20007850:	d137      	bne.n	200078c2 <__d2b+0xb6>
20007852:	9901      	ldr	r1, [sp, #4]
20007854:	9a00      	ldr	r2, [sp, #0]
20007856:	f8c8 1014 	str.w	r1, [r8, #20]
2000785a:	2a00      	cmp	r2, #0
2000785c:	bf14      	ite	ne
2000785e:	2402      	movne	r4, #2
20007860:	2401      	moveq	r4, #1
20007862:	f8c8 2018 	str.w	r2, [r8, #24]
20007866:	f8c8 4010 	str.w	r4, [r8, #16]
2000786a:	f1ba 0f00 	cmp.w	sl, #0
2000786e:	d01b      	beq.n	200078a8 <__d2b+0x9c>
20007870:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20007874:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20007878:	f1aa 0a03 	sub.w	sl, sl, #3
2000787c:	4453      	add	r3, sl
2000787e:	603b      	str	r3, [r7, #0]
20007880:	6032      	str	r2, [r6, #0]
20007882:	4640      	mov	r0, r8
20007884:	b003      	add	sp, #12
20007886:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000788a:	4668      	mov	r0, sp
2000788c:	f7ff fe00 	bl	20007490 <__lo0bits>
20007890:	2301      	movs	r3, #1
20007892:	461c      	mov	r4, r3
20007894:	f8c8 3010 	str.w	r3, [r8, #16]
20007898:	9b00      	ldr	r3, [sp, #0]
2000789a:	f8c8 3014 	str.w	r3, [r8, #20]
2000789e:	f100 0320 	add.w	r3, r0, #32
200078a2:	f1ba 0f00 	cmp.w	sl, #0
200078a6:	d1e3      	bne.n	20007870 <__d2b+0x64>
200078a8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200078ac:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200078b0:	3b02      	subs	r3, #2
200078b2:	603b      	str	r3, [r7, #0]
200078b4:	6910      	ldr	r0, [r2, #16]
200078b6:	f7ff fdcb 	bl	20007450 <__hi0bits>
200078ba:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200078be:	6030      	str	r0, [r6, #0]
200078c0:	e7df      	b.n	20007882 <__d2b+0x76>
200078c2:	9a00      	ldr	r2, [sp, #0]
200078c4:	f1c0 0120 	rsb	r1, r0, #32
200078c8:	fa12 f101 	lsls.w	r1, r2, r1
200078cc:	40c2      	lsrs	r2, r0
200078ce:	9801      	ldr	r0, [sp, #4]
200078d0:	4301      	orrs	r1, r0
200078d2:	f8c8 1014 	str.w	r1, [r8, #20]
200078d6:	9200      	str	r2, [sp, #0]
200078d8:	e7bf      	b.n	2000785a <__d2b+0x4e>
200078da:	bf00      	nop

200078dc <__mdiff>:
200078dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200078e0:	6913      	ldr	r3, [r2, #16]
200078e2:	690f      	ldr	r7, [r1, #16]
200078e4:	460c      	mov	r4, r1
200078e6:	4615      	mov	r5, r2
200078e8:	1aff      	subs	r7, r7, r3
200078ea:	2f00      	cmp	r7, #0
200078ec:	d04f      	beq.n	2000798e <__mdiff+0xb2>
200078ee:	db6a      	blt.n	200079c6 <__mdiff+0xea>
200078f0:	2700      	movs	r7, #0
200078f2:	f101 0614 	add.w	r6, r1, #20
200078f6:	6861      	ldr	r1, [r4, #4]
200078f8:	f7ff ff52 	bl	200077a0 <_Balloc>
200078fc:	f8d5 8010 	ldr.w	r8, [r5, #16]
20007900:	f8d4 c010 	ldr.w	ip, [r4, #16]
20007904:	f105 0114 	add.w	r1, r5, #20
20007908:	2200      	movs	r2, #0
2000790a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000790e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20007912:	f105 0814 	add.w	r8, r5, #20
20007916:	3414      	adds	r4, #20
20007918:	f100 0314 	add.w	r3, r0, #20
2000791c:	60c7      	str	r7, [r0, #12]
2000791e:	f851 7b04 	ldr.w	r7, [r1], #4
20007922:	f856 5b04 	ldr.w	r5, [r6], #4
20007926:	46bb      	mov	fp, r7
20007928:	fa1f fa87 	uxth.w	sl, r7
2000792c:	0c3f      	lsrs	r7, r7, #16
2000792e:	fa1f f985 	uxth.w	r9, r5
20007932:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20007936:	ebca 0a09 	rsb	sl, sl, r9
2000793a:	4452      	add	r2, sl
2000793c:	eb07 4722 	add.w	r7, r7, r2, asr #16
20007940:	b292      	uxth	r2, r2
20007942:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20007946:	f843 2b04 	str.w	r2, [r3], #4
2000794a:	143a      	asrs	r2, r7, #16
2000794c:	4588      	cmp	r8, r1
2000794e:	d8e6      	bhi.n	2000791e <__mdiff+0x42>
20007950:	42a6      	cmp	r6, r4
20007952:	d20e      	bcs.n	20007972 <__mdiff+0x96>
20007954:	f856 1b04 	ldr.w	r1, [r6], #4
20007958:	b28d      	uxth	r5, r1
2000795a:	0c09      	lsrs	r1, r1, #16
2000795c:	1952      	adds	r2, r2, r5
2000795e:	eb01 4122 	add.w	r1, r1, r2, asr #16
20007962:	b292      	uxth	r2, r2
20007964:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20007968:	f843 2b04 	str.w	r2, [r3], #4
2000796c:	140a      	asrs	r2, r1, #16
2000796e:	42b4      	cmp	r4, r6
20007970:	d8f0      	bhi.n	20007954 <__mdiff+0x78>
20007972:	f853 2c04 	ldr.w	r2, [r3, #-4]
20007976:	b932      	cbnz	r2, 20007986 <__mdiff+0xaa>
20007978:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000797c:	f10c 3cff 	add.w	ip, ip, #4294967295
20007980:	3b04      	subs	r3, #4
20007982:	2a00      	cmp	r2, #0
20007984:	d0f8      	beq.n	20007978 <__mdiff+0x9c>
20007986:	f8c0 c010 	str.w	ip, [r0, #16]
2000798a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000798e:	3304      	adds	r3, #4
20007990:	f101 0614 	add.w	r6, r1, #20
20007994:	009b      	lsls	r3, r3, #2
20007996:	18d2      	adds	r2, r2, r3
20007998:	18cb      	adds	r3, r1, r3
2000799a:	3304      	adds	r3, #4
2000799c:	3204      	adds	r2, #4
2000799e:	f853 cc04 	ldr.w	ip, [r3, #-4]
200079a2:	3b04      	subs	r3, #4
200079a4:	f852 1c04 	ldr.w	r1, [r2, #-4]
200079a8:	3a04      	subs	r2, #4
200079aa:	458c      	cmp	ip, r1
200079ac:	d10a      	bne.n	200079c4 <__mdiff+0xe8>
200079ae:	429e      	cmp	r6, r3
200079b0:	d3f5      	bcc.n	2000799e <__mdiff+0xc2>
200079b2:	2100      	movs	r1, #0
200079b4:	f7ff fef4 	bl	200077a0 <_Balloc>
200079b8:	2301      	movs	r3, #1
200079ba:	6103      	str	r3, [r0, #16]
200079bc:	2300      	movs	r3, #0
200079be:	6143      	str	r3, [r0, #20]
200079c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200079c4:	d297      	bcs.n	200078f6 <__mdiff+0x1a>
200079c6:	4623      	mov	r3, r4
200079c8:	462c      	mov	r4, r5
200079ca:	2701      	movs	r7, #1
200079cc:	461d      	mov	r5, r3
200079ce:	f104 0614 	add.w	r6, r4, #20
200079d2:	e790      	b.n	200078f6 <__mdiff+0x1a>

200079d4 <__lshift>:
200079d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200079d8:	690d      	ldr	r5, [r1, #16]
200079da:	688b      	ldr	r3, [r1, #8]
200079dc:	1156      	asrs	r6, r2, #5
200079de:	3501      	adds	r5, #1
200079e0:	460c      	mov	r4, r1
200079e2:	19ad      	adds	r5, r5, r6
200079e4:	4690      	mov	r8, r2
200079e6:	429d      	cmp	r5, r3
200079e8:	4682      	mov	sl, r0
200079ea:	6849      	ldr	r1, [r1, #4]
200079ec:	dd03      	ble.n	200079f6 <__lshift+0x22>
200079ee:	005b      	lsls	r3, r3, #1
200079f0:	3101      	adds	r1, #1
200079f2:	429d      	cmp	r5, r3
200079f4:	dcfb      	bgt.n	200079ee <__lshift+0x1a>
200079f6:	4650      	mov	r0, sl
200079f8:	f7ff fed2 	bl	200077a0 <_Balloc>
200079fc:	2e00      	cmp	r6, #0
200079fe:	4607      	mov	r7, r0
20007a00:	f100 0214 	add.w	r2, r0, #20
20007a04:	dd0a      	ble.n	20007a1c <__lshift+0x48>
20007a06:	2300      	movs	r3, #0
20007a08:	4619      	mov	r1, r3
20007a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20007a0e:	3301      	adds	r3, #1
20007a10:	42b3      	cmp	r3, r6
20007a12:	d1fa      	bne.n	20007a0a <__lshift+0x36>
20007a14:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20007a18:	f103 0214 	add.w	r2, r3, #20
20007a1c:	6920      	ldr	r0, [r4, #16]
20007a1e:	f104 0314 	add.w	r3, r4, #20
20007a22:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20007a26:	3014      	adds	r0, #20
20007a28:	f018 081f 	ands.w	r8, r8, #31
20007a2c:	d01b      	beq.n	20007a66 <__lshift+0x92>
20007a2e:	f1c8 0e20 	rsb	lr, r8, #32
20007a32:	2100      	movs	r1, #0
20007a34:	681e      	ldr	r6, [r3, #0]
20007a36:	fa06 fc08 	lsl.w	ip, r6, r8
20007a3a:	ea41 010c 	orr.w	r1, r1, ip
20007a3e:	f842 1b04 	str.w	r1, [r2], #4
20007a42:	f853 1b04 	ldr.w	r1, [r3], #4
20007a46:	4298      	cmp	r0, r3
20007a48:	fa21 f10e 	lsr.w	r1, r1, lr
20007a4c:	d8f2      	bhi.n	20007a34 <__lshift+0x60>
20007a4e:	6011      	str	r1, [r2, #0]
20007a50:	b101      	cbz	r1, 20007a54 <__lshift+0x80>
20007a52:	3501      	adds	r5, #1
20007a54:	4650      	mov	r0, sl
20007a56:	3d01      	subs	r5, #1
20007a58:	4621      	mov	r1, r4
20007a5a:	613d      	str	r5, [r7, #16]
20007a5c:	f7ff fe84 	bl	20007768 <_Bfree>
20007a60:	4638      	mov	r0, r7
20007a62:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007a66:	f853 1008 	ldr.w	r1, [r3, r8]
20007a6a:	f842 1008 	str.w	r1, [r2, r8]
20007a6e:	f108 0804 	add.w	r8, r8, #4
20007a72:	eb08 0103 	add.w	r1, r8, r3
20007a76:	4288      	cmp	r0, r1
20007a78:	d9ec      	bls.n	20007a54 <__lshift+0x80>
20007a7a:	f853 1008 	ldr.w	r1, [r3, r8]
20007a7e:	f842 1008 	str.w	r1, [r2, r8]
20007a82:	f108 0804 	add.w	r8, r8, #4
20007a86:	eb08 0103 	add.w	r1, r8, r3
20007a8a:	4288      	cmp	r0, r1
20007a8c:	d8eb      	bhi.n	20007a66 <__lshift+0x92>
20007a8e:	e7e1      	b.n	20007a54 <__lshift+0x80>

20007a90 <__multiply>:
20007a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007a94:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007a98:	6917      	ldr	r7, [r2, #16]
20007a9a:	460d      	mov	r5, r1
20007a9c:	4616      	mov	r6, r2
20007a9e:	b087      	sub	sp, #28
20007aa0:	45b8      	cmp	r8, r7
20007aa2:	bfb5      	itete	lt
20007aa4:	4615      	movlt	r5, r2
20007aa6:	463b      	movge	r3, r7
20007aa8:	460b      	movlt	r3, r1
20007aaa:	4647      	movge	r7, r8
20007aac:	bfb4      	ite	lt
20007aae:	461e      	movlt	r6, r3
20007ab0:	4698      	movge	r8, r3
20007ab2:	68ab      	ldr	r3, [r5, #8]
20007ab4:	eb08 0407 	add.w	r4, r8, r7
20007ab8:	6869      	ldr	r1, [r5, #4]
20007aba:	429c      	cmp	r4, r3
20007abc:	bfc8      	it	gt
20007abe:	3101      	addgt	r1, #1
20007ac0:	f7ff fe6e 	bl	200077a0 <_Balloc>
20007ac4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007ac8:	f100 0b14 	add.w	fp, r0, #20
20007acc:	3314      	adds	r3, #20
20007ace:	9003      	str	r0, [sp, #12]
20007ad0:	459b      	cmp	fp, r3
20007ad2:	9304      	str	r3, [sp, #16]
20007ad4:	d206      	bcs.n	20007ae4 <__multiply+0x54>
20007ad6:	9904      	ldr	r1, [sp, #16]
20007ad8:	465b      	mov	r3, fp
20007ada:	2200      	movs	r2, #0
20007adc:	f843 2b04 	str.w	r2, [r3], #4
20007ae0:	4299      	cmp	r1, r3
20007ae2:	d8fb      	bhi.n	20007adc <__multiply+0x4c>
20007ae4:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007ae8:	f106 0914 	add.w	r9, r6, #20
20007aec:	f108 0814 	add.w	r8, r8, #20
20007af0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007af4:	3514      	adds	r5, #20
20007af6:	45c1      	cmp	r9, r8
20007af8:	f8cd 8004 	str.w	r8, [sp, #4]
20007afc:	f10c 0c14 	add.w	ip, ip, #20
20007b00:	9502      	str	r5, [sp, #8]
20007b02:	d24b      	bcs.n	20007b9c <__multiply+0x10c>
20007b04:	f04f 0a00 	mov.w	sl, #0
20007b08:	9405      	str	r4, [sp, #20]
20007b0a:	f859 400a 	ldr.w	r4, [r9, sl]
20007b0e:	eb0a 080b 	add.w	r8, sl, fp
20007b12:	b2a0      	uxth	r0, r4
20007b14:	b1d8      	cbz	r0, 20007b4e <__multiply+0xbe>
20007b16:	9a02      	ldr	r2, [sp, #8]
20007b18:	4643      	mov	r3, r8
20007b1a:	2400      	movs	r4, #0
20007b1c:	f852 5b04 	ldr.w	r5, [r2], #4
20007b20:	6819      	ldr	r1, [r3, #0]
20007b22:	b2af      	uxth	r7, r5
20007b24:	0c2d      	lsrs	r5, r5, #16
20007b26:	b28e      	uxth	r6, r1
20007b28:	0c09      	lsrs	r1, r1, #16
20007b2a:	fb00 6607 	mla	r6, r0, r7, r6
20007b2e:	fb00 1105 	mla	r1, r0, r5, r1
20007b32:	1936      	adds	r6, r6, r4
20007b34:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20007b38:	b2b6      	uxth	r6, r6
20007b3a:	0c0c      	lsrs	r4, r1, #16
20007b3c:	4594      	cmp	ip, r2
20007b3e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20007b42:	f843 6b04 	str.w	r6, [r3], #4
20007b46:	d8e9      	bhi.n	20007b1c <__multiply+0x8c>
20007b48:	601c      	str	r4, [r3, #0]
20007b4a:	f859 400a 	ldr.w	r4, [r9, sl]
20007b4e:	0c24      	lsrs	r4, r4, #16
20007b50:	d01c      	beq.n	20007b8c <__multiply+0xfc>
20007b52:	f85b 200a 	ldr.w	r2, [fp, sl]
20007b56:	4641      	mov	r1, r8
20007b58:	9b02      	ldr	r3, [sp, #8]
20007b5a:	2500      	movs	r5, #0
20007b5c:	4610      	mov	r0, r2
20007b5e:	881e      	ldrh	r6, [r3, #0]
20007b60:	b297      	uxth	r7, r2
20007b62:	fb06 5504 	mla	r5, r6, r4, r5
20007b66:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20007b6a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20007b6e:	600f      	str	r7, [r1, #0]
20007b70:	f851 0f04 	ldr.w	r0, [r1, #4]!
20007b74:	f853 2b04 	ldr.w	r2, [r3], #4
20007b78:	b286      	uxth	r6, r0
20007b7a:	0c12      	lsrs	r2, r2, #16
20007b7c:	fb02 6204 	mla	r2, r2, r4, r6
20007b80:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20007b84:	0c15      	lsrs	r5, r2, #16
20007b86:	459c      	cmp	ip, r3
20007b88:	d8e9      	bhi.n	20007b5e <__multiply+0xce>
20007b8a:	600a      	str	r2, [r1, #0]
20007b8c:	f10a 0a04 	add.w	sl, sl, #4
20007b90:	9a01      	ldr	r2, [sp, #4]
20007b92:	eb0a 0309 	add.w	r3, sl, r9
20007b96:	429a      	cmp	r2, r3
20007b98:	d8b7      	bhi.n	20007b0a <__multiply+0x7a>
20007b9a:	9c05      	ldr	r4, [sp, #20]
20007b9c:	2c00      	cmp	r4, #0
20007b9e:	dd0b      	ble.n	20007bb8 <__multiply+0x128>
20007ba0:	9a04      	ldr	r2, [sp, #16]
20007ba2:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007ba6:	b93b      	cbnz	r3, 20007bb8 <__multiply+0x128>
20007ba8:	4613      	mov	r3, r2
20007baa:	e003      	b.n	20007bb4 <__multiply+0x124>
20007bac:	f853 2c08 	ldr.w	r2, [r3, #-8]
20007bb0:	3b04      	subs	r3, #4
20007bb2:	b90a      	cbnz	r2, 20007bb8 <__multiply+0x128>
20007bb4:	3c01      	subs	r4, #1
20007bb6:	d1f9      	bne.n	20007bac <__multiply+0x11c>
20007bb8:	9b03      	ldr	r3, [sp, #12]
20007bba:	4618      	mov	r0, r3
20007bbc:	611c      	str	r4, [r3, #16]
20007bbe:	b007      	add	sp, #28
20007bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007bc4 <__i2b>:
20007bc4:	b510      	push	{r4, lr}
20007bc6:	460c      	mov	r4, r1
20007bc8:	2101      	movs	r1, #1
20007bca:	f7ff fde9 	bl	200077a0 <_Balloc>
20007bce:	2201      	movs	r2, #1
20007bd0:	6144      	str	r4, [r0, #20]
20007bd2:	6102      	str	r2, [r0, #16]
20007bd4:	bd10      	pop	{r4, pc}
20007bd6:	bf00      	nop

20007bd8 <__multadd>:
20007bd8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007bdc:	460d      	mov	r5, r1
20007bde:	2100      	movs	r1, #0
20007be0:	4606      	mov	r6, r0
20007be2:	692c      	ldr	r4, [r5, #16]
20007be4:	b083      	sub	sp, #12
20007be6:	f105 0814 	add.w	r8, r5, #20
20007bea:	4608      	mov	r0, r1
20007bec:	f858 7001 	ldr.w	r7, [r8, r1]
20007bf0:	3001      	adds	r0, #1
20007bf2:	fa1f fa87 	uxth.w	sl, r7
20007bf6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007bfa:	fb0a 3302 	mla	r3, sl, r2, r3
20007bfe:	fb0c fc02 	mul.w	ip, ip, r2
20007c02:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007c06:	b29b      	uxth	r3, r3
20007c08:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007c0c:	f848 3001 	str.w	r3, [r8, r1]
20007c10:	3104      	adds	r1, #4
20007c12:	4284      	cmp	r4, r0
20007c14:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007c18:	dce8      	bgt.n	20007bec <__multadd+0x14>
20007c1a:	b13b      	cbz	r3, 20007c2c <__multadd+0x54>
20007c1c:	68aa      	ldr	r2, [r5, #8]
20007c1e:	4294      	cmp	r4, r2
20007c20:	da08      	bge.n	20007c34 <__multadd+0x5c>
20007c22:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007c26:	3401      	adds	r4, #1
20007c28:	612c      	str	r4, [r5, #16]
20007c2a:	6153      	str	r3, [r2, #20]
20007c2c:	4628      	mov	r0, r5
20007c2e:	b003      	add	sp, #12
20007c30:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20007c34:	6869      	ldr	r1, [r5, #4]
20007c36:	4630      	mov	r0, r6
20007c38:	9301      	str	r3, [sp, #4]
20007c3a:	3101      	adds	r1, #1
20007c3c:	f7ff fdb0 	bl	200077a0 <_Balloc>
20007c40:	692a      	ldr	r2, [r5, #16]
20007c42:	f105 010c 	add.w	r1, r5, #12
20007c46:	3202      	adds	r2, #2
20007c48:	0092      	lsls	r2, r2, #2
20007c4a:	4607      	mov	r7, r0
20007c4c:	300c      	adds	r0, #12
20007c4e:	f7fb ff15 	bl	20003a7c <memcpy>
20007c52:	4629      	mov	r1, r5
20007c54:	4630      	mov	r0, r6
20007c56:	463d      	mov	r5, r7
20007c58:	f7ff fd86 	bl	20007768 <_Bfree>
20007c5c:	9b01      	ldr	r3, [sp, #4]
20007c5e:	e7e0      	b.n	20007c22 <__multadd+0x4a>

20007c60 <__pow5mult>:
20007c60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007c64:	4615      	mov	r5, r2
20007c66:	f012 0203 	ands.w	r2, r2, #3
20007c6a:	4604      	mov	r4, r0
20007c6c:	4688      	mov	r8, r1
20007c6e:	d12c      	bne.n	20007cca <__pow5mult+0x6a>
20007c70:	10ad      	asrs	r5, r5, #2
20007c72:	d01e      	beq.n	20007cb2 <__pow5mult+0x52>
20007c74:	6a66      	ldr	r6, [r4, #36]	; 0x24
20007c76:	2e00      	cmp	r6, #0
20007c78:	d034      	beq.n	20007ce4 <__pow5mult+0x84>
20007c7a:	68b7      	ldr	r7, [r6, #8]
20007c7c:	2f00      	cmp	r7, #0
20007c7e:	d03b      	beq.n	20007cf8 <__pow5mult+0x98>
20007c80:	f015 0f01 	tst.w	r5, #1
20007c84:	d108      	bne.n	20007c98 <__pow5mult+0x38>
20007c86:	106d      	asrs	r5, r5, #1
20007c88:	d013      	beq.n	20007cb2 <__pow5mult+0x52>
20007c8a:	683e      	ldr	r6, [r7, #0]
20007c8c:	b1a6      	cbz	r6, 20007cb8 <__pow5mult+0x58>
20007c8e:	4630      	mov	r0, r6
20007c90:	4607      	mov	r7, r0
20007c92:	f015 0f01 	tst.w	r5, #1
20007c96:	d0f6      	beq.n	20007c86 <__pow5mult+0x26>
20007c98:	4641      	mov	r1, r8
20007c9a:	463a      	mov	r2, r7
20007c9c:	4620      	mov	r0, r4
20007c9e:	f7ff fef7 	bl	20007a90 <__multiply>
20007ca2:	4641      	mov	r1, r8
20007ca4:	4606      	mov	r6, r0
20007ca6:	4620      	mov	r0, r4
20007ca8:	f7ff fd5e 	bl	20007768 <_Bfree>
20007cac:	106d      	asrs	r5, r5, #1
20007cae:	46b0      	mov	r8, r6
20007cb0:	d1eb      	bne.n	20007c8a <__pow5mult+0x2a>
20007cb2:	4640      	mov	r0, r8
20007cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007cb8:	4639      	mov	r1, r7
20007cba:	463a      	mov	r2, r7
20007cbc:	4620      	mov	r0, r4
20007cbe:	f7ff fee7 	bl	20007a90 <__multiply>
20007cc2:	6038      	str	r0, [r7, #0]
20007cc4:	4607      	mov	r7, r0
20007cc6:	6006      	str	r6, [r0, #0]
20007cc8:	e7e3      	b.n	20007c92 <__pow5mult+0x32>
20007cca:	f249 5c60 	movw	ip, #38240	; 0x9560
20007cce:	2300      	movs	r3, #0
20007cd0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007cd4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007cd8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007cdc:	f7ff ff7c 	bl	20007bd8 <__multadd>
20007ce0:	4680      	mov	r8, r0
20007ce2:	e7c5      	b.n	20007c70 <__pow5mult+0x10>
20007ce4:	2010      	movs	r0, #16
20007ce6:	f7fb fbef 	bl	200034c8 <malloc>
20007cea:	2300      	movs	r3, #0
20007cec:	4606      	mov	r6, r0
20007cee:	6260      	str	r0, [r4, #36]	; 0x24
20007cf0:	60c3      	str	r3, [r0, #12]
20007cf2:	6043      	str	r3, [r0, #4]
20007cf4:	6083      	str	r3, [r0, #8]
20007cf6:	6003      	str	r3, [r0, #0]
20007cf8:	4620      	mov	r0, r4
20007cfa:	f240 2171 	movw	r1, #625	; 0x271
20007cfe:	f7ff ff61 	bl	20007bc4 <__i2b>
20007d02:	2300      	movs	r3, #0
20007d04:	60b0      	str	r0, [r6, #8]
20007d06:	4607      	mov	r7, r0
20007d08:	6003      	str	r3, [r0, #0]
20007d0a:	e7b9      	b.n	20007c80 <__pow5mult+0x20>

20007d0c <__s2b>:
20007d0c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007d10:	461e      	mov	r6, r3
20007d12:	f648 6339 	movw	r3, #36409	; 0x8e39
20007d16:	f106 0c08 	add.w	ip, r6, #8
20007d1a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20007d1e:	4688      	mov	r8, r1
20007d20:	4605      	mov	r5, r0
20007d22:	4617      	mov	r7, r2
20007d24:	fb83 130c 	smull	r1, r3, r3, ip
20007d28:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007d2c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20007d30:	f1bc 0f01 	cmp.w	ip, #1
20007d34:	dd35      	ble.n	20007da2 <__s2b+0x96>
20007d36:	2100      	movs	r1, #0
20007d38:	2201      	movs	r2, #1
20007d3a:	0052      	lsls	r2, r2, #1
20007d3c:	3101      	adds	r1, #1
20007d3e:	4594      	cmp	ip, r2
20007d40:	dcfb      	bgt.n	20007d3a <__s2b+0x2e>
20007d42:	4628      	mov	r0, r5
20007d44:	f7ff fd2c 	bl	200077a0 <_Balloc>
20007d48:	9b08      	ldr	r3, [sp, #32]
20007d4a:	6143      	str	r3, [r0, #20]
20007d4c:	2301      	movs	r3, #1
20007d4e:	2f09      	cmp	r7, #9
20007d50:	6103      	str	r3, [r0, #16]
20007d52:	dd22      	ble.n	20007d9a <__s2b+0x8e>
20007d54:	f108 0a09 	add.w	sl, r8, #9
20007d58:	2409      	movs	r4, #9
20007d5a:	f818 3004 	ldrb.w	r3, [r8, r4]
20007d5e:	4601      	mov	r1, r0
20007d60:	220a      	movs	r2, #10
20007d62:	3401      	adds	r4, #1
20007d64:	3b30      	subs	r3, #48	; 0x30
20007d66:	4628      	mov	r0, r5
20007d68:	f7ff ff36 	bl	20007bd8 <__multadd>
20007d6c:	42a7      	cmp	r7, r4
20007d6e:	dcf4      	bgt.n	20007d5a <__s2b+0x4e>
20007d70:	eb0a 0807 	add.w	r8, sl, r7
20007d74:	f1a8 0808 	sub.w	r8, r8, #8
20007d78:	42be      	cmp	r6, r7
20007d7a:	dd0c      	ble.n	20007d96 <__s2b+0x8a>
20007d7c:	2400      	movs	r4, #0
20007d7e:	f818 3004 	ldrb.w	r3, [r8, r4]
20007d82:	4601      	mov	r1, r0
20007d84:	3401      	adds	r4, #1
20007d86:	220a      	movs	r2, #10
20007d88:	3b30      	subs	r3, #48	; 0x30
20007d8a:	4628      	mov	r0, r5
20007d8c:	f7ff ff24 	bl	20007bd8 <__multadd>
20007d90:	19e3      	adds	r3, r4, r7
20007d92:	429e      	cmp	r6, r3
20007d94:	dcf3      	bgt.n	20007d7e <__s2b+0x72>
20007d96:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007d9a:	f108 080a 	add.w	r8, r8, #10
20007d9e:	2709      	movs	r7, #9
20007da0:	e7ea      	b.n	20007d78 <__s2b+0x6c>
20007da2:	2100      	movs	r1, #0
20007da4:	e7cd      	b.n	20007d42 <__s2b+0x36>
20007da6:	bf00      	nop

20007da8 <_realloc_r>:
20007da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007dac:	4691      	mov	r9, r2
20007dae:	b083      	sub	sp, #12
20007db0:	4607      	mov	r7, r0
20007db2:	460e      	mov	r6, r1
20007db4:	2900      	cmp	r1, #0
20007db6:	f000 813a 	beq.w	2000802e <_realloc_r+0x286>
20007dba:	f1a1 0808 	sub.w	r8, r1, #8
20007dbe:	f109 040b 	add.w	r4, r9, #11
20007dc2:	f7fb ff8d 	bl	20003ce0 <__malloc_lock>
20007dc6:	2c16      	cmp	r4, #22
20007dc8:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007dcc:	460b      	mov	r3, r1
20007dce:	f200 80a0 	bhi.w	20007f12 <_realloc_r+0x16a>
20007dd2:	2210      	movs	r2, #16
20007dd4:	2500      	movs	r5, #0
20007dd6:	4614      	mov	r4, r2
20007dd8:	454c      	cmp	r4, r9
20007dda:	bf38      	it	cc
20007ddc:	f045 0501 	orrcc.w	r5, r5, #1
20007de0:	2d00      	cmp	r5, #0
20007de2:	f040 812a 	bne.w	2000803a <_realloc_r+0x292>
20007de6:	f021 0a03 	bic.w	sl, r1, #3
20007dea:	4592      	cmp	sl, r2
20007dec:	bfa2      	ittt	ge
20007dee:	4640      	movge	r0, r8
20007df0:	4655      	movge	r5, sl
20007df2:	f108 0808 	addge.w	r8, r8, #8
20007df6:	da75      	bge.n	20007ee4 <_realloc_r+0x13c>
20007df8:	f249 73d0 	movw	r3, #38864	; 0x97d0
20007dfc:	eb08 000a 	add.w	r0, r8, sl
20007e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e04:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007e08:	4586      	cmp	lr, r0
20007e0a:	f000 811a 	beq.w	20008042 <_realloc_r+0x29a>
20007e0e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20007e12:	f02c 0b01 	bic.w	fp, ip, #1
20007e16:	4483      	add	fp, r0
20007e18:	f8db b004 	ldr.w	fp, [fp, #4]
20007e1c:	f01b 0f01 	tst.w	fp, #1
20007e20:	d07c      	beq.n	20007f1c <_realloc_r+0x174>
20007e22:	46ac      	mov	ip, r5
20007e24:	4628      	mov	r0, r5
20007e26:	f011 0f01 	tst.w	r1, #1
20007e2a:	f040 809b 	bne.w	20007f64 <_realloc_r+0x1bc>
20007e2e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20007e32:	ebc1 0b08 	rsb	fp, r1, r8
20007e36:	f8db 5004 	ldr.w	r5, [fp, #4]
20007e3a:	f025 0503 	bic.w	r5, r5, #3
20007e3e:	2800      	cmp	r0, #0
20007e40:	f000 80dd 	beq.w	20007ffe <_realloc_r+0x256>
20007e44:	4570      	cmp	r0, lr
20007e46:	f000 811f 	beq.w	20008088 <_realloc_r+0x2e0>
20007e4a:	eb05 030a 	add.w	r3, r5, sl
20007e4e:	eb0c 0503 	add.w	r5, ip, r3
20007e52:	4295      	cmp	r5, r2
20007e54:	bfb8      	it	lt
20007e56:	461d      	movlt	r5, r3
20007e58:	f2c0 80d2 	blt.w	20008000 <_realloc_r+0x258>
20007e5c:	6881      	ldr	r1, [r0, #8]
20007e5e:	465b      	mov	r3, fp
20007e60:	68c0      	ldr	r0, [r0, #12]
20007e62:	f1aa 0204 	sub.w	r2, sl, #4
20007e66:	2a24      	cmp	r2, #36	; 0x24
20007e68:	6081      	str	r1, [r0, #8]
20007e6a:	60c8      	str	r0, [r1, #12]
20007e6c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20007e70:	f8db 000c 	ldr.w	r0, [fp, #12]
20007e74:	6081      	str	r1, [r0, #8]
20007e76:	60c8      	str	r0, [r1, #12]
20007e78:	f200 80d0 	bhi.w	2000801c <_realloc_r+0x274>
20007e7c:	2a13      	cmp	r2, #19
20007e7e:	469c      	mov	ip, r3
20007e80:	d921      	bls.n	20007ec6 <_realloc_r+0x11e>
20007e82:	4631      	mov	r1, r6
20007e84:	f10b 0c10 	add.w	ip, fp, #16
20007e88:	f851 0b04 	ldr.w	r0, [r1], #4
20007e8c:	f8cb 0008 	str.w	r0, [fp, #8]
20007e90:	6870      	ldr	r0, [r6, #4]
20007e92:	1d0e      	adds	r6, r1, #4
20007e94:	2a1b      	cmp	r2, #27
20007e96:	f8cb 000c 	str.w	r0, [fp, #12]
20007e9a:	d914      	bls.n	20007ec6 <_realloc_r+0x11e>
20007e9c:	6848      	ldr	r0, [r1, #4]
20007e9e:	1d31      	adds	r1, r6, #4
20007ea0:	f10b 0c18 	add.w	ip, fp, #24
20007ea4:	f8cb 0010 	str.w	r0, [fp, #16]
20007ea8:	6870      	ldr	r0, [r6, #4]
20007eaa:	1d0e      	adds	r6, r1, #4
20007eac:	2a24      	cmp	r2, #36	; 0x24
20007eae:	f8cb 0014 	str.w	r0, [fp, #20]
20007eb2:	d108      	bne.n	20007ec6 <_realloc_r+0x11e>
20007eb4:	684a      	ldr	r2, [r1, #4]
20007eb6:	f10b 0c20 	add.w	ip, fp, #32
20007eba:	f8cb 2018 	str.w	r2, [fp, #24]
20007ebe:	6872      	ldr	r2, [r6, #4]
20007ec0:	3608      	adds	r6, #8
20007ec2:	f8cb 201c 	str.w	r2, [fp, #28]
20007ec6:	4631      	mov	r1, r6
20007ec8:	4698      	mov	r8, r3
20007eca:	4662      	mov	r2, ip
20007ecc:	4658      	mov	r0, fp
20007ece:	f851 3b04 	ldr.w	r3, [r1], #4
20007ed2:	f842 3b04 	str.w	r3, [r2], #4
20007ed6:	6873      	ldr	r3, [r6, #4]
20007ed8:	f8cc 3004 	str.w	r3, [ip, #4]
20007edc:	684b      	ldr	r3, [r1, #4]
20007ede:	6053      	str	r3, [r2, #4]
20007ee0:	f8db 3004 	ldr.w	r3, [fp, #4]
20007ee4:	ebc4 0c05 	rsb	ip, r4, r5
20007ee8:	f1bc 0f0f 	cmp.w	ip, #15
20007eec:	d826      	bhi.n	20007f3c <_realloc_r+0x194>
20007eee:	1942      	adds	r2, r0, r5
20007ef0:	f003 0301 	and.w	r3, r3, #1
20007ef4:	ea43 0505 	orr.w	r5, r3, r5
20007ef8:	6045      	str	r5, [r0, #4]
20007efa:	6853      	ldr	r3, [r2, #4]
20007efc:	f043 0301 	orr.w	r3, r3, #1
20007f00:	6053      	str	r3, [r2, #4]
20007f02:	4638      	mov	r0, r7
20007f04:	4645      	mov	r5, r8
20007f06:	f7fb feed 	bl	20003ce4 <__malloc_unlock>
20007f0a:	4628      	mov	r0, r5
20007f0c:	b003      	add	sp, #12
20007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007f12:	f024 0407 	bic.w	r4, r4, #7
20007f16:	4622      	mov	r2, r4
20007f18:	0fe5      	lsrs	r5, r4, #31
20007f1a:	e75d      	b.n	20007dd8 <_realloc_r+0x30>
20007f1c:	f02c 0c03 	bic.w	ip, ip, #3
20007f20:	eb0c 050a 	add.w	r5, ip, sl
20007f24:	4295      	cmp	r5, r2
20007f26:	f6ff af7e 	blt.w	20007e26 <_realloc_r+0x7e>
20007f2a:	6882      	ldr	r2, [r0, #8]
20007f2c:	460b      	mov	r3, r1
20007f2e:	68c1      	ldr	r1, [r0, #12]
20007f30:	4640      	mov	r0, r8
20007f32:	f108 0808 	add.w	r8, r8, #8
20007f36:	608a      	str	r2, [r1, #8]
20007f38:	60d1      	str	r1, [r2, #12]
20007f3a:	e7d3      	b.n	20007ee4 <_realloc_r+0x13c>
20007f3c:	1901      	adds	r1, r0, r4
20007f3e:	f003 0301 	and.w	r3, r3, #1
20007f42:	eb01 020c 	add.w	r2, r1, ip
20007f46:	ea43 0404 	orr.w	r4, r3, r4
20007f4a:	f04c 0301 	orr.w	r3, ip, #1
20007f4e:	6044      	str	r4, [r0, #4]
20007f50:	604b      	str	r3, [r1, #4]
20007f52:	4638      	mov	r0, r7
20007f54:	6853      	ldr	r3, [r2, #4]
20007f56:	3108      	adds	r1, #8
20007f58:	f043 0301 	orr.w	r3, r3, #1
20007f5c:	6053      	str	r3, [r2, #4]
20007f5e:	f7fe fe6f 	bl	20006c40 <_free_r>
20007f62:	e7ce      	b.n	20007f02 <_realloc_r+0x15a>
20007f64:	4649      	mov	r1, r9
20007f66:	4638      	mov	r0, r7
20007f68:	f7fb fab6 	bl	200034d8 <_malloc_r>
20007f6c:	4605      	mov	r5, r0
20007f6e:	2800      	cmp	r0, #0
20007f70:	d041      	beq.n	20007ff6 <_realloc_r+0x24e>
20007f72:	f8d8 3004 	ldr.w	r3, [r8, #4]
20007f76:	f1a0 0208 	sub.w	r2, r0, #8
20007f7a:	f023 0101 	bic.w	r1, r3, #1
20007f7e:	4441      	add	r1, r8
20007f80:	428a      	cmp	r2, r1
20007f82:	f000 80d7 	beq.w	20008134 <_realloc_r+0x38c>
20007f86:	f1aa 0204 	sub.w	r2, sl, #4
20007f8a:	4631      	mov	r1, r6
20007f8c:	2a24      	cmp	r2, #36	; 0x24
20007f8e:	d878      	bhi.n	20008082 <_realloc_r+0x2da>
20007f90:	2a13      	cmp	r2, #19
20007f92:	4603      	mov	r3, r0
20007f94:	d921      	bls.n	20007fda <_realloc_r+0x232>
20007f96:	4634      	mov	r4, r6
20007f98:	f854 3b04 	ldr.w	r3, [r4], #4
20007f9c:	1d21      	adds	r1, r4, #4
20007f9e:	f840 3b04 	str.w	r3, [r0], #4
20007fa2:	1d03      	adds	r3, r0, #4
20007fa4:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007fa8:	2a1b      	cmp	r2, #27
20007faa:	f8c5 c004 	str.w	ip, [r5, #4]
20007fae:	d914      	bls.n	20007fda <_realloc_r+0x232>
20007fb0:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007fb4:	1d1c      	adds	r4, r3, #4
20007fb6:	f101 0c04 	add.w	ip, r1, #4
20007fba:	f8c0 e004 	str.w	lr, [r0, #4]
20007fbe:	6848      	ldr	r0, [r1, #4]
20007fc0:	f10c 0104 	add.w	r1, ip, #4
20007fc4:	6058      	str	r0, [r3, #4]
20007fc6:	1d23      	adds	r3, r4, #4
20007fc8:	2a24      	cmp	r2, #36	; 0x24
20007fca:	d106      	bne.n	20007fda <_realloc_r+0x232>
20007fcc:	f8dc 2004 	ldr.w	r2, [ip, #4]
20007fd0:	6062      	str	r2, [r4, #4]
20007fd2:	684a      	ldr	r2, [r1, #4]
20007fd4:	3108      	adds	r1, #8
20007fd6:	605a      	str	r2, [r3, #4]
20007fd8:	3308      	adds	r3, #8
20007fda:	4608      	mov	r0, r1
20007fdc:	461a      	mov	r2, r3
20007fde:	f850 4b04 	ldr.w	r4, [r0], #4
20007fe2:	f842 4b04 	str.w	r4, [r2], #4
20007fe6:	6849      	ldr	r1, [r1, #4]
20007fe8:	6059      	str	r1, [r3, #4]
20007fea:	6843      	ldr	r3, [r0, #4]
20007fec:	6053      	str	r3, [r2, #4]
20007fee:	4631      	mov	r1, r6
20007ff0:	4638      	mov	r0, r7
20007ff2:	f7fe fe25 	bl	20006c40 <_free_r>
20007ff6:	4638      	mov	r0, r7
20007ff8:	f7fb fe74 	bl	20003ce4 <__malloc_unlock>
20007ffc:	e785      	b.n	20007f0a <_realloc_r+0x162>
20007ffe:	4455      	add	r5, sl
20008000:	4295      	cmp	r5, r2
20008002:	dbaf      	blt.n	20007f64 <_realloc_r+0x1bc>
20008004:	465b      	mov	r3, fp
20008006:	f8db 000c 	ldr.w	r0, [fp, #12]
2000800a:	f1aa 0204 	sub.w	r2, sl, #4
2000800e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008012:	2a24      	cmp	r2, #36	; 0x24
20008014:	6081      	str	r1, [r0, #8]
20008016:	60c8      	str	r0, [r1, #12]
20008018:	f67f af30 	bls.w	20007e7c <_realloc_r+0xd4>
2000801c:	4618      	mov	r0, r3
2000801e:	4631      	mov	r1, r6
20008020:	4698      	mov	r8, r3
20008022:	f7ff f9b9 	bl	20007398 <memmove>
20008026:	4658      	mov	r0, fp
20008028:	f8db 3004 	ldr.w	r3, [fp, #4]
2000802c:	e75a      	b.n	20007ee4 <_realloc_r+0x13c>
2000802e:	4611      	mov	r1, r2
20008030:	b003      	add	sp, #12
20008032:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008036:	f7fb ba4f 	b.w	200034d8 <_malloc_r>
2000803a:	230c      	movs	r3, #12
2000803c:	2500      	movs	r5, #0
2000803e:	603b      	str	r3, [r7, #0]
20008040:	e763      	b.n	20007f0a <_realloc_r+0x162>
20008042:	f8de 5004 	ldr.w	r5, [lr, #4]
20008046:	f104 0b10 	add.w	fp, r4, #16
2000804a:	f025 0c03 	bic.w	ip, r5, #3
2000804e:	eb0c 000a 	add.w	r0, ip, sl
20008052:	4558      	cmp	r0, fp
20008054:	bfb8      	it	lt
20008056:	4670      	movlt	r0, lr
20008058:	f6ff aee5 	blt.w	20007e26 <_realloc_r+0x7e>
2000805c:	eb08 0204 	add.w	r2, r8, r4
20008060:	1b01      	subs	r1, r0, r4
20008062:	f041 0101 	orr.w	r1, r1, #1
20008066:	609a      	str	r2, [r3, #8]
20008068:	6051      	str	r1, [r2, #4]
2000806a:	4638      	mov	r0, r7
2000806c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008070:	4635      	mov	r5, r6
20008072:	f001 0301 	and.w	r3, r1, #1
20008076:	431c      	orrs	r4, r3
20008078:	f8c8 4004 	str.w	r4, [r8, #4]
2000807c:	f7fb fe32 	bl	20003ce4 <__malloc_unlock>
20008080:	e743      	b.n	20007f0a <_realloc_r+0x162>
20008082:	f7ff f989 	bl	20007398 <memmove>
20008086:	e7b2      	b.n	20007fee <_realloc_r+0x246>
20008088:	4455      	add	r5, sl
2000808a:	f104 0110 	add.w	r1, r4, #16
2000808e:	44ac      	add	ip, r5
20008090:	458c      	cmp	ip, r1
20008092:	dbb5      	blt.n	20008000 <_realloc_r+0x258>
20008094:	465d      	mov	r5, fp
20008096:	f8db 000c 	ldr.w	r0, [fp, #12]
2000809a:	f1aa 0204 	sub.w	r2, sl, #4
2000809e:	f855 1f08 	ldr.w	r1, [r5, #8]!
200080a2:	2a24      	cmp	r2, #36	; 0x24
200080a4:	6081      	str	r1, [r0, #8]
200080a6:	60c8      	str	r0, [r1, #12]
200080a8:	d84c      	bhi.n	20008144 <_realloc_r+0x39c>
200080aa:	2a13      	cmp	r2, #19
200080ac:	4628      	mov	r0, r5
200080ae:	d924      	bls.n	200080fa <_realloc_r+0x352>
200080b0:	4631      	mov	r1, r6
200080b2:	f10b 0010 	add.w	r0, fp, #16
200080b6:	f851 eb04 	ldr.w	lr, [r1], #4
200080ba:	f8cb e008 	str.w	lr, [fp, #8]
200080be:	f8d6 e004 	ldr.w	lr, [r6, #4]
200080c2:	1d0e      	adds	r6, r1, #4
200080c4:	2a1b      	cmp	r2, #27
200080c6:	f8cb e00c 	str.w	lr, [fp, #12]
200080ca:	d916      	bls.n	200080fa <_realloc_r+0x352>
200080cc:	f8d1 e004 	ldr.w	lr, [r1, #4]
200080d0:	1d31      	adds	r1, r6, #4
200080d2:	f10b 0018 	add.w	r0, fp, #24
200080d6:	f8cb e010 	str.w	lr, [fp, #16]
200080da:	f8d6 e004 	ldr.w	lr, [r6, #4]
200080de:	1d0e      	adds	r6, r1, #4
200080e0:	2a24      	cmp	r2, #36	; 0x24
200080e2:	f8cb e014 	str.w	lr, [fp, #20]
200080e6:	d108      	bne.n	200080fa <_realloc_r+0x352>
200080e8:	684a      	ldr	r2, [r1, #4]
200080ea:	f10b 0020 	add.w	r0, fp, #32
200080ee:	f8cb 2018 	str.w	r2, [fp, #24]
200080f2:	6872      	ldr	r2, [r6, #4]
200080f4:	3608      	adds	r6, #8
200080f6:	f8cb 201c 	str.w	r2, [fp, #28]
200080fa:	4631      	mov	r1, r6
200080fc:	4602      	mov	r2, r0
200080fe:	f851 eb04 	ldr.w	lr, [r1], #4
20008102:	f842 eb04 	str.w	lr, [r2], #4
20008106:	6876      	ldr	r6, [r6, #4]
20008108:	6046      	str	r6, [r0, #4]
2000810a:	6849      	ldr	r1, [r1, #4]
2000810c:	6051      	str	r1, [r2, #4]
2000810e:	eb0b 0204 	add.w	r2, fp, r4
20008112:	ebc4 010c 	rsb	r1, r4, ip
20008116:	f041 0101 	orr.w	r1, r1, #1
2000811a:	609a      	str	r2, [r3, #8]
2000811c:	6051      	str	r1, [r2, #4]
2000811e:	4638      	mov	r0, r7
20008120:	f8db 1004 	ldr.w	r1, [fp, #4]
20008124:	f001 0301 	and.w	r3, r1, #1
20008128:	431c      	orrs	r4, r3
2000812a:	f8cb 4004 	str.w	r4, [fp, #4]
2000812e:	f7fb fdd9 	bl	20003ce4 <__malloc_unlock>
20008132:	e6ea      	b.n	20007f0a <_realloc_r+0x162>
20008134:	6855      	ldr	r5, [r2, #4]
20008136:	4640      	mov	r0, r8
20008138:	f108 0808 	add.w	r8, r8, #8
2000813c:	f025 0503 	bic.w	r5, r5, #3
20008140:	4455      	add	r5, sl
20008142:	e6cf      	b.n	20007ee4 <_realloc_r+0x13c>
20008144:	4631      	mov	r1, r6
20008146:	4628      	mov	r0, r5
20008148:	9300      	str	r3, [sp, #0]
2000814a:	f8cd c004 	str.w	ip, [sp, #4]
2000814e:	f7ff f923 	bl	20007398 <memmove>
20008152:	f8dd c004 	ldr.w	ip, [sp, #4]
20008156:	9b00      	ldr	r3, [sp, #0]
20008158:	e7d9      	b.n	2000810e <_realloc_r+0x366>
2000815a:	bf00      	nop

2000815c <__isinfd>:
2000815c:	4602      	mov	r2, r0
2000815e:	4240      	negs	r0, r0
20008160:	ea40 0302 	orr.w	r3, r0, r2
20008164:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008168:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000816c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008170:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008174:	4258      	negs	r0, r3
20008176:	ea40 0303 	orr.w	r3, r0, r3
2000817a:	17d8      	asrs	r0, r3, #31
2000817c:	3001      	adds	r0, #1
2000817e:	4770      	bx	lr

20008180 <__isnand>:
20008180:	4602      	mov	r2, r0
20008182:	4240      	negs	r0, r0
20008184:	4310      	orrs	r0, r2
20008186:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000818a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000818e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008192:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008196:	0fc0      	lsrs	r0, r0, #31
20008198:	4770      	bx	lr
2000819a:	bf00      	nop

2000819c <__sclose>:
2000819c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200081a0:	f000 b960 	b.w	20008464 <_close_r>

200081a4 <__sseek>:
200081a4:	b510      	push	{r4, lr}
200081a6:	460c      	mov	r4, r1
200081a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200081ac:	f000 f9fe 	bl	200085ac <_lseek_r>
200081b0:	89a3      	ldrh	r3, [r4, #12]
200081b2:	f1b0 3fff 	cmp.w	r0, #4294967295
200081b6:	bf15      	itete	ne
200081b8:	6560      	strne	r0, [r4, #84]	; 0x54
200081ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200081be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200081c2:	81a3      	strheq	r3, [r4, #12]
200081c4:	bf18      	it	ne
200081c6:	81a3      	strhne	r3, [r4, #12]
200081c8:	bd10      	pop	{r4, pc}
200081ca:	bf00      	nop

200081cc <__swrite>:
200081cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200081d0:	461d      	mov	r5, r3
200081d2:	898b      	ldrh	r3, [r1, #12]
200081d4:	460c      	mov	r4, r1
200081d6:	4616      	mov	r6, r2
200081d8:	4607      	mov	r7, r0
200081da:	f413 7f80 	tst.w	r3, #256	; 0x100
200081de:	d006      	beq.n	200081ee <__swrite+0x22>
200081e0:	2302      	movs	r3, #2
200081e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200081e6:	2200      	movs	r2, #0
200081e8:	f000 f9e0 	bl	200085ac <_lseek_r>
200081ec:	89a3      	ldrh	r3, [r4, #12]
200081ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200081f2:	4638      	mov	r0, r7
200081f4:	81a3      	strh	r3, [r4, #12]
200081f6:	4632      	mov	r2, r6
200081f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200081fc:	462b      	mov	r3, r5
200081fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008202:	f7f8 bfb5 	b.w	20001170 <_write_r>
20008206:	bf00      	nop

20008208 <__sread>:
20008208:	b510      	push	{r4, lr}
2000820a:	460c      	mov	r4, r1
2000820c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008210:	f000 f9e2 	bl	200085d8 <_read_r>
20008214:	2800      	cmp	r0, #0
20008216:	db03      	blt.n	20008220 <__sread+0x18>
20008218:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000821a:	181b      	adds	r3, r3, r0
2000821c:	6563      	str	r3, [r4, #84]	; 0x54
2000821e:	bd10      	pop	{r4, pc}
20008220:	89a3      	ldrh	r3, [r4, #12]
20008222:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008226:	81a3      	strh	r3, [r4, #12]
20008228:	bd10      	pop	{r4, pc}
2000822a:	bf00      	nop

2000822c <strcmp>:
2000822c:	ea80 0201 	eor.w	r2, r0, r1
20008230:	f012 0f03 	tst.w	r2, #3
20008234:	d13a      	bne.n	200082ac <strcmp_unaligned>
20008236:	f010 0203 	ands.w	r2, r0, #3
2000823a:	f020 0003 	bic.w	r0, r0, #3
2000823e:	f021 0103 	bic.w	r1, r1, #3
20008242:	f850 cb04 	ldr.w	ip, [r0], #4
20008246:	bf08      	it	eq
20008248:	f851 3b04 	ldreq.w	r3, [r1], #4
2000824c:	d00d      	beq.n	2000826a <strcmp+0x3e>
2000824e:	f082 0203 	eor.w	r2, r2, #3
20008252:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008256:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000825a:	fa23 f202 	lsr.w	r2, r3, r2
2000825e:	f851 3b04 	ldr.w	r3, [r1], #4
20008262:	ea4c 0c02 	orr.w	ip, ip, r2
20008266:	ea43 0302 	orr.w	r3, r3, r2
2000826a:	bf00      	nop
2000826c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008270:	459c      	cmp	ip, r3
20008272:	bf01      	itttt	eq
20008274:	ea22 020c 	biceq.w	r2, r2, ip
20008278:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000827c:	f850 cb04 	ldreq.w	ip, [r0], #4
20008280:	f851 3b04 	ldreq.w	r3, [r1], #4
20008284:	d0f2      	beq.n	2000826c <strcmp+0x40>
20008286:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000828a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000828e:	2801      	cmp	r0, #1
20008290:	bf28      	it	cs
20008292:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008296:	bf08      	it	eq
20008298:	0a1b      	lsreq	r3, r3, #8
2000829a:	d0f4      	beq.n	20008286 <strcmp+0x5a>
2000829c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200082a0:	ea4f 6010 	mov.w	r0, r0, lsr #24
200082a4:	eba0 0003 	sub.w	r0, r0, r3
200082a8:	4770      	bx	lr
200082aa:	bf00      	nop

200082ac <strcmp_unaligned>:
200082ac:	f010 0f03 	tst.w	r0, #3
200082b0:	d00a      	beq.n	200082c8 <strcmp_unaligned+0x1c>
200082b2:	f810 2b01 	ldrb.w	r2, [r0], #1
200082b6:	f811 3b01 	ldrb.w	r3, [r1], #1
200082ba:	2a01      	cmp	r2, #1
200082bc:	bf28      	it	cs
200082be:	429a      	cmpcs	r2, r3
200082c0:	d0f4      	beq.n	200082ac <strcmp_unaligned>
200082c2:	eba2 0003 	sub.w	r0, r2, r3
200082c6:	4770      	bx	lr
200082c8:	f84d 5d04 	str.w	r5, [sp, #-4]!
200082cc:	f84d 4d04 	str.w	r4, [sp, #-4]!
200082d0:	f04f 0201 	mov.w	r2, #1
200082d4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
200082d8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
200082dc:	f001 0c03 	and.w	ip, r1, #3
200082e0:	f021 0103 	bic.w	r1, r1, #3
200082e4:	f850 4b04 	ldr.w	r4, [r0], #4
200082e8:	f851 5b04 	ldr.w	r5, [r1], #4
200082ec:	f1bc 0f02 	cmp.w	ip, #2
200082f0:	d026      	beq.n	20008340 <strcmp_unaligned+0x94>
200082f2:	d84b      	bhi.n	2000838c <strcmp_unaligned+0xe0>
200082f4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200082f8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200082fc:	eba4 0302 	sub.w	r3, r4, r2
20008300:	ea23 0304 	bic.w	r3, r3, r4
20008304:	d10d      	bne.n	20008322 <strcmp_unaligned+0x76>
20008306:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000830a:	bf08      	it	eq
2000830c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008310:	d10a      	bne.n	20008328 <strcmp_unaligned+0x7c>
20008312:	ea8c 0c04 	eor.w	ip, ip, r4
20008316:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000831a:	d10c      	bne.n	20008336 <strcmp_unaligned+0x8a>
2000831c:	f850 4b04 	ldr.w	r4, [r0], #4
20008320:	e7e8      	b.n	200082f4 <strcmp_unaligned+0x48>
20008322:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008326:	e05c      	b.n	200083e2 <strcmp_unaligned+0x136>
20008328:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000832c:	d152      	bne.n	200083d4 <strcmp_unaligned+0x128>
2000832e:	780d      	ldrb	r5, [r1, #0]
20008330:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008334:	e055      	b.n	200083e2 <strcmp_unaligned+0x136>
20008336:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000833a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000833e:	e050      	b.n	200083e2 <strcmp_unaligned+0x136>
20008340:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008344:	eba4 0302 	sub.w	r3, r4, r2
20008348:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000834c:	ea23 0304 	bic.w	r3, r3, r4
20008350:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008354:	d117      	bne.n	20008386 <strcmp_unaligned+0xda>
20008356:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000835a:	bf08      	it	eq
2000835c:	f851 5b04 	ldreq.w	r5, [r1], #4
20008360:	d107      	bne.n	20008372 <strcmp_unaligned+0xc6>
20008362:	ea8c 0c04 	eor.w	ip, ip, r4
20008366:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000836a:	d108      	bne.n	2000837e <strcmp_unaligned+0xd2>
2000836c:	f850 4b04 	ldr.w	r4, [r0], #4
20008370:	e7e6      	b.n	20008340 <strcmp_unaligned+0x94>
20008372:	041b      	lsls	r3, r3, #16
20008374:	d12e      	bne.n	200083d4 <strcmp_unaligned+0x128>
20008376:	880d      	ldrh	r5, [r1, #0]
20008378:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000837c:	e031      	b.n	200083e2 <strcmp_unaligned+0x136>
2000837e:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008382:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008386:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000838a:	e02a      	b.n	200083e2 <strcmp_unaligned+0x136>
2000838c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008390:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008394:	eba4 0302 	sub.w	r3, r4, r2
20008398:	ea23 0304 	bic.w	r3, r3, r4
2000839c:	d10d      	bne.n	200083ba <strcmp_unaligned+0x10e>
2000839e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200083a2:	bf08      	it	eq
200083a4:	f851 5b04 	ldreq.w	r5, [r1], #4
200083a8:	d10a      	bne.n	200083c0 <strcmp_unaligned+0x114>
200083aa:	ea8c 0c04 	eor.w	ip, ip, r4
200083ae:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
200083b2:	d10a      	bne.n	200083ca <strcmp_unaligned+0x11e>
200083b4:	f850 4b04 	ldr.w	r4, [r0], #4
200083b8:	e7e8      	b.n	2000838c <strcmp_unaligned+0xe0>
200083ba:	ea4f 6515 	mov.w	r5, r5, lsr #24
200083be:	e010      	b.n	200083e2 <strcmp_unaligned+0x136>
200083c0:	f014 0fff 	tst.w	r4, #255	; 0xff
200083c4:	d006      	beq.n	200083d4 <strcmp_unaligned+0x128>
200083c6:	f851 5b04 	ldr.w	r5, [r1], #4
200083ca:	ea4f 2c14 	mov.w	ip, r4, lsr #8
200083ce:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
200083d2:	e006      	b.n	200083e2 <strcmp_unaligned+0x136>
200083d4:	f04f 0000 	mov.w	r0, #0
200083d8:	f85d 4b04 	ldr.w	r4, [sp], #4
200083dc:	f85d 5b04 	ldr.w	r5, [sp], #4
200083e0:	4770      	bx	lr
200083e2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
200083e6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
200083ea:	2801      	cmp	r0, #1
200083ec:	bf28      	it	cs
200083ee:	4290      	cmpcs	r0, r2
200083f0:	bf04      	itt	eq
200083f2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200083f6:	0a2d      	lsreq	r5, r5, #8
200083f8:	d0f3      	beq.n	200083e2 <strcmp_unaligned+0x136>
200083fa:	eba2 0000 	sub.w	r0, r2, r0
200083fe:	f85d 4b04 	ldr.w	r4, [sp], #4
20008402:	f85d 5b04 	ldr.w	r5, [sp], #4
20008406:	4770      	bx	lr

20008408 <_calloc_r>:
20008408:	b538      	push	{r3, r4, r5, lr}
2000840a:	fb01 f102 	mul.w	r1, r1, r2
2000840e:	f7fb f863 	bl	200034d8 <_malloc_r>
20008412:	4604      	mov	r4, r0
20008414:	b1f8      	cbz	r0, 20008456 <_calloc_r+0x4e>
20008416:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000841a:	f022 0203 	bic.w	r2, r2, #3
2000841e:	3a04      	subs	r2, #4
20008420:	2a24      	cmp	r2, #36	; 0x24
20008422:	d81a      	bhi.n	2000845a <_calloc_r+0x52>
20008424:	2a13      	cmp	r2, #19
20008426:	4603      	mov	r3, r0
20008428:	d90f      	bls.n	2000844a <_calloc_r+0x42>
2000842a:	2100      	movs	r1, #0
2000842c:	f840 1b04 	str.w	r1, [r0], #4
20008430:	1d03      	adds	r3, r0, #4
20008432:	2a1b      	cmp	r2, #27
20008434:	6061      	str	r1, [r4, #4]
20008436:	d908      	bls.n	2000844a <_calloc_r+0x42>
20008438:	1d1d      	adds	r5, r3, #4
2000843a:	6041      	str	r1, [r0, #4]
2000843c:	6059      	str	r1, [r3, #4]
2000843e:	1d2b      	adds	r3, r5, #4
20008440:	2a24      	cmp	r2, #36	; 0x24
20008442:	bf02      	ittt	eq
20008444:	6069      	streq	r1, [r5, #4]
20008446:	6059      	streq	r1, [r3, #4]
20008448:	3308      	addeq	r3, #8
2000844a:	461a      	mov	r2, r3
2000844c:	2100      	movs	r1, #0
2000844e:	f842 1b04 	str.w	r1, [r2], #4
20008452:	6059      	str	r1, [r3, #4]
20008454:	6051      	str	r1, [r2, #4]
20008456:	4620      	mov	r0, r4
20008458:	bd38      	pop	{r3, r4, r5, pc}
2000845a:	2100      	movs	r1, #0
2000845c:	f7fb fbd6 	bl	20003c0c <memset>
20008460:	4620      	mov	r0, r4
20008462:	bd38      	pop	{r3, r4, r5, pc}

20008464 <_close_r>:
20008464:	b538      	push	{r3, r4, r5, lr}
20008466:	f649 54d0 	movw	r4, #40400	; 0x9dd0
2000846a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000846e:	4605      	mov	r5, r0
20008470:	4608      	mov	r0, r1
20008472:	2300      	movs	r3, #0
20008474:	6023      	str	r3, [r4, #0]
20008476:	f7f8 fe2f 	bl	200010d8 <_close>
2000847a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000847e:	d000      	beq.n	20008482 <_close_r+0x1e>
20008480:	bd38      	pop	{r3, r4, r5, pc}
20008482:	6823      	ldr	r3, [r4, #0]
20008484:	2b00      	cmp	r3, #0
20008486:	d0fb      	beq.n	20008480 <_close_r+0x1c>
20008488:	602b      	str	r3, [r5, #0]
2000848a:	bd38      	pop	{r3, r4, r5, pc}

2000848c <_fclose_r>:
2000848c:	b570      	push	{r4, r5, r6, lr}
2000848e:	4605      	mov	r5, r0
20008490:	460c      	mov	r4, r1
20008492:	2900      	cmp	r1, #0
20008494:	d04b      	beq.n	2000852e <_fclose_r+0xa2>
20008496:	f7fe fa9b 	bl	200069d0 <__sfp_lock_acquire>
2000849a:	b115      	cbz	r5, 200084a2 <_fclose_r+0x16>
2000849c:	69ab      	ldr	r3, [r5, #24]
2000849e:	2b00      	cmp	r3, #0
200084a0:	d048      	beq.n	20008534 <_fclose_r+0xa8>
200084a2:	f249 43bc 	movw	r3, #38076	; 0x94bc
200084a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084aa:	429c      	cmp	r4, r3
200084ac:	bf08      	it	eq
200084ae:	686c      	ldreq	r4, [r5, #4]
200084b0:	d00e      	beq.n	200084d0 <_fclose_r+0x44>
200084b2:	f249 43dc 	movw	r3, #38108	; 0x94dc
200084b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084ba:	429c      	cmp	r4, r3
200084bc:	bf08      	it	eq
200084be:	68ac      	ldreq	r4, [r5, #8]
200084c0:	d006      	beq.n	200084d0 <_fclose_r+0x44>
200084c2:	f249 43fc 	movw	r3, #38140	; 0x94fc
200084c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200084ca:	429c      	cmp	r4, r3
200084cc:	bf08      	it	eq
200084ce:	68ec      	ldreq	r4, [r5, #12]
200084d0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200084d4:	b33e      	cbz	r6, 20008526 <_fclose_r+0x9a>
200084d6:	4628      	mov	r0, r5
200084d8:	4621      	mov	r1, r4
200084da:	f7fe f9bd 	bl	20006858 <_fflush_r>
200084de:	6b23      	ldr	r3, [r4, #48]	; 0x30
200084e0:	4606      	mov	r6, r0
200084e2:	b13b      	cbz	r3, 200084f4 <_fclose_r+0x68>
200084e4:	4628      	mov	r0, r5
200084e6:	6a21      	ldr	r1, [r4, #32]
200084e8:	4798      	blx	r3
200084ea:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200084ee:	bf28      	it	cs
200084f0:	f04f 36ff 	movcs.w	r6, #4294967295
200084f4:	89a3      	ldrh	r3, [r4, #12]
200084f6:	f013 0f80 	tst.w	r3, #128	; 0x80
200084fa:	d11f      	bne.n	2000853c <_fclose_r+0xb0>
200084fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
200084fe:	b141      	cbz	r1, 20008512 <_fclose_r+0x86>
20008500:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008504:	4299      	cmp	r1, r3
20008506:	d002      	beq.n	2000850e <_fclose_r+0x82>
20008508:	4628      	mov	r0, r5
2000850a:	f7fe fb99 	bl	20006c40 <_free_r>
2000850e:	2300      	movs	r3, #0
20008510:	6363      	str	r3, [r4, #52]	; 0x34
20008512:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20008514:	b121      	cbz	r1, 20008520 <_fclose_r+0x94>
20008516:	4628      	mov	r0, r5
20008518:	f7fe fb92 	bl	20006c40 <_free_r>
2000851c:	2300      	movs	r3, #0
2000851e:	64a3      	str	r3, [r4, #72]	; 0x48
20008520:	f04f 0300 	mov.w	r3, #0
20008524:	81a3      	strh	r3, [r4, #12]
20008526:	f7fe fa55 	bl	200069d4 <__sfp_lock_release>
2000852a:	4630      	mov	r0, r6
2000852c:	bd70      	pop	{r4, r5, r6, pc}
2000852e:	460e      	mov	r6, r1
20008530:	4630      	mov	r0, r6
20008532:	bd70      	pop	{r4, r5, r6, pc}
20008534:	4628      	mov	r0, r5
20008536:	f7fe faff 	bl	20006b38 <__sinit>
2000853a:	e7b2      	b.n	200084a2 <_fclose_r+0x16>
2000853c:	4628      	mov	r0, r5
2000853e:	6921      	ldr	r1, [r4, #16]
20008540:	f7fe fb7e 	bl	20006c40 <_free_r>
20008544:	e7da      	b.n	200084fc <_fclose_r+0x70>
20008546:	bf00      	nop

20008548 <fclose>:
20008548:	f249 63dc 	movw	r3, #38620	; 0x96dc
2000854c:	4601      	mov	r1, r0
2000854e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008552:	6818      	ldr	r0, [r3, #0]
20008554:	e79a      	b.n	2000848c <_fclose_r>
20008556:	bf00      	nop

20008558 <_fstat_r>:
20008558:	b538      	push	{r3, r4, r5, lr}
2000855a:	f649 54d0 	movw	r4, #40400	; 0x9dd0
2000855e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008562:	4605      	mov	r5, r0
20008564:	4608      	mov	r0, r1
20008566:	4611      	mov	r1, r2
20008568:	2300      	movs	r3, #0
2000856a:	6023      	str	r3, [r4, #0]
2000856c:	f7f8 fdc6 	bl	200010fc <_fstat>
20008570:	f1b0 3fff 	cmp.w	r0, #4294967295
20008574:	d000      	beq.n	20008578 <_fstat_r+0x20>
20008576:	bd38      	pop	{r3, r4, r5, pc}
20008578:	6823      	ldr	r3, [r4, #0]
2000857a:	2b00      	cmp	r3, #0
2000857c:	d0fb      	beq.n	20008576 <_fstat_r+0x1e>
2000857e:	602b      	str	r3, [r5, #0]
20008580:	bd38      	pop	{r3, r4, r5, pc}
20008582:	bf00      	nop

20008584 <_isatty_r>:
20008584:	b538      	push	{r3, r4, r5, lr}
20008586:	f649 54d0 	movw	r4, #40400	; 0x9dd0
2000858a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000858e:	4605      	mov	r5, r0
20008590:	4608      	mov	r0, r1
20008592:	2300      	movs	r3, #0
20008594:	6023      	str	r3, [r4, #0]
20008596:	f7f8 fdc3 	bl	20001120 <_isatty>
2000859a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000859e:	d000      	beq.n	200085a2 <_isatty_r+0x1e>
200085a0:	bd38      	pop	{r3, r4, r5, pc}
200085a2:	6823      	ldr	r3, [r4, #0]
200085a4:	2b00      	cmp	r3, #0
200085a6:	d0fb      	beq.n	200085a0 <_isatty_r+0x1c>
200085a8:	602b      	str	r3, [r5, #0]
200085aa:	bd38      	pop	{r3, r4, r5, pc}

200085ac <_lseek_r>:
200085ac:	b538      	push	{r3, r4, r5, lr}
200085ae:	f649 54d0 	movw	r4, #40400	; 0x9dd0
200085b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200085b6:	4605      	mov	r5, r0
200085b8:	4608      	mov	r0, r1
200085ba:	4611      	mov	r1, r2
200085bc:	461a      	mov	r2, r3
200085be:	2300      	movs	r3, #0
200085c0:	6023      	str	r3, [r4, #0]
200085c2:	f7f8 fdb9 	bl	20001138 <_lseek>
200085c6:	f1b0 3fff 	cmp.w	r0, #4294967295
200085ca:	d000      	beq.n	200085ce <_lseek_r+0x22>
200085cc:	bd38      	pop	{r3, r4, r5, pc}
200085ce:	6823      	ldr	r3, [r4, #0]
200085d0:	2b00      	cmp	r3, #0
200085d2:	d0fb      	beq.n	200085cc <_lseek_r+0x20>
200085d4:	602b      	str	r3, [r5, #0]
200085d6:	bd38      	pop	{r3, r4, r5, pc}

200085d8 <_read_r>:
200085d8:	b538      	push	{r3, r4, r5, lr}
200085da:	f649 54d0 	movw	r4, #40400	; 0x9dd0
200085de:	f2c2 0400 	movt	r4, #8192	; 0x2000
200085e2:	4605      	mov	r5, r0
200085e4:	4608      	mov	r0, r1
200085e6:	4611      	mov	r1, r2
200085e8:	461a      	mov	r2, r3
200085ea:	2300      	movs	r3, #0
200085ec:	6023      	str	r3, [r4, #0]
200085ee:	f7f8 fdb1 	bl	20001154 <_read>
200085f2:	f1b0 3fff 	cmp.w	r0, #4294967295
200085f6:	d000      	beq.n	200085fa <_read_r+0x22>
200085f8:	bd38      	pop	{r3, r4, r5, pc}
200085fa:	6823      	ldr	r3, [r4, #0]
200085fc:	2b00      	cmp	r3, #0
200085fe:	d0fb      	beq.n	200085f8 <_read_r+0x20>
20008600:	602b      	str	r3, [r5, #0]
20008602:	bd38      	pop	{r3, r4, r5, pc}
20008604:	0000      	lsls	r0, r0, #0
	...

20008608 <__aeabi_uidiv>:
20008608:	1e4a      	subs	r2, r1, #1
2000860a:	bf08      	it	eq
2000860c:	4770      	bxeq	lr
2000860e:	f0c0 8124 	bcc.w	2000885a <__aeabi_uidiv+0x252>
20008612:	4288      	cmp	r0, r1
20008614:	f240 8116 	bls.w	20008844 <__aeabi_uidiv+0x23c>
20008618:	4211      	tst	r1, r2
2000861a:	f000 8117 	beq.w	2000884c <__aeabi_uidiv+0x244>
2000861e:	fab0 f380 	clz	r3, r0
20008622:	fab1 f281 	clz	r2, r1
20008626:	eba2 0303 	sub.w	r3, r2, r3
2000862a:	f1c3 031f 	rsb	r3, r3, #31
2000862e:	a204      	add	r2, pc, #16	; (adr r2, 20008640 <__aeabi_uidiv+0x38>)
20008630:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20008634:	f04f 0200 	mov.w	r2, #0
20008638:	469f      	mov	pc, r3
2000863a:	bf00      	nop
2000863c:	f3af 8000 	nop.w
20008640:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20008644:	bf00      	nop
20008646:	eb42 0202 	adc.w	r2, r2, r2
2000864a:	bf28      	it	cs
2000864c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20008650:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20008654:	bf00      	nop
20008656:	eb42 0202 	adc.w	r2, r2, r2
2000865a:	bf28      	it	cs
2000865c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20008660:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20008664:	bf00      	nop
20008666:	eb42 0202 	adc.w	r2, r2, r2
2000866a:	bf28      	it	cs
2000866c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20008670:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20008674:	bf00      	nop
20008676:	eb42 0202 	adc.w	r2, r2, r2
2000867a:	bf28      	it	cs
2000867c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20008680:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20008684:	bf00      	nop
20008686:	eb42 0202 	adc.w	r2, r2, r2
2000868a:	bf28      	it	cs
2000868c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20008690:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20008694:	bf00      	nop
20008696:	eb42 0202 	adc.w	r2, r2, r2
2000869a:	bf28      	it	cs
2000869c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
200086a0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
200086a4:	bf00      	nop
200086a6:	eb42 0202 	adc.w	r2, r2, r2
200086aa:	bf28      	it	cs
200086ac:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200086b0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200086b4:	bf00      	nop
200086b6:	eb42 0202 	adc.w	r2, r2, r2
200086ba:	bf28      	it	cs
200086bc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200086c0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200086c4:	bf00      	nop
200086c6:	eb42 0202 	adc.w	r2, r2, r2
200086ca:	bf28      	it	cs
200086cc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200086d0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200086d4:	bf00      	nop
200086d6:	eb42 0202 	adc.w	r2, r2, r2
200086da:	bf28      	it	cs
200086dc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200086e0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200086e4:	bf00      	nop
200086e6:	eb42 0202 	adc.w	r2, r2, r2
200086ea:	bf28      	it	cs
200086ec:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200086f0:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200086f4:	bf00      	nop
200086f6:	eb42 0202 	adc.w	r2, r2, r2
200086fa:	bf28      	it	cs
200086fc:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20008700:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20008704:	bf00      	nop
20008706:	eb42 0202 	adc.w	r2, r2, r2
2000870a:	bf28      	it	cs
2000870c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20008710:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20008714:	bf00      	nop
20008716:	eb42 0202 	adc.w	r2, r2, r2
2000871a:	bf28      	it	cs
2000871c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20008720:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20008724:	bf00      	nop
20008726:	eb42 0202 	adc.w	r2, r2, r2
2000872a:	bf28      	it	cs
2000872c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20008730:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20008734:	bf00      	nop
20008736:	eb42 0202 	adc.w	r2, r2, r2
2000873a:	bf28      	it	cs
2000873c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20008740:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20008744:	bf00      	nop
20008746:	eb42 0202 	adc.w	r2, r2, r2
2000874a:	bf28      	it	cs
2000874c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20008750:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20008754:	bf00      	nop
20008756:	eb42 0202 	adc.w	r2, r2, r2
2000875a:	bf28      	it	cs
2000875c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20008760:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20008764:	bf00      	nop
20008766:	eb42 0202 	adc.w	r2, r2, r2
2000876a:	bf28      	it	cs
2000876c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20008770:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20008774:	bf00      	nop
20008776:	eb42 0202 	adc.w	r2, r2, r2
2000877a:	bf28      	it	cs
2000877c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20008780:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20008784:	bf00      	nop
20008786:	eb42 0202 	adc.w	r2, r2, r2
2000878a:	bf28      	it	cs
2000878c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20008790:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20008794:	bf00      	nop
20008796:	eb42 0202 	adc.w	r2, r2, r2
2000879a:	bf28      	it	cs
2000879c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
200087a0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
200087a4:	bf00      	nop
200087a6:	eb42 0202 	adc.w	r2, r2, r2
200087aa:	bf28      	it	cs
200087ac:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200087b0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200087b4:	bf00      	nop
200087b6:	eb42 0202 	adc.w	r2, r2, r2
200087ba:	bf28      	it	cs
200087bc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200087c0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200087c4:	bf00      	nop
200087c6:	eb42 0202 	adc.w	r2, r2, r2
200087ca:	bf28      	it	cs
200087cc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200087d0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200087d4:	bf00      	nop
200087d6:	eb42 0202 	adc.w	r2, r2, r2
200087da:	bf28      	it	cs
200087dc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200087e0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200087e4:	bf00      	nop
200087e6:	eb42 0202 	adc.w	r2, r2, r2
200087ea:	bf28      	it	cs
200087ec:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200087f0:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200087f4:	bf00      	nop
200087f6:	eb42 0202 	adc.w	r2, r2, r2
200087fa:	bf28      	it	cs
200087fc:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20008800:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20008804:	bf00      	nop
20008806:	eb42 0202 	adc.w	r2, r2, r2
2000880a:	bf28      	it	cs
2000880c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20008810:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20008814:	bf00      	nop
20008816:	eb42 0202 	adc.w	r2, r2, r2
2000881a:	bf28      	it	cs
2000881c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20008820:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20008824:	bf00      	nop
20008826:	eb42 0202 	adc.w	r2, r2, r2
2000882a:	bf28      	it	cs
2000882c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20008830:	ebb0 0f01 	cmp.w	r0, r1
20008834:	bf00      	nop
20008836:	eb42 0202 	adc.w	r2, r2, r2
2000883a:	bf28      	it	cs
2000883c:	eba0 0001 	subcs.w	r0, r0, r1
20008840:	4610      	mov	r0, r2
20008842:	4770      	bx	lr
20008844:	bf0c      	ite	eq
20008846:	2001      	moveq	r0, #1
20008848:	2000      	movne	r0, #0
2000884a:	4770      	bx	lr
2000884c:	fab1 f281 	clz	r2, r1
20008850:	f1c2 021f 	rsb	r2, r2, #31
20008854:	fa20 f002 	lsr.w	r0, r0, r2
20008858:	4770      	bx	lr
2000885a:	b108      	cbz	r0, 20008860 <__aeabi_uidiv+0x258>
2000885c:	f04f 30ff 	mov.w	r0, #4294967295
20008860:	f000 b80e 	b.w	20008880 <__aeabi_idiv0>

20008864 <__aeabi_uidivmod>:
20008864:	2900      	cmp	r1, #0
20008866:	d0f8      	beq.n	2000885a <__aeabi_uidiv+0x252>
20008868:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000886c:	f7ff fecc 	bl	20008608 <__aeabi_uidiv>
20008870:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20008874:	fb02 f300 	mul.w	r3, r2, r0
20008878:	eba1 0103 	sub.w	r1, r1, r3
2000887c:	4770      	bx	lr
2000887e:	bf00      	nop

20008880 <__aeabi_idiv0>:
20008880:	4770      	bx	lr
20008882:	bf00      	nop

20008884 <__gedf2>:
20008884:	f04f 3cff 	mov.w	ip, #4294967295
20008888:	e006      	b.n	20008898 <__cmpdf2+0x4>
2000888a:	bf00      	nop

2000888c <__ledf2>:
2000888c:	f04f 0c01 	mov.w	ip, #1
20008890:	e002      	b.n	20008898 <__cmpdf2+0x4>
20008892:	bf00      	nop

20008894 <__cmpdf2>:
20008894:	f04f 0c01 	mov.w	ip, #1
20008898:	f84d cd04 	str.w	ip, [sp, #-4]!
2000889c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200088a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200088a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200088a8:	bf18      	it	ne
200088aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200088ae:	d01b      	beq.n	200088e8 <__cmpdf2+0x54>
200088b0:	b001      	add	sp, #4
200088b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200088b6:	bf0c      	ite	eq
200088b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200088bc:	ea91 0f03 	teqne	r1, r3
200088c0:	bf02      	ittt	eq
200088c2:	ea90 0f02 	teqeq	r0, r2
200088c6:	2000      	moveq	r0, #0
200088c8:	4770      	bxeq	lr
200088ca:	f110 0f00 	cmn.w	r0, #0
200088ce:	ea91 0f03 	teq	r1, r3
200088d2:	bf58      	it	pl
200088d4:	4299      	cmppl	r1, r3
200088d6:	bf08      	it	eq
200088d8:	4290      	cmpeq	r0, r2
200088da:	bf2c      	ite	cs
200088dc:	17d8      	asrcs	r0, r3, #31
200088de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200088e2:	f040 0001 	orr.w	r0, r0, #1
200088e6:	4770      	bx	lr
200088e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200088ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200088f0:	d102      	bne.n	200088f8 <__cmpdf2+0x64>
200088f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200088f6:	d107      	bne.n	20008908 <__cmpdf2+0x74>
200088f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200088fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008900:	d1d6      	bne.n	200088b0 <__cmpdf2+0x1c>
20008902:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008906:	d0d3      	beq.n	200088b0 <__cmpdf2+0x1c>
20008908:	f85d 0b04 	ldr.w	r0, [sp], #4
2000890c:	4770      	bx	lr
2000890e:	bf00      	nop

20008910 <__aeabi_cdrcmple>:
20008910:	4684      	mov	ip, r0
20008912:	4610      	mov	r0, r2
20008914:	4662      	mov	r2, ip
20008916:	468c      	mov	ip, r1
20008918:	4619      	mov	r1, r3
2000891a:	4663      	mov	r3, ip
2000891c:	e000      	b.n	20008920 <__aeabi_cdcmpeq>
2000891e:	bf00      	nop

20008920 <__aeabi_cdcmpeq>:
20008920:	b501      	push	{r0, lr}
20008922:	f7ff ffb7 	bl	20008894 <__cmpdf2>
20008926:	2800      	cmp	r0, #0
20008928:	bf48      	it	mi
2000892a:	f110 0f00 	cmnmi.w	r0, #0
2000892e:	bd01      	pop	{r0, pc}

20008930 <__aeabi_dcmpeq>:
20008930:	f84d ed08 	str.w	lr, [sp, #-8]!
20008934:	f7ff fff4 	bl	20008920 <__aeabi_cdcmpeq>
20008938:	bf0c      	ite	eq
2000893a:	2001      	moveq	r0, #1
2000893c:	2000      	movne	r0, #0
2000893e:	f85d fb08 	ldr.w	pc, [sp], #8
20008942:	bf00      	nop

20008944 <__aeabi_dcmplt>:
20008944:	f84d ed08 	str.w	lr, [sp, #-8]!
20008948:	f7ff ffea 	bl	20008920 <__aeabi_cdcmpeq>
2000894c:	bf34      	ite	cc
2000894e:	2001      	movcc	r0, #1
20008950:	2000      	movcs	r0, #0
20008952:	f85d fb08 	ldr.w	pc, [sp], #8
20008956:	bf00      	nop

20008958 <__aeabi_dcmple>:
20008958:	f84d ed08 	str.w	lr, [sp, #-8]!
2000895c:	f7ff ffe0 	bl	20008920 <__aeabi_cdcmpeq>
20008960:	bf94      	ite	ls
20008962:	2001      	movls	r0, #1
20008964:	2000      	movhi	r0, #0
20008966:	f85d fb08 	ldr.w	pc, [sp], #8
2000896a:	bf00      	nop

2000896c <__aeabi_dcmpge>:
2000896c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008970:	f7ff ffce 	bl	20008910 <__aeabi_cdrcmple>
20008974:	bf94      	ite	ls
20008976:	2001      	movls	r0, #1
20008978:	2000      	movhi	r0, #0
2000897a:	f85d fb08 	ldr.w	pc, [sp], #8
2000897e:	bf00      	nop

20008980 <__aeabi_dcmpgt>:
20008980:	f84d ed08 	str.w	lr, [sp, #-8]!
20008984:	f7ff ffc4 	bl	20008910 <__aeabi_cdrcmple>
20008988:	bf34      	ite	cc
2000898a:	2001      	movcc	r0, #1
2000898c:	2000      	movcs	r0, #0
2000898e:	f85d fb08 	ldr.w	pc, [sp], #8
20008992:	bf00      	nop

20008994 <__aeabi_d2iz>:
20008994:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008998:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000899c:	d215      	bcs.n	200089ca <__aeabi_d2iz+0x36>
2000899e:	d511      	bpl.n	200089c4 <__aeabi_d2iz+0x30>
200089a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200089a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200089a8:	d912      	bls.n	200089d0 <__aeabi_d2iz+0x3c>
200089aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200089ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200089b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200089b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200089ba:	fa23 f002 	lsr.w	r0, r3, r2
200089be:	bf18      	it	ne
200089c0:	4240      	negne	r0, r0
200089c2:	4770      	bx	lr
200089c4:	f04f 0000 	mov.w	r0, #0
200089c8:	4770      	bx	lr
200089ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200089ce:	d105      	bne.n	200089dc <__aeabi_d2iz+0x48>
200089d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200089d4:	bf08      	it	eq
200089d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200089da:	4770      	bx	lr
200089dc:	f04f 0000 	mov.w	r0, #0
200089e0:	4770      	bx	lr
200089e2:	bf00      	nop

200089e4 <__aeabi_uldivmod>:
200089e4:	b94b      	cbnz	r3, 200089fa <__aeabi_uldivmod+0x16>
200089e6:	b942      	cbnz	r2, 200089fa <__aeabi_uldivmod+0x16>
200089e8:	2900      	cmp	r1, #0
200089ea:	bf08      	it	eq
200089ec:	2800      	cmpeq	r0, #0
200089ee:	d002      	beq.n	200089f6 <__aeabi_uldivmod+0x12>
200089f0:	f04f 31ff 	mov.w	r1, #4294967295
200089f4:	4608      	mov	r0, r1
200089f6:	f7ff bf43 	b.w	20008880 <__aeabi_idiv0>
200089fa:	b082      	sub	sp, #8
200089fc:	46ec      	mov	ip, sp
200089fe:	e92d 5000 	stmdb	sp!, {ip, lr}
20008a02:	f000 f805 	bl	20008a10 <__gnu_uldivmod_helper>
20008a06:	f8dd e004 	ldr.w	lr, [sp, #4]
20008a0a:	b002      	add	sp, #8
20008a0c:	bc0c      	pop	{r2, r3}
20008a0e:	4770      	bx	lr

20008a10 <__gnu_uldivmod_helper>:
20008a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a12:	4614      	mov	r4, r2
20008a14:	461d      	mov	r5, r3
20008a16:	4606      	mov	r6, r0
20008a18:	460f      	mov	r7, r1
20008a1a:	f000 f9d7 	bl	20008dcc <__udivdi3>
20008a1e:	fb00 f505 	mul.w	r5, r0, r5
20008a22:	fba0 2304 	umull	r2, r3, r0, r4
20008a26:	fb04 5401 	mla	r4, r4, r1, r5
20008a2a:	18e3      	adds	r3, r4, r3
20008a2c:	1ab6      	subs	r6, r6, r2
20008a2e:	eb67 0703 	sbc.w	r7, r7, r3
20008a32:	9b06      	ldr	r3, [sp, #24]
20008a34:	e9c3 6700 	strd	r6, r7, [r3]
20008a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008a3a:	bf00      	nop

20008a3c <__gnu_ldivmod_helper>:
20008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008a3e:	4614      	mov	r4, r2
20008a40:	461d      	mov	r5, r3
20008a42:	4606      	mov	r6, r0
20008a44:	460f      	mov	r7, r1
20008a46:	f000 f80f 	bl	20008a68 <__divdi3>
20008a4a:	fb00 f505 	mul.w	r5, r0, r5
20008a4e:	fba0 2304 	umull	r2, r3, r0, r4
20008a52:	fb04 5401 	mla	r4, r4, r1, r5
20008a56:	18e3      	adds	r3, r4, r3
20008a58:	1ab6      	subs	r6, r6, r2
20008a5a:	eb67 0703 	sbc.w	r7, r7, r3
20008a5e:	9b06      	ldr	r3, [sp, #24]
20008a60:	e9c3 6700 	strd	r6, r7, [r3]
20008a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008a66:	bf00      	nop

20008a68 <__divdi3>:
20008a68:	2900      	cmp	r1, #0
20008a6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008a6e:	b085      	sub	sp, #20
20008a70:	f2c0 80c8 	blt.w	20008c04 <__divdi3+0x19c>
20008a74:	2600      	movs	r6, #0
20008a76:	2b00      	cmp	r3, #0
20008a78:	f2c0 80bf 	blt.w	20008bfa <__divdi3+0x192>
20008a7c:	4689      	mov	r9, r1
20008a7e:	4614      	mov	r4, r2
20008a80:	4605      	mov	r5, r0
20008a82:	469b      	mov	fp, r3
20008a84:	2b00      	cmp	r3, #0
20008a86:	d14a      	bne.n	20008b1e <__divdi3+0xb6>
20008a88:	428a      	cmp	r2, r1
20008a8a:	d957      	bls.n	20008b3c <__divdi3+0xd4>
20008a8c:	fab2 f382 	clz	r3, r2
20008a90:	b153      	cbz	r3, 20008aa8 <__divdi3+0x40>
20008a92:	f1c3 0020 	rsb	r0, r3, #32
20008a96:	fa01 f903 	lsl.w	r9, r1, r3
20008a9a:	fa25 f800 	lsr.w	r8, r5, r0
20008a9e:	fa12 f403 	lsls.w	r4, r2, r3
20008aa2:	409d      	lsls	r5, r3
20008aa4:	ea48 0909 	orr.w	r9, r8, r9
20008aa8:	0c27      	lsrs	r7, r4, #16
20008aaa:	4648      	mov	r0, r9
20008aac:	4639      	mov	r1, r7
20008aae:	fa1f fb84 	uxth.w	fp, r4
20008ab2:	f7ff fda9 	bl	20008608 <__aeabi_uidiv>
20008ab6:	4639      	mov	r1, r7
20008ab8:	4682      	mov	sl, r0
20008aba:	4648      	mov	r0, r9
20008abc:	f7ff fed2 	bl	20008864 <__aeabi_uidivmod>
20008ac0:	0c2a      	lsrs	r2, r5, #16
20008ac2:	fb0b f30a 	mul.w	r3, fp, sl
20008ac6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20008aca:	454b      	cmp	r3, r9
20008acc:	d909      	bls.n	20008ae2 <__divdi3+0x7a>
20008ace:	eb19 0904 	adds.w	r9, r9, r4
20008ad2:	f10a 3aff 	add.w	sl, sl, #4294967295
20008ad6:	d204      	bcs.n	20008ae2 <__divdi3+0x7a>
20008ad8:	454b      	cmp	r3, r9
20008ada:	bf84      	itt	hi
20008adc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008ae0:	44a1      	addhi	r9, r4
20008ae2:	ebc3 0909 	rsb	r9, r3, r9
20008ae6:	4639      	mov	r1, r7
20008ae8:	4648      	mov	r0, r9
20008aea:	b2ad      	uxth	r5, r5
20008aec:	f7ff fd8c 	bl	20008608 <__aeabi_uidiv>
20008af0:	4639      	mov	r1, r7
20008af2:	4680      	mov	r8, r0
20008af4:	4648      	mov	r0, r9
20008af6:	f7ff feb5 	bl	20008864 <__aeabi_uidivmod>
20008afa:	fb0b fb08 	mul.w	fp, fp, r8
20008afe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008b02:	45ab      	cmp	fp, r5
20008b04:	d907      	bls.n	20008b16 <__divdi3+0xae>
20008b06:	192d      	adds	r5, r5, r4
20008b08:	f108 38ff 	add.w	r8, r8, #4294967295
20008b0c:	d203      	bcs.n	20008b16 <__divdi3+0xae>
20008b0e:	45ab      	cmp	fp, r5
20008b10:	bf88      	it	hi
20008b12:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008b16:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008b1a:	2700      	movs	r7, #0
20008b1c:	e003      	b.n	20008b26 <__divdi3+0xbe>
20008b1e:	428b      	cmp	r3, r1
20008b20:	d957      	bls.n	20008bd2 <__divdi3+0x16a>
20008b22:	2700      	movs	r7, #0
20008b24:	46b8      	mov	r8, r7
20008b26:	4642      	mov	r2, r8
20008b28:	463b      	mov	r3, r7
20008b2a:	b116      	cbz	r6, 20008b32 <__divdi3+0xca>
20008b2c:	4252      	negs	r2, r2
20008b2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008b32:	4619      	mov	r1, r3
20008b34:	4610      	mov	r0, r2
20008b36:	b005      	add	sp, #20
20008b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008b3c:	b922      	cbnz	r2, 20008b48 <__divdi3+0xe0>
20008b3e:	4611      	mov	r1, r2
20008b40:	2001      	movs	r0, #1
20008b42:	f7ff fd61 	bl	20008608 <__aeabi_uidiv>
20008b46:	4604      	mov	r4, r0
20008b48:	fab4 f884 	clz	r8, r4
20008b4c:	f1b8 0f00 	cmp.w	r8, #0
20008b50:	d15e      	bne.n	20008c10 <__divdi3+0x1a8>
20008b52:	ebc4 0809 	rsb	r8, r4, r9
20008b56:	0c27      	lsrs	r7, r4, #16
20008b58:	fa1f f984 	uxth.w	r9, r4
20008b5c:	2101      	movs	r1, #1
20008b5e:	9102      	str	r1, [sp, #8]
20008b60:	4639      	mov	r1, r7
20008b62:	4640      	mov	r0, r8
20008b64:	f7ff fd50 	bl	20008608 <__aeabi_uidiv>
20008b68:	4639      	mov	r1, r7
20008b6a:	4682      	mov	sl, r0
20008b6c:	4640      	mov	r0, r8
20008b6e:	f7ff fe79 	bl	20008864 <__aeabi_uidivmod>
20008b72:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008b76:	fb09 f30a 	mul.w	r3, r9, sl
20008b7a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20008b7e:	455b      	cmp	r3, fp
20008b80:	d909      	bls.n	20008b96 <__divdi3+0x12e>
20008b82:	eb1b 0b04 	adds.w	fp, fp, r4
20008b86:	f10a 3aff 	add.w	sl, sl, #4294967295
20008b8a:	d204      	bcs.n	20008b96 <__divdi3+0x12e>
20008b8c:	455b      	cmp	r3, fp
20008b8e:	bf84      	itt	hi
20008b90:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008b94:	44a3      	addhi	fp, r4
20008b96:	ebc3 0b0b 	rsb	fp, r3, fp
20008b9a:	4639      	mov	r1, r7
20008b9c:	4658      	mov	r0, fp
20008b9e:	b2ad      	uxth	r5, r5
20008ba0:	f7ff fd32 	bl	20008608 <__aeabi_uidiv>
20008ba4:	4639      	mov	r1, r7
20008ba6:	4680      	mov	r8, r0
20008ba8:	4658      	mov	r0, fp
20008baa:	f7ff fe5b 	bl	20008864 <__aeabi_uidivmod>
20008bae:	fb09 f908 	mul.w	r9, r9, r8
20008bb2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008bb6:	45a9      	cmp	r9, r5
20008bb8:	d907      	bls.n	20008bca <__divdi3+0x162>
20008bba:	192d      	adds	r5, r5, r4
20008bbc:	f108 38ff 	add.w	r8, r8, #4294967295
20008bc0:	d203      	bcs.n	20008bca <__divdi3+0x162>
20008bc2:	45a9      	cmp	r9, r5
20008bc4:	bf88      	it	hi
20008bc6:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008bca:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20008bce:	9f02      	ldr	r7, [sp, #8]
20008bd0:	e7a9      	b.n	20008b26 <__divdi3+0xbe>
20008bd2:	fab3 f783 	clz	r7, r3
20008bd6:	2f00      	cmp	r7, #0
20008bd8:	d168      	bne.n	20008cac <__divdi3+0x244>
20008bda:	428b      	cmp	r3, r1
20008bdc:	bf2c      	ite	cs
20008bde:	f04f 0900 	movcs.w	r9, #0
20008be2:	f04f 0901 	movcc.w	r9, #1
20008be6:	4282      	cmp	r2, r0
20008be8:	bf8c      	ite	hi
20008bea:	464c      	movhi	r4, r9
20008bec:	f049 0401 	orrls.w	r4, r9, #1
20008bf0:	2c00      	cmp	r4, #0
20008bf2:	d096      	beq.n	20008b22 <__divdi3+0xba>
20008bf4:	f04f 0801 	mov.w	r8, #1
20008bf8:	e795      	b.n	20008b26 <__divdi3+0xbe>
20008bfa:	4252      	negs	r2, r2
20008bfc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008c00:	43f6      	mvns	r6, r6
20008c02:	e73b      	b.n	20008a7c <__divdi3+0x14>
20008c04:	4240      	negs	r0, r0
20008c06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20008c0a:	f04f 36ff 	mov.w	r6, #4294967295
20008c0e:	e732      	b.n	20008a76 <__divdi3+0xe>
20008c10:	fa04 f408 	lsl.w	r4, r4, r8
20008c14:	f1c8 0720 	rsb	r7, r8, #32
20008c18:	fa35 f307 	lsrs.w	r3, r5, r7
20008c1c:	fa29 fa07 	lsr.w	sl, r9, r7
20008c20:	0c27      	lsrs	r7, r4, #16
20008c22:	fa09 fb08 	lsl.w	fp, r9, r8
20008c26:	4639      	mov	r1, r7
20008c28:	4650      	mov	r0, sl
20008c2a:	ea43 020b 	orr.w	r2, r3, fp
20008c2e:	9202      	str	r2, [sp, #8]
20008c30:	f7ff fcea 	bl	20008608 <__aeabi_uidiv>
20008c34:	4639      	mov	r1, r7
20008c36:	fa1f f984 	uxth.w	r9, r4
20008c3a:	4683      	mov	fp, r0
20008c3c:	4650      	mov	r0, sl
20008c3e:	f7ff fe11 	bl	20008864 <__aeabi_uidivmod>
20008c42:	9802      	ldr	r0, [sp, #8]
20008c44:	fb09 f20b 	mul.w	r2, r9, fp
20008c48:	0c03      	lsrs	r3, r0, #16
20008c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20008c4e:	429a      	cmp	r2, r3
20008c50:	d904      	bls.n	20008c5c <__divdi3+0x1f4>
20008c52:	191b      	adds	r3, r3, r4
20008c54:	f10b 3bff 	add.w	fp, fp, #4294967295
20008c58:	f0c0 80b1 	bcc.w	20008dbe <__divdi3+0x356>
20008c5c:	1a9b      	subs	r3, r3, r2
20008c5e:	4639      	mov	r1, r7
20008c60:	4618      	mov	r0, r3
20008c62:	9301      	str	r3, [sp, #4]
20008c64:	f7ff fcd0 	bl	20008608 <__aeabi_uidiv>
20008c68:	9901      	ldr	r1, [sp, #4]
20008c6a:	4682      	mov	sl, r0
20008c6c:	4608      	mov	r0, r1
20008c6e:	4639      	mov	r1, r7
20008c70:	f7ff fdf8 	bl	20008864 <__aeabi_uidivmod>
20008c74:	f8dd c008 	ldr.w	ip, [sp, #8]
20008c78:	fb09 f30a 	mul.w	r3, r9, sl
20008c7c:	fa1f f08c 	uxth.w	r0, ip
20008c80:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008c84:	4293      	cmp	r3, r2
20008c86:	d908      	bls.n	20008c9a <__divdi3+0x232>
20008c88:	1912      	adds	r2, r2, r4
20008c8a:	f10a 3aff 	add.w	sl, sl, #4294967295
20008c8e:	d204      	bcs.n	20008c9a <__divdi3+0x232>
20008c90:	4293      	cmp	r3, r2
20008c92:	bf84      	itt	hi
20008c94:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008c98:	1912      	addhi	r2, r2, r4
20008c9a:	fa05 f508 	lsl.w	r5, r5, r8
20008c9e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20008ca2:	ebc3 0802 	rsb	r8, r3, r2
20008ca6:	f8cd e008 	str.w	lr, [sp, #8]
20008caa:	e759      	b.n	20008b60 <__divdi3+0xf8>
20008cac:	f1c7 0020 	rsb	r0, r7, #32
20008cb0:	fa03 fa07 	lsl.w	sl, r3, r7
20008cb4:	40c2      	lsrs	r2, r0
20008cb6:	fa35 f300 	lsrs.w	r3, r5, r0
20008cba:	ea42 0b0a 	orr.w	fp, r2, sl
20008cbe:	fa21 f800 	lsr.w	r8, r1, r0
20008cc2:	fa01 f907 	lsl.w	r9, r1, r7
20008cc6:	4640      	mov	r0, r8
20008cc8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20008ccc:	ea43 0109 	orr.w	r1, r3, r9
20008cd0:	9102      	str	r1, [sp, #8]
20008cd2:	4651      	mov	r1, sl
20008cd4:	fa1f f28b 	uxth.w	r2, fp
20008cd8:	9203      	str	r2, [sp, #12]
20008cda:	f7ff fc95 	bl	20008608 <__aeabi_uidiv>
20008cde:	4651      	mov	r1, sl
20008ce0:	4681      	mov	r9, r0
20008ce2:	4640      	mov	r0, r8
20008ce4:	f7ff fdbe 	bl	20008864 <__aeabi_uidivmod>
20008ce8:	9b03      	ldr	r3, [sp, #12]
20008cea:	f8dd c008 	ldr.w	ip, [sp, #8]
20008cee:	fb03 f209 	mul.w	r2, r3, r9
20008cf2:	ea4f 401c 	mov.w	r0, ip, lsr #16
20008cf6:	fa14 f307 	lsls.w	r3, r4, r7
20008cfa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20008cfe:	42a2      	cmp	r2, r4
20008d00:	d904      	bls.n	20008d0c <__divdi3+0x2a4>
20008d02:	eb14 040b 	adds.w	r4, r4, fp
20008d06:	f109 39ff 	add.w	r9, r9, #4294967295
20008d0a:	d352      	bcc.n	20008db2 <__divdi3+0x34a>
20008d0c:	1aa4      	subs	r4, r4, r2
20008d0e:	4651      	mov	r1, sl
20008d10:	4620      	mov	r0, r4
20008d12:	9301      	str	r3, [sp, #4]
20008d14:	f7ff fc78 	bl	20008608 <__aeabi_uidiv>
20008d18:	4651      	mov	r1, sl
20008d1a:	4680      	mov	r8, r0
20008d1c:	4620      	mov	r0, r4
20008d1e:	f7ff fda1 	bl	20008864 <__aeabi_uidivmod>
20008d22:	9803      	ldr	r0, [sp, #12]
20008d24:	f8dd c008 	ldr.w	ip, [sp, #8]
20008d28:	fb00 f208 	mul.w	r2, r0, r8
20008d2c:	fa1f f38c 	uxth.w	r3, ip
20008d30:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008d34:	9b01      	ldr	r3, [sp, #4]
20008d36:	4282      	cmp	r2, r0
20008d38:	d904      	bls.n	20008d44 <__divdi3+0x2dc>
20008d3a:	eb10 000b 	adds.w	r0, r0, fp
20008d3e:	f108 38ff 	add.w	r8, r8, #4294967295
20008d42:	d330      	bcc.n	20008da6 <__divdi3+0x33e>
20008d44:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008d48:	fa1f fc83 	uxth.w	ip, r3
20008d4c:	0c1b      	lsrs	r3, r3, #16
20008d4e:	1a80      	subs	r0, r0, r2
20008d50:	fa1f fe88 	uxth.w	lr, r8
20008d54:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008d58:	fb0c f90e 	mul.w	r9, ip, lr
20008d5c:	fb0c fc0a 	mul.w	ip, ip, sl
20008d60:	fb03 c10e 	mla	r1, r3, lr, ip
20008d64:	fb03 f20a 	mul.w	r2, r3, sl
20008d68:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20008d6c:	458c      	cmp	ip, r1
20008d6e:	bf88      	it	hi
20008d70:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008d74:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008d78:	4570      	cmp	r0, lr
20008d7a:	d310      	bcc.n	20008d9e <__divdi3+0x336>
20008d7c:	fa1f f989 	uxth.w	r9, r9
20008d80:	fa05 f707 	lsl.w	r7, r5, r7
20008d84:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008d88:	bf14      	ite	ne
20008d8a:	2200      	movne	r2, #0
20008d8c:	2201      	moveq	r2, #1
20008d8e:	4287      	cmp	r7, r0
20008d90:	bf2c      	ite	cs
20008d92:	2700      	movcs	r7, #0
20008d94:	f002 0701 	andcc.w	r7, r2, #1
20008d98:	2f00      	cmp	r7, #0
20008d9a:	f43f aec4 	beq.w	20008b26 <__divdi3+0xbe>
20008d9e:	f108 38ff 	add.w	r8, r8, #4294967295
20008da2:	2700      	movs	r7, #0
20008da4:	e6bf      	b.n	20008b26 <__divdi3+0xbe>
20008da6:	4282      	cmp	r2, r0
20008da8:	bf84      	itt	hi
20008daa:	4458      	addhi	r0, fp
20008dac:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008db0:	e7c8      	b.n	20008d44 <__divdi3+0x2dc>
20008db2:	42a2      	cmp	r2, r4
20008db4:	bf84      	itt	hi
20008db6:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008dba:	445c      	addhi	r4, fp
20008dbc:	e7a6      	b.n	20008d0c <__divdi3+0x2a4>
20008dbe:	429a      	cmp	r2, r3
20008dc0:	bf84      	itt	hi
20008dc2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008dc6:	191b      	addhi	r3, r3, r4
20008dc8:	e748      	b.n	20008c5c <__divdi3+0x1f4>
20008dca:	bf00      	nop

20008dcc <__udivdi3>:
20008dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008dd0:	460c      	mov	r4, r1
20008dd2:	b083      	sub	sp, #12
20008dd4:	4680      	mov	r8, r0
20008dd6:	4616      	mov	r6, r2
20008dd8:	4689      	mov	r9, r1
20008dda:	461f      	mov	r7, r3
20008ddc:	4615      	mov	r5, r2
20008dde:	468a      	mov	sl, r1
20008de0:	2b00      	cmp	r3, #0
20008de2:	d14b      	bne.n	20008e7c <__udivdi3+0xb0>
20008de4:	428a      	cmp	r2, r1
20008de6:	d95c      	bls.n	20008ea2 <__udivdi3+0xd6>
20008de8:	fab2 f382 	clz	r3, r2
20008dec:	b15b      	cbz	r3, 20008e06 <__udivdi3+0x3a>
20008dee:	f1c3 0020 	rsb	r0, r3, #32
20008df2:	fa01 fa03 	lsl.w	sl, r1, r3
20008df6:	fa28 f200 	lsr.w	r2, r8, r0
20008dfa:	fa16 f503 	lsls.w	r5, r6, r3
20008dfe:	fa08 f803 	lsl.w	r8, r8, r3
20008e02:	ea42 0a0a 	orr.w	sl, r2, sl
20008e06:	0c2e      	lsrs	r6, r5, #16
20008e08:	4650      	mov	r0, sl
20008e0a:	4631      	mov	r1, r6
20008e0c:	b2af      	uxth	r7, r5
20008e0e:	f7ff fbfb 	bl	20008608 <__aeabi_uidiv>
20008e12:	4631      	mov	r1, r6
20008e14:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008e18:	4681      	mov	r9, r0
20008e1a:	4650      	mov	r0, sl
20008e1c:	f7ff fd22 	bl	20008864 <__aeabi_uidivmod>
20008e20:	fb07 f309 	mul.w	r3, r7, r9
20008e24:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008e28:	4553      	cmp	r3, sl
20008e2a:	d909      	bls.n	20008e40 <__udivdi3+0x74>
20008e2c:	eb1a 0a05 	adds.w	sl, sl, r5
20008e30:	f109 39ff 	add.w	r9, r9, #4294967295
20008e34:	d204      	bcs.n	20008e40 <__udivdi3+0x74>
20008e36:	4553      	cmp	r3, sl
20008e38:	bf84      	itt	hi
20008e3a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008e3e:	44aa      	addhi	sl, r5
20008e40:	ebc3 0a0a 	rsb	sl, r3, sl
20008e44:	4631      	mov	r1, r6
20008e46:	4650      	mov	r0, sl
20008e48:	fa1f f888 	uxth.w	r8, r8
20008e4c:	f7ff fbdc 	bl	20008608 <__aeabi_uidiv>
20008e50:	4631      	mov	r1, r6
20008e52:	4604      	mov	r4, r0
20008e54:	4650      	mov	r0, sl
20008e56:	f7ff fd05 	bl	20008864 <__aeabi_uidivmod>
20008e5a:	fb07 f704 	mul.w	r7, r7, r4
20008e5e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008e62:	4547      	cmp	r7, r8
20008e64:	d906      	bls.n	20008e74 <__udivdi3+0xa8>
20008e66:	3c01      	subs	r4, #1
20008e68:	eb18 0805 	adds.w	r8, r8, r5
20008e6c:	d202      	bcs.n	20008e74 <__udivdi3+0xa8>
20008e6e:	4547      	cmp	r7, r8
20008e70:	bf88      	it	hi
20008e72:	3c01      	subhi	r4, #1
20008e74:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008e78:	2600      	movs	r6, #0
20008e7a:	e05c      	b.n	20008f36 <__udivdi3+0x16a>
20008e7c:	428b      	cmp	r3, r1
20008e7e:	d858      	bhi.n	20008f32 <__udivdi3+0x166>
20008e80:	fab3 f683 	clz	r6, r3
20008e84:	2e00      	cmp	r6, #0
20008e86:	d15b      	bne.n	20008f40 <__udivdi3+0x174>
20008e88:	428b      	cmp	r3, r1
20008e8a:	bf2c      	ite	cs
20008e8c:	2200      	movcs	r2, #0
20008e8e:	2201      	movcc	r2, #1
20008e90:	4285      	cmp	r5, r0
20008e92:	bf8c      	ite	hi
20008e94:	4615      	movhi	r5, r2
20008e96:	f042 0501 	orrls.w	r5, r2, #1
20008e9a:	2d00      	cmp	r5, #0
20008e9c:	d049      	beq.n	20008f32 <__udivdi3+0x166>
20008e9e:	2401      	movs	r4, #1
20008ea0:	e049      	b.n	20008f36 <__udivdi3+0x16a>
20008ea2:	b922      	cbnz	r2, 20008eae <__udivdi3+0xe2>
20008ea4:	4611      	mov	r1, r2
20008ea6:	2001      	movs	r0, #1
20008ea8:	f7ff fbae 	bl	20008608 <__aeabi_uidiv>
20008eac:	4605      	mov	r5, r0
20008eae:	fab5 f685 	clz	r6, r5
20008eb2:	2e00      	cmp	r6, #0
20008eb4:	f040 80ba 	bne.w	2000902c <__udivdi3+0x260>
20008eb8:	1b64      	subs	r4, r4, r5
20008eba:	0c2f      	lsrs	r7, r5, #16
20008ebc:	fa1f fa85 	uxth.w	sl, r5
20008ec0:	2601      	movs	r6, #1
20008ec2:	4639      	mov	r1, r7
20008ec4:	4620      	mov	r0, r4
20008ec6:	f7ff fb9f 	bl	20008608 <__aeabi_uidiv>
20008eca:	4639      	mov	r1, r7
20008ecc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008ed0:	4681      	mov	r9, r0
20008ed2:	4620      	mov	r0, r4
20008ed4:	f7ff fcc6 	bl	20008864 <__aeabi_uidivmod>
20008ed8:	fb0a f309 	mul.w	r3, sl, r9
20008edc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008ee0:	455b      	cmp	r3, fp
20008ee2:	d909      	bls.n	20008ef8 <__udivdi3+0x12c>
20008ee4:	eb1b 0b05 	adds.w	fp, fp, r5
20008ee8:	f109 39ff 	add.w	r9, r9, #4294967295
20008eec:	d204      	bcs.n	20008ef8 <__udivdi3+0x12c>
20008eee:	455b      	cmp	r3, fp
20008ef0:	bf84      	itt	hi
20008ef2:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008ef6:	44ab      	addhi	fp, r5
20008ef8:	ebc3 0b0b 	rsb	fp, r3, fp
20008efc:	4639      	mov	r1, r7
20008efe:	4658      	mov	r0, fp
20008f00:	fa1f f888 	uxth.w	r8, r8
20008f04:	f7ff fb80 	bl	20008608 <__aeabi_uidiv>
20008f08:	4639      	mov	r1, r7
20008f0a:	4604      	mov	r4, r0
20008f0c:	4658      	mov	r0, fp
20008f0e:	f7ff fca9 	bl	20008864 <__aeabi_uidivmod>
20008f12:	fb0a fa04 	mul.w	sl, sl, r4
20008f16:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008f1a:	45c2      	cmp	sl, r8
20008f1c:	d906      	bls.n	20008f2c <__udivdi3+0x160>
20008f1e:	3c01      	subs	r4, #1
20008f20:	eb18 0805 	adds.w	r8, r8, r5
20008f24:	d202      	bcs.n	20008f2c <__udivdi3+0x160>
20008f26:	45c2      	cmp	sl, r8
20008f28:	bf88      	it	hi
20008f2a:	3c01      	subhi	r4, #1
20008f2c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008f30:	e001      	b.n	20008f36 <__udivdi3+0x16a>
20008f32:	2600      	movs	r6, #0
20008f34:	4634      	mov	r4, r6
20008f36:	4631      	mov	r1, r6
20008f38:	4620      	mov	r0, r4
20008f3a:	b003      	add	sp, #12
20008f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008f40:	f1c6 0020 	rsb	r0, r6, #32
20008f44:	40b3      	lsls	r3, r6
20008f46:	fa32 f700 	lsrs.w	r7, r2, r0
20008f4a:	fa21 fb00 	lsr.w	fp, r1, r0
20008f4e:	431f      	orrs	r7, r3
20008f50:	fa14 f206 	lsls.w	r2, r4, r6
20008f54:	fa28 f100 	lsr.w	r1, r8, r0
20008f58:	4658      	mov	r0, fp
20008f5a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008f5e:	4311      	orrs	r1, r2
20008f60:	9100      	str	r1, [sp, #0]
20008f62:	4651      	mov	r1, sl
20008f64:	b2bb      	uxth	r3, r7
20008f66:	9301      	str	r3, [sp, #4]
20008f68:	f7ff fb4e 	bl	20008608 <__aeabi_uidiv>
20008f6c:	4651      	mov	r1, sl
20008f6e:	40b5      	lsls	r5, r6
20008f70:	4681      	mov	r9, r0
20008f72:	4658      	mov	r0, fp
20008f74:	f7ff fc76 	bl	20008864 <__aeabi_uidivmod>
20008f78:	9c01      	ldr	r4, [sp, #4]
20008f7a:	9800      	ldr	r0, [sp, #0]
20008f7c:	fb04 f309 	mul.w	r3, r4, r9
20008f80:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008f84:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008f88:	455b      	cmp	r3, fp
20008f8a:	d905      	bls.n	20008f98 <__udivdi3+0x1cc>
20008f8c:	eb1b 0b07 	adds.w	fp, fp, r7
20008f90:	f109 39ff 	add.w	r9, r9, #4294967295
20008f94:	f0c0 808e 	bcc.w	200090b4 <__udivdi3+0x2e8>
20008f98:	ebc3 0b0b 	rsb	fp, r3, fp
20008f9c:	4651      	mov	r1, sl
20008f9e:	4658      	mov	r0, fp
20008fa0:	f7ff fb32 	bl	20008608 <__aeabi_uidiv>
20008fa4:	4651      	mov	r1, sl
20008fa6:	4604      	mov	r4, r0
20008fa8:	4658      	mov	r0, fp
20008faa:	f7ff fc5b 	bl	20008864 <__aeabi_uidivmod>
20008fae:	9801      	ldr	r0, [sp, #4]
20008fb0:	9a00      	ldr	r2, [sp, #0]
20008fb2:	fb00 f304 	mul.w	r3, r0, r4
20008fb6:	fa1f fc82 	uxth.w	ip, r2
20008fba:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20008fbe:	4293      	cmp	r3, r2
20008fc0:	d906      	bls.n	20008fd0 <__udivdi3+0x204>
20008fc2:	3c01      	subs	r4, #1
20008fc4:	19d2      	adds	r2, r2, r7
20008fc6:	d203      	bcs.n	20008fd0 <__udivdi3+0x204>
20008fc8:	4293      	cmp	r3, r2
20008fca:	d901      	bls.n	20008fd0 <__udivdi3+0x204>
20008fcc:	19d2      	adds	r2, r2, r7
20008fce:	3c01      	subs	r4, #1
20008fd0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008fd4:	b2a8      	uxth	r0, r5
20008fd6:	1ad2      	subs	r2, r2, r3
20008fd8:	0c2d      	lsrs	r5, r5, #16
20008fda:	fa1f fc84 	uxth.w	ip, r4
20008fde:	0c23      	lsrs	r3, r4, #16
20008fe0:	fb00 f70c 	mul.w	r7, r0, ip
20008fe4:	fb00 fe03 	mul.w	lr, r0, r3
20008fe8:	fb05 e10c 	mla	r1, r5, ip, lr
20008fec:	fb05 f503 	mul.w	r5, r5, r3
20008ff0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20008ff4:	458e      	cmp	lr, r1
20008ff6:	bf88      	it	hi
20008ff8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20008ffc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009000:	42aa      	cmp	r2, r5
20009002:	d310      	bcc.n	20009026 <__udivdi3+0x25a>
20009004:	b2bf      	uxth	r7, r7
20009006:	fa08 f606 	lsl.w	r6, r8, r6
2000900a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000900e:	bf14      	ite	ne
20009010:	f04f 0e00 	movne.w	lr, #0
20009014:	f04f 0e01 	moveq.w	lr, #1
20009018:	4296      	cmp	r6, r2
2000901a:	bf2c      	ite	cs
2000901c:	2600      	movcs	r6, #0
2000901e:	f00e 0601 	andcc.w	r6, lr, #1
20009022:	2e00      	cmp	r6, #0
20009024:	d087      	beq.n	20008f36 <__udivdi3+0x16a>
20009026:	3c01      	subs	r4, #1
20009028:	2600      	movs	r6, #0
2000902a:	e784      	b.n	20008f36 <__udivdi3+0x16a>
2000902c:	40b5      	lsls	r5, r6
2000902e:	f1c6 0120 	rsb	r1, r6, #32
20009032:	fa24 f901 	lsr.w	r9, r4, r1
20009036:	fa28 f201 	lsr.w	r2, r8, r1
2000903a:	0c2f      	lsrs	r7, r5, #16
2000903c:	40b4      	lsls	r4, r6
2000903e:	4639      	mov	r1, r7
20009040:	4648      	mov	r0, r9
20009042:	4322      	orrs	r2, r4
20009044:	9200      	str	r2, [sp, #0]
20009046:	f7ff fadf 	bl	20008608 <__aeabi_uidiv>
2000904a:	4639      	mov	r1, r7
2000904c:	fa1f fa85 	uxth.w	sl, r5
20009050:	4683      	mov	fp, r0
20009052:	4648      	mov	r0, r9
20009054:	f7ff fc06 	bl	20008864 <__aeabi_uidivmod>
20009058:	9b00      	ldr	r3, [sp, #0]
2000905a:	0c1a      	lsrs	r2, r3, #16
2000905c:	fb0a f30b 	mul.w	r3, sl, fp
20009060:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009064:	42a3      	cmp	r3, r4
20009066:	d903      	bls.n	20009070 <__udivdi3+0x2a4>
20009068:	1964      	adds	r4, r4, r5
2000906a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000906e:	d327      	bcc.n	200090c0 <__udivdi3+0x2f4>
20009070:	1ae4      	subs	r4, r4, r3
20009072:	4639      	mov	r1, r7
20009074:	4620      	mov	r0, r4
20009076:	f7ff fac7 	bl	20008608 <__aeabi_uidiv>
2000907a:	4639      	mov	r1, r7
2000907c:	4681      	mov	r9, r0
2000907e:	4620      	mov	r0, r4
20009080:	f7ff fbf0 	bl	20008864 <__aeabi_uidivmod>
20009084:	9800      	ldr	r0, [sp, #0]
20009086:	fb0a f309 	mul.w	r3, sl, r9
2000908a:	fa1f fc80 	uxth.w	ip, r0
2000908e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009092:	42a3      	cmp	r3, r4
20009094:	d908      	bls.n	200090a8 <__udivdi3+0x2dc>
20009096:	1964      	adds	r4, r4, r5
20009098:	f109 39ff 	add.w	r9, r9, #4294967295
2000909c:	d204      	bcs.n	200090a8 <__udivdi3+0x2dc>
2000909e:	42a3      	cmp	r3, r4
200090a0:	bf84      	itt	hi
200090a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200090a6:	1964      	addhi	r4, r4, r5
200090a8:	fa08 f806 	lsl.w	r8, r8, r6
200090ac:	1ae4      	subs	r4, r4, r3
200090ae:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200090b2:	e706      	b.n	20008ec2 <__udivdi3+0xf6>
200090b4:	455b      	cmp	r3, fp
200090b6:	bf84      	itt	hi
200090b8:	f109 39ff 	addhi.w	r9, r9, #4294967295
200090bc:	44bb      	addhi	fp, r7
200090be:	e76b      	b.n	20008f98 <__udivdi3+0x1cc>
200090c0:	42a3      	cmp	r3, r4
200090c2:	bf84      	itt	hi
200090c4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200090c8:	1964      	addhi	r4, r4, r5
200090ca:	e7d1      	b.n	20009070 <__udivdi3+0x2a4>
200090cc:	2e4e2e41 	.word	0x2e4e2e41
200090d0:	2e532e54 	.word	0x2e532e54
200090d4:	30303320 	.word	0x30303320
200090d8:	72202c30 	.word	0x72202c30
200090dc:	79646165 	.word	0x79646165
200090e0:	726f6620 	.word	0x726f6620
200090e4:	74636120 	.word	0x74636120
200090e8:	216e6f69 	.word	0x216e6f69
200090ec:	0000000d 	.word	0x0000000d
200090f0:	7270205a 	.word	0x7270205a
200090f4:	65737365 	.word	0x65737365
200090f8:	61202c64 	.word	0x61202c64
200090fc:	76697463 	.word	0x76697463
20009100:	6e697461 	.word	0x6e697461
20009104:	72742067 	.word	0x72742067
20009108:	65676769 	.word	0x65676769
2000910c:	6f732072 	.word	0x6f732072
20009110:	6f6e656c 	.word	0x6f6e656c
20009114:	000d6469 	.word	0x000d6469
20009118:	72636e49 	.word	0x72636e49
2000911c:	6e656d65 	.word	0x6e656d65
20009120:	676e6974 	.word	0x676e6974
20009124:	6c6f7320 	.word	0x6c6f7320
20009128:	696f6e65 	.word	0x696f6e65
2000912c:	69742064 	.word	0x69742064
20009130:	7420656d 	.word	0x7420656d
20009134:	25203a6f 	.word	0x25203a6f
20009138:	736d2064 	.word	0x736d2064
2000913c:	00000a0d 	.word	0x00000a0d
20009140:	6e6e6143 	.word	0x6e6e6143
20009144:	6420746f 	.word	0x6420746f
20009148:	65726365 	.word	0x65726365
2000914c:	746e656d 	.word	0x746e656d
20009150:	6c6f7320 	.word	0x6c6f7320
20009154:	696f6e65 	.word	0x696f6e65
20009158:	69742064 	.word	0x69742064
2000915c:	202c656d 	.word	0x202c656d
20009160:	6d207461 	.word	0x6d207461
20009164:	203a6e69 	.word	0x203a6e69
20009168:	6d206425 	.word	0x6d206425
2000916c:	000a0d73 	.word	0x000a0d73
20009170:	72636544 	.word	0x72636544
20009174:	6e656d65 	.word	0x6e656d65
20009178:	676e6974 	.word	0x676e6974
2000917c:	6c6f7320 	.word	0x6c6f7320
20009180:	696f6e65 	.word	0x696f6e65
20009184:	69742064 	.word	0x69742064
20009188:	7420656d 	.word	0x7420656d
2000918c:	25203a6f 	.word	0x25203a6f
20009190:	736d2064 	.word	0x736d2064
20009194:	00000a0d 	.word	0x00000a0d
20009198:	76726573 	.word	0x76726573
2000919c:	6f645f6f 	.word	0x6f645f6f
200091a0:	535f5920 	.word	0x535f5920
200091a4:	465f5445 	.word	0x465f5445
200091a8:	4157524f 	.word	0x4157524f
200091ac:	000d4452 	.word	0x000d4452
200091b0:	76726573 	.word	0x76726573
200091b4:	6f645f6f 	.word	0x6f645f6f
200091b8:	535f5920 	.word	0x535f5920
200091bc:	525f5445 	.word	0x525f5445
200091c0:	52455645 	.word	0x52455645
200091c4:	000d4553 	.word	0x000d4553
200091c8:	76726573 	.word	0x76726573
200091cc:	6f645f6f 	.word	0x6f645f6f
200091d0:	535f5920 	.word	0x535f5920
200091d4:	4e5f5445 	.word	0x4e5f5445
200091d8:	52545545 	.word	0x52545545
200091dc:	000d4c41 	.word	0x000d4c41
200091e0:	76726573 	.word	0x76726573
200091e4:	6f645f6f 	.word	0x6f645f6f
200091e8:	535f5820 	.word	0x535f5820
200091ec:	465f5445 	.word	0x465f5445
200091f0:	4157524f 	.word	0x4157524f
200091f4:	000d4452 	.word	0x000d4452
200091f8:	76726573 	.word	0x76726573
200091fc:	6f645f6f 	.word	0x6f645f6f
20009200:	535f5820 	.word	0x535f5820
20009204:	525f5445 	.word	0x525f5445
20009208:	52455645 	.word	0x52455645
2000920c:	000d4553 	.word	0x000d4553
20009210:	76726573 	.word	0x76726573
20009214:	6f645f6f 	.word	0x6f645f6f
20009218:	535f5820 	.word	0x535f5820
2000921c:	4e5f5445 	.word	0x4e5f5445
20009220:	52545545 	.word	0x52545545
20009224:	000d4c41 	.word	0x000d4c41
20009228:	74746553 	.word	0x74746553
2000922c:	20676e69 	.word	0x20676e69
20009230:	6f72657a 	.word	0x6f72657a
20009234:	636f6c20 	.word	0x636f6c20
20009238:	6f697461 	.word	0x6f697461
2000923c:	6f66206e 	.word	0x6f66206e
20009240:	65732072 	.word	0x65732072
20009244:	736f7672 	.word	0x736f7672
20009248:	0000000d 	.word	0x0000000d
2000924c:	69676542 	.word	0x69676542
20009250:	6e696e6e 	.word	0x6e696e6e
20009254:	65732067 	.word	0x65732067
20009258:	612d6b65 	.word	0x612d6b65
2000925c:	642d646e 	.word	0x642d646e
20009260:	72747365 	.word	0x72747365
20009264:	0d21796f 	.word	0x0d21796f
20009268:	00000000 	.word	0x00000000
2000926c:	726f6241 	.word	0x726f6241
20009270:	676e6974 	.word	0x676e6974
20009274:	65657320 	.word	0x65657320
20009278:	6e612d6b 	.word	0x6e612d6b
2000927c:	65642d64 	.word	0x65642d64
20009280:	6f727473 	.word	0x6f727473
20009284:	00000d79 	.word	0x00000d79
20009288:	63656863 	.word	0x63656863
2000928c:	6d75736b 	.word	0x6d75736b
20009290:	72726520 	.word	0x72726520
20009294:	0021726f 	.word	0x0021726f
20009298:	6e676973 	.word	0x6e676973
2000929c:	72757461 	.word	0x72757461
200092a0:	25203a65 	.word	0x25203a65
200092a4:	3a780964 	.word	0x3a780964
200092a8:	09642520 	.word	0x09642520
200092ac:	25203a79 	.word	0x25203a79
200092b0:	3a770964 	.word	0x3a770964
200092b4:	09642520 	.word	0x09642520
200092b8:	25203a68 	.word	0x25203a68
200092bc:	6e610964 	.word	0x6e610964
200092c0:	3a656c67 	.word	0x3a656c67
200092c4:	0d642520 	.word	0x0d642520
200092c8:	0000000a 	.word	0x0000000a
200092cc:	74736944 	.word	0x74736944
200092d0:	65636e61 	.word	0x65636e61
200092d4:	6c632820 	.word	0x6c632820
200092d8:	6f635f6b 	.word	0x6f635f6b
200092dc:	73746e75 	.word	0x73746e75
200092e0:	25203a29 	.word	0x25203a29
200092e4:	000a0d64 	.word	0x000a0d64
200092e8:	74736944 	.word	0x74736944
200092ec:	65636e61 	.word	0x65636e61
200092f0:	296d2820 	.word	0x296d2820
200092f4:	6625203a 	.word	0x6625203a
200092f8:	0a0d0a0d 	.word	0x0a0d0a0d
200092fc:	00000000 	.word	0x00000000
20009300:	65732058 	.word	0x65732058
20009304:	206f7672 	.word	0x206f7672
20009308:	20746573 	.word	0x20746573
2000930c:	203a6f74 	.word	0x203a6f74
20009310:	0a0d6425 	.word	0x0a0d6425
20009314:	00000000 	.word	0x00000000
20009318:	65732059 	.word	0x65732059
2000931c:	206f7672 	.word	0x206f7672
20009320:	20746573 	.word	0x20746573
20009324:	203a6f74 	.word	0x203a6f74
20009328:	0a0d6425 	.word	0x0a0d6425
2000932c:	00000000 	.word	0x00000000
20009330:	6f462058 	.word	0x6f462058
20009334:	72617772 	.word	0x72617772
20009338:	25203a64 	.word	0x25203a64
2000933c:	20202c64 	.word	0x20202c64
20009340:	65522058 	.word	0x65522058
20009344:	73726576 	.word	0x73726576
20009348:	25203a65 	.word	0x25203a65
2000934c:	000a0d64 	.word	0x000a0d64
20009350:	70616548 	.word	0x70616548
20009354:	646e6120 	.word	0x646e6120
20009358:	61747320 	.word	0x61747320
2000935c:	63206b63 	.word	0x63206b63
20009360:	696c6c6f 	.word	0x696c6c6f
20009364:	6e6f6973 	.word	0x6e6f6973
20009368:	0000000a 	.word	0x0000000a

2000936c <g_config_reg_lut>:
2000936c:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000937c:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000938c:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000939c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
200093ac:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
200093bc:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
200093cc:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
200093dc:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

200093ec <g_gpio_irqn_lut>:
200093ec:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200093fc:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000940c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000941c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000942c <C.18.2576>:
2000942c:	00000001 00000002 00000004 00000001     ................

2000943c <_global_impure_ptr>:
2000943c:	200096e0 00000043 0000000a              ... C.......

20009448 <blanks.3577>:
20009448:	20202020 20202020 20202020 20202020                     

20009458 <zeroes.3578>:
20009458:	30303030 30303030 30303030 30303030     0000000000000000
20009468:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20009478:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20009488:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20009498:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
200094a8:	00000030 69666e49 7974696e 00000000     0...Infinity....
200094b8:	004e614e                                NaN.

200094bc <__sf_fake_stdin>:
	...

200094dc <__sf_fake_stdout>:
	...

200094fc <__sf_fake_stderr>:
	...

2000951c <charset>:
2000951c:	20009554                                T.. 

20009520 <lconv>:
20009520:	20009550 20009478 20009478 20009478     P.. x.. x.. x.. 
20009530:	20009478 20009478 20009478 20009478     x.. x.. x.. x.. 
20009540:	20009478 20009478 ffffffff ffffffff     x.. x.. ........
20009550:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20009560 <__mprec_tens>:
20009560:	00000000 3ff00000 00000000 40240000     .......?......$@
20009570:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20009580:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20009590:	00000000 412e8480 00000000 416312d0     .......A......cA
200095a0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
200095b0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
200095c0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
200095d0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
200095e0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
200095f0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20009600:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20009610:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20009620:	79d99db4 44ea7843                       ...yCx.D

20009628 <p05.2463>:
20009628:	00000005 00000019 0000007d 00000000     ........}.......

20009638 <__mprec_bigtens>:
20009638:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
20009648:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
20009658:	7f73bf3c 75154fdd                       <.s..O.u

20009660 <__mprec_tinytens>:
20009660:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20009670:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20009680:	64ac6f43 0ac80628                       Co.d(...

20009688 <_init>:
20009688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000968a:	bf00      	nop
2000968c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000968e:	bc08      	pop	{r3}
20009690:	469e      	mov	lr, r3
20009692:	4770      	bx	lr

20009694 <_fini>:
20009694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009696:	bf00      	nop
20009698:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000969a:	bc08      	pop	{r3}
2000969c:	469e      	mov	lr, r3
2000969e:	4770      	bx	lr

200096a0 <__frame_dummy_init_array_entry>:
200096a0:	0485 2000                                   ... 

200096a4 <__do_global_dtors_aux_fini_array_entry>:
200096a4:	0471 2000                                   q.. 
