	component nios_system is
		port (
			clk_clk              : in    std_logic                     := 'X';             -- clk
			reset_reset_n        : in    std_logic                     := 'X';             -- reset_n
			leds_export          : out   std_logic_vector(7 downto 0);                     -- export
			switches_export      : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			sdram_wire_addr      : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wire_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n     : out   std_logic;                                        -- cas_n
			sdram_wire_cke       : out   std_logic;                                        -- cke
			sdram_wire_cs_n      : out   std_logic;                                        -- cs_n
			sdram_wire_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n     : out   std_logic;                                        -- ras_n
			sdram_wire_we_n      : out   std_logic;                                        -- we_n
			lcd_data_DATA        : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- DATA
			lcd_data_ON          : out   std_logic;                                        -- ON
			lcd_data_BLON        : out   std_logic;                                        -- BLON
			lcd_data_EN          : out   std_logic;                                        -- EN
			lcd_data_RS          : out   std_logic;                                        -- RS
			lcd_data_RW          : out   std_logic;                                        -- RW
			keys_export          : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			sdram_clk_clk        : out   std_logic;                                        -- clk
			audio_config_SDAT    : inout std_logic                     := 'X';             -- SDAT
			audio_config_SCLK    : out   std_logic;                                        -- SCLK
			audio_ADCDAT         : in    std_logic                     := 'X';             -- ADCDAT
			audio_ADCLRCK        : in    std_logic                     := 'X';             -- ADCLRCK
			audio_BCLK           : in    std_logic                     := 'X';             -- BCLK
			audio_DACDAT         : out   std_logic;                                        -- DACDAT
			audio_DACLRCK        : in    std_logic                     := 'X';             -- DACLRCK
			audio_clk_clk        : out   std_logic;                                        -- clk
			clk_in_secondary_clk : in    std_logic                     := 'X';             -- clk
			sd_wire_b_SD_cmd     : inout std_logic                     := 'X';             -- b_SD_cmd
			sd_wire_b_SD_dat     : inout std_logic                     := 'X';             -- b_SD_dat
			sd_wire_b_SD_dat3    : inout std_logic                     := 'X';             -- b_SD_dat3
			sd_wire_o_SD_clock   : out   std_logic;                                        -- o_SD_clock
			serial_rxd           : in    std_logic                     := 'X';             -- rxd
			serial_txd           : out   std_logic                                         -- txd
		);
	end component nios_system;

