{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449395931772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449395931772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 16:58:51 2015 " "Processing started: Sun Dec 06 16:58:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449395931772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449395931772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449395931772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449395932318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/quantizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/quantizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer " "Found entity 1: quantizer" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/quantizer.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/quantizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/up_down_counter.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/shift_register.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/lut_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/lut_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_toplevel " "Found entity 1: LUT_toplevel" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/LUT.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/encoder.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/cda_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/cda_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 cda_top_level " "Found entity 1: cda_top_level" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd " "Found entity 1: ccd" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/ccd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/ccd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardware " "Found entity 1: hardware" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcdto7seg.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcdto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/ieeeedc-timhaf/combined/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/ieeeedc-timhaf/combined/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDIV " "Found entity 1: clockDIV" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395932381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware " "Elaborating entity \"hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449395932427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDIV clockDIV:newClock " "Elaborating entity \"clockDIV\" for hierarchy \"clockDIV:newClock\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "newClock" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932427 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clockDIV.v(58) " "Verilog HDL Case Statement information at clockDIV.v(58): all case item expressions in this case statement are onehot" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449395932427 "|hardware|clockDIV:newClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quantizer quantizer:x1q " "Elaborating entity \"quantizer\" for hierarchy \"quantizer:x1q\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "x1q" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:processor " "Elaborating entity \"top_level\" for hierarchy \"top_level:processor\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "processor" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cda_top_level top_level:processor\|cda_top_level:cda12 " "Elaborating entity \"cda_top_level\" for hierarchy \"top_level:processor\|cda_top_level:cda12\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" "cda12" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/top_level.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted " "Elaborating entity \"shift_register\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "x2_shifted" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder top_level:processor\|cda_top_level:cda12\|encoder:encdr " "Elaborating entity \"encoder\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|encoder:encdr\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "encdr" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block " "Elaborating entity \"ccd\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" "ccd_block\[0\].ccd_block" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/cda_top_level.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter " "Elaborating entity \"up_down_counter\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/ccd.v" "updowncounter" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/ccd.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395932443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_toplevel top_level:processor\|LUT_toplevel:LUT " "Elaborating entity \"LUT_toplevel\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/top_level.v" "LUT" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/top_level.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395933192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1 " "Elaborating entity \"LUT\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" "LUT_x1" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/LUT_toplevel.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395933192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:converter " "Elaborating entity \"bcd\" for hierarchy \"bcd:converter\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "converter" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395933192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:seg0conv " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:seg0conv\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "seg0conv" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395933192 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Mod0" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Mod1" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Div0" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "Div1" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449395947279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947325 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449395947325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947513 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449395947513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div0\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947591 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449395947591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div1\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395947669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449395947669 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/bcd.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449395947669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "D:/Documents/(KULIAH)/IEEE-EDC/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449395947715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449395947715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449395955968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449395957387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395957387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[6\] " "No output dependent on input pin \"x1\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[5\] " "No output dependent on input pin \"x1\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[4\] " "No output dependent on input pin \"x1\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[3\] " "No output dependent on input pin \"x1\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[2\] " "No output dependent on input pin \"x1\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[1\] " "No output dependent on input pin \"x1\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[0\] " "No output dependent on input pin \"x1\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[6\] " "No output dependent on input pin \"y1\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[5\] " "No output dependent on input pin \"y1\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[4\] " "No output dependent on input pin \"y1\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[3\] " "No output dependent on input pin \"y1\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[2\] " "No output dependent on input pin \"y1\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[1\] " "No output dependent on input pin \"y1\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[0\] " "No output dependent on input pin \"y1\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[6\] " "No output dependent on input pin \"y2\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[5\] " "No output dependent on input pin \"y2\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[4\] " "No output dependent on input pin \"y2\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[3\] " "No output dependent on input pin \"y2\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[2\] " "No output dependent on input pin \"y2\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[1\] " "No output dependent on input pin \"y2\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[0\] " "No output dependent on input pin \"y2\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|y2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[6\] " "No output dependent on input pin \"x2\[6\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[5\] " "No output dependent on input pin \"x2\[5\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[4\] " "No output dependent on input pin \"x2\[4\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[3\] " "No output dependent on input pin \"x2\[3\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[2\] " "No output dependent on input pin \"x2\[2\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[1\] " "No output dependent on input pin \"x2\[1\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[0\] " "No output dependent on input pin \"x2\[0\]\"" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449395958370 "|hardware|x2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449395958370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9320 " "Implemented 9320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449395958370 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449395958370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9264 " "Implemented 9264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449395958370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449395958370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449395958464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 16:59:18 2015 " "Processing ended: Sun Dec 06 16:59:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449395958464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449395958464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449395958464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449395958464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449395959462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449395959462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 16:59:19 2015 " "Processing started: Sun Dec 06 16:59:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449395959462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449395959462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449395959462 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449395959525 ""}
{ "Info" "0" "" "Project  = top_level" {  } {  } 0 0 "Project  = top_level" 0 0 "Fitter" 0 0 1449395959525 ""}
{ "Info" "0" "" "Revision = top_level" {  } {  } 0 0 "Revision = top_level" 0 0 "Fitter" 0 0 1449395959525 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449395960086 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449395960195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449395960227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449395960227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449395960663 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449395960679 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449395961116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449395961116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449395961116 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449395961116 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 25019 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449395961131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 25020 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449395961131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 25021 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449395961131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449395961131 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[0\] " "Pin segment0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[1\] " "Pin segment0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 752 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[2\] " "Pin segment0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 753 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[3\] " "Pin segment0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[4\] " "Pin segment0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 755 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[5\] " "Pin segment0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment0\[6\] " "Pin segment0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment0[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[0\] " "Pin segment1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 744 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[1\] " "Pin segment1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[2\] " "Pin segment1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 746 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[3\] " "Pin segment1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[4\] " "Pin segment1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[5\] " "Pin segment1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment1\[6\] " "Pin segment1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment1[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 750 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[0\] " "Pin segment2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 737 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[1\] " "Pin segment2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 738 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[2\] " "Pin segment2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 739 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[3\] " "Pin segment2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[4\] " "Pin segment2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[5\] " "Pin segment2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "segment2\[6\] " "Pin segment2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { segment2[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 96 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { segment2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[6\] " "Pin x1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 764 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[5\] " "Pin x1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[4\] " "Pin x1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[3\] " "Pin x1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[2\] " "Pin x1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[1\] " "Pin x1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[0\] " "Pin x1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[6\] " "Pin y1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[5\] " "Pin y1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[4\] " "Pin y1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[3\] " "Pin y1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[2\] " "Pin y1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[1\] " "Pin y1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[0\] " "Pin y1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[6\] " "Pin y2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[5\] " "Pin y2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[4\] " "Pin y2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[3\] " "Pin y2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[2\] " "Pin y2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[1\] " "Pin y2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[0\] " "Pin y2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[6\] " "Pin x2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[6] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[5\] " "Pin x2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[5] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[4\] " "Pin x2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[4] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[3\] " "Pin x2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[3] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[2\] " "Pin x2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[2] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[1\] " "Pin x2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[1] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[0\] " "Pin x2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[0] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 766 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { enable } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y2\[7\] " "Pin y2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y2[7] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y1\[7\] " "Pin y1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { y1[7] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { y1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x1\[7\] " "Pin x1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x1[7] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x2\[7\] " "Pin x2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { x2[7] } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1449395961524 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1449395961524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449395962468 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449395962468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449395962706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449395963520 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../../GitHub/ieeeedc-timHAF/Combined/hardware.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/hardware.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449395963520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDIV:newClock\|state.01  " "Automatically promoted node clockDIV:newClock\|state.01 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449395963521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDIV:newClock\|nextState.01~0 " "Destination node clockDIV:newClock\|nextState.01~0" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|nextState.01~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 24410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449395963521 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDIV:newClock\|nextState.10~0 " "Destination node clockDIV:newClock\|nextState.10~0" {  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|nextState.10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 24776 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449395963521 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449395963521 ""}  } { { "../../GitHub/ieeeedc-timHAF/Combined/clockDIV.v" "" { Text "D:/Documents/GitHub/ieeeedc-timHAF/Combined/clockDIV.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|state.01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 0 { 0 ""} 0 1118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449395963521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449395964871 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449395964891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449395964891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449395964901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449395964931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449395964951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449395964951 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449395964961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449395965664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449395965684 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449395965684 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 3.3V 34 21 0 " "Number of I/O pins in group: 55 (unused VREF, 3.3V VCCIO, 34 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1449395965694 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1449395965694 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1449395965694 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1449395965694 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1449395965694 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1449395965694 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449395965874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449395967563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449395976083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449395976180 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449396012552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449396012552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449396014230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Documents/(KULIAH)/IEEE-EDC/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449396022472 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449396022472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449396028475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449396028490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449396028490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.91 " "Total time spent on timing analysis during the Fitter is 16.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449396028773 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449396028804 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[0\] 0 " "Pin \"segment0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[1\] 0 " "Pin \"segment0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[2\] 0 " "Pin \"segment0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[3\] 0 " "Pin \"segment0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[4\] 0 " "Pin \"segment0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[5\] 0 " "Pin \"segment0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[6\] 0 " "Pin \"segment0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[0\] 0 " "Pin \"segment1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[1\] 0 " "Pin \"segment1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[2\] 0 " "Pin \"segment1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[3\] 0 " "Pin \"segment1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[4\] 0 " "Pin \"segment1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[5\] 0 " "Pin \"segment1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[6\] 0 " "Pin \"segment1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[0\] 0 " "Pin \"segment2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[1\] 0 " "Pin \"segment2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[2\] 0 " "Pin \"segment2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[3\] 0 " "Pin \"segment2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[4\] 0 " "Pin \"segment2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[5\] 0 " "Pin \"segment2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[6\] 0 " "Pin \"segment2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449396029022 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449396029022 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449396030869 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449396031597 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449396033586 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449396034247 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1449396034605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/(KULIAH)/IEEE-EDC/output_files/top_level.fit.smsg " "Generated suppressed messages file D:/Documents/(KULIAH)/IEEE-EDC/output_files/top_level.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449396035556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449396037350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:00:37 2015 " "Processing ended: Sun Dec 06 17:00:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449396037350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449396037350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449396037350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449396037350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449396038265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449396038265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:00:38 2015 " "Processing started: Sun Dec 06 17:00:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449396038265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449396038265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449396038265 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449396039493 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449396039534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449396040008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:00:40 2015 " "Processing ended: Sun Dec 06 17:00:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449396040008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449396040008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449396040008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449396040008 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449396040649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449396040971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449396040971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:00:40 2015 " "Processing started: Sun Dec 06 17:00:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449396040971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449396040971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_level -c top_level " "Command: quartus_sta top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449396040971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449396041033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449396041527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449396041559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449396041559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_level.sdc " "Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449396042270 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449396042270 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDIV:newClock\|state.01 clockDIV:newClock\|state.01 " "create_clock -period 1.000 -name clockDIV:newClock\|state.01 clockDIV:newClock\|state.01" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042333 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042333 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042333 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449396042501 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449396042503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449396042752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.195 " "Worst-case setup slack is -31.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.195    -40896.949 clockDIV:newClock\|state.01  " "  -31.195    -40896.949 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.220       -14.766 clk  " "   -2.220       -14.766 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396042752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.689 " "Worst-case hold slack is -2.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.689        -4.850 clk  " "   -2.689        -4.850 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clockDIV:newClock\|state.01  " "    0.445         0.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396042830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449396042830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449396042846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -12.629 clk  " "   -1.631       -12.629 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611     -8634.652 clockDIV:newClock\|state.01  " "   -0.611     -8634.652 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396042846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396042846 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449396043650 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449396043650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449396044052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.824 " "Worst-case setup slack is -10.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.824    -12745.621 clockDIV:newClock\|state.01  " "  -10.824    -12745.621 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.323        -0.732 clk  " "   -0.323        -0.732 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396044067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.719 " "Worst-case hold slack is -1.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.719        -3.291 clk  " "   -1.719        -3.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clockDIV:newClock\|state.01  " "    0.215         0.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396044135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449396044135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449396044135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -10.380 clk  " "   -1.380       -10.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500     -7066.000 clockDIV:newClock\|state.01  " "   -0.500     -7066.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449396044150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449396044150 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449396044859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449396044921 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449396044921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449396045191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:00:45 2015 " "Processing ended: Sun Dec 06 17:00:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449396045191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449396045191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449396045191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449396045191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449396046096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449396046096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 17:00:45 2015 " "Processing started: Sun Dec 06 17:00:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449396046096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449396046096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449396046096 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "top_level.vo\", \"top_level_fast.vo top_level_v.sdo top_level_v_fast.sdo D:/Documents/(KULIAH)/IEEE-EDC/simulation/modelsim/ simulation " "Generated files \"top_level.vo\", \"top_level_fast.vo\", \"top_level_v.sdo\" and \"top_level_v_fast.sdo\" in directory \"D:/Documents/(KULIAH)/IEEE-EDC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449396053755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449396053951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 17:00:53 2015 " "Processing ended: Sun Dec 06 17:00:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449396053951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449396053951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449396053951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449396053951 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449396054597 ""}
