#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564be07c5200 .scope module, "clk_toggle" "clk_toggle" 2 27;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "clk_out"
    .port_info 1 /INPUT 32 "clk_in"
o0x7fa7b674b018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x564be07cadc0_0 .net "clk_in", 31 0, o0x7fa7b674b018;  0 drivers
v0x564be07ca950_0 .var "clk_out", 31 0;
E_0x564be079aa50 .event edge, v0x564be07cadc0_0;
S_0x564be07c5080 .scope module, "pipeline" "pipeline" 2 38;
 .timescale 0 0;
v0x564be07f0500_0 .net "aluresult", 31 0, v0x564be07ed900_0;  1 drivers
v0x564be07f0610_0 .var "clk1", 0 0;
v0x564be07f06d0_0 .var "clk2", 0 0;
v0x564be07f07d0_0 .var "clk3", 0 0;
v0x564be07f08a0_0 .var "clk4", 0 0;
v0x564be07f0990_0 .var "clk5", 0 0;
v0x564be07f0a60_0 .var "clk6", 0 0;
v0x564be07f0b00_0 .var "clk7", 0 0;
v0x564be07f0bf0_0 .net "counter", 31 0, v0x564be07ecb50_0;  1 drivers
v0x564be07f0c90_0 .net "instr", 31 0, v0x564be07ecc30_0;  1 drivers
v0x564be07f0d30_0 .net "instr_out", 31 0, v0x564be07ee930_0;  1 drivers
v0x564be07f0e20_0 .var "opcode", 1 0;
v0x564be07f0ec0_0 .net "ra_out", 31 0, v0x564be07efe90_0;  1 drivers
v0x564be07f0fb0_0 .net "rb_out", 31 0, v0x564be07f03c0_0;  1 drivers
v0x564be07f10a0_0 .net "rd_out", 4 0, v0x564be07eeee0_0;  1 drivers
v0x564be07f1190_0 .net "rdd_out", 4 0, v0x564be07ef4a0_0;  1 drivers
v0x564be07f1280_0 .net "read_reg_1", 31 0, v0x564be07ed260_0;  1 drivers
v0x564be07f1370_0 .net "read_reg_2", 31 0, v0x564be07ed320_0;  1 drivers
v0x564be07f1480_0 .net "res_out", 31 0, v0x564be07ef9c0_0;  1 drivers
v0x564be07f1590_0 .net "write_dest", 4 0, v0x564be07ed510_0;  1 drivers
S_0x564be07ec890 .scope module, "m0" "fetch" 2 64, 3 1 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "counter"
    .port_info 2 /INPUT 1 "clk"
v0x564be07cc190_0 .net "clk", 0 0, v0x564be07f0610_0;  1 drivers
v0x564be07ecb50_0 .var "counter", 31 0;
v0x564be07ecc30_0 .var "instr", 31 0;
v0x564be07eccf0 .array "instr_mem", 0 31, 31 0;
E_0x564be07997c0 .event posedge, v0x564be07cc190_0;
S_0x564be07ece30 .scope module, "m1" "decode" 2 70, 4 3 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "write_dest"
    .port_info 1 /OUTPUT 32 "read_reg_1"
    .port_info 2 /OUTPUT 32 "read_reg_2"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /INPUT 1 "clk"
v0x564be07ed0a0_0 .net "clk", 0 0, v0x564be07f06d0_0;  1 drivers
v0x564be07ed180_0 .net "instr", 31 0, v0x564be07ee930_0;  alias, 1 drivers
v0x564be07ed260_0 .var "read_reg_1", 31 0;
v0x564be07ed320_0 .var "read_reg_2", 31 0;
v0x564be07ed400 .array "regfile", 0 31, 31 0;
v0x564be07ed510_0 .var "write_dest", 4 0;
E_0x564be07acad0 .event posedge, v0x564be07ed0a0_0;
S_0x564be07ed690 .scope module, "m2" "execute" 2 78, 5 3 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "aluresult"
    .port_info 1 /INPUT 32 "reg_a"
    .port_info 2 /INPUT 32 "reg_b"
    .port_info 3 /INPUT 2 "opcode"
    .port_info 4 /INPUT 1 "clk"
v0x564be07ed900_0 .var "aluresult", 31 0;
v0x564be07eda00_0 .net "clk", 0 0, v0x564be07f07d0_0;  1 drivers
v0x564be07edac0_0 .net "opcode", 1 0, v0x564be07f0e20_0;  1 drivers
v0x564be07edbb0_0 .net "reg_a", 31 0, v0x564be07efe90_0;  alias, 1 drivers
v0x564be07edc90_0 .net "reg_b", 31 0, v0x564be07f03c0_0;  alias, 1 drivers
E_0x564be07ac6b0 .event posedge, v0x564be07eda00_0;
S_0x564be07ede60 .scope module, "m3" "writeback" 2 89, 6 3 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_addr"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "clk"
v0x564be07ee0e0_0 .net "clk", 0 0, v0x564be07f08a0_0;  1 drivers
v0x564be07ee1c0 .array "regfile", 0 31, 31 0;
v0x564be07ee280_0 .net "write_addr", 4 0, v0x564be07ef4a0_0;  alias, 1 drivers
v0x564be07ee340_0 .net "write_data", 31 0, v0x564be07ef9c0_0;  alias, 1 drivers
E_0x564be07ce0e0 .event posedge, v0x564be07ee0e0_0;
S_0x564be07ee4a0 .scope module, "r0" "inter_reg_32b" 2 67, 2 6 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "val_out"
    .port_info 1 /INPUT 32 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07ee790_0 .net "clk", 0 0, v0x564be07f0990_0;  1 drivers
v0x564be07ee870_0 .net "val_in", 31 0, v0x564be07ecc30_0;  alias, 1 drivers
v0x564be07ee930_0 .var "val_out", 31 0;
E_0x564be07ee710 .event posedge, v0x564be07ee790_0;
S_0x564be07eea70 .scope module, "rd" "inter_reg_5b" 2 73, 2 16 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "val_out"
    .port_info 1 /INPUT 5 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07eed10_0 .net "clk", 0 0, v0x564be07f0a60_0;  1 drivers
v0x564be07eedf0_0 .net "val_in", 4 0, v0x564be07ed510_0;  alias, 1 drivers
v0x564be07eeee0_0 .var "val_out", 4 0;
E_0x564be07eec90 .event posedge, v0x564be07eed10_0;
S_0x564be07ef030 .scope module, "rdd" "inter_reg_5b" 2 82, 2 16 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "val_out"
    .port_info 1 /INPUT 5 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07ef2d0_0 .net "clk", 0 0, v0x564be07f0b00_0;  1 drivers
v0x564be07ef3b0_0 .net "val_in", 4 0, v0x564be07eeee0_0;  alias, 1 drivers
v0x564be07ef4a0_0 .var "val_out", 4 0;
E_0x564be07ef250 .event posedge, v0x564be07ef2d0_0;
S_0x564be07ef5e0 .scope module, "ro" "inter_reg_32b" 2 81, 2 6 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "val_out"
    .port_info 1 /INPUT 32 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07ef800_0 .net "clk", 0 0, v0x564be07f0b00_0;  alias, 1 drivers
v0x564be07ef8f0_0 .net "val_in", 31 0, v0x564be07ed900_0;  alias, 1 drivers
v0x564be07ef9c0_0 .var "val_out", 31 0;
S_0x564be07efb00 .scope module, "rs" "inter_reg_32b" 2 74, 2 6 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "val_out"
    .port_info 1 /INPUT 32 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07efcd0_0 .net "clk", 0 0, v0x564be07f0a60_0;  alias, 1 drivers
v0x564be07efdc0_0 .net "val_in", 31 0, v0x564be07ed260_0;  alias, 1 drivers
v0x564be07efe90_0 .var "val_out", 31 0;
S_0x564be07effd0 .scope module, "rt" "inter_reg_32b" 2 75, 2 6 0, S_0x564be07c5080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "val_out"
    .port_info 1 /INPUT 32 "val_in"
    .port_info 2 /INPUT 1 "clk"
v0x564be07f01f0_0 .net "clk", 0 0, v0x564be07f0a60_0;  alias, 1 drivers
v0x564be07f0300_0 .net "val_in", 31 0, v0x564be07ed320_0;  alias, 1 drivers
v0x564be07f03c0_0 .var "val_out", 31 0;
    .scope S_0x564be07c5200;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564be07ca950_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x564be07c5200;
T_1 ;
    %wait E_0x564be079aa50;
    %load/vec4 v0x564be07ca950_0;
    %inv;
    %store/vec4 v0x564be07ca950_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x564be07ca950_0;
    %inv;
    %store/vec4 v0x564be07ca950_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x564be07ec890;
T_2 ;
    %pushi/vec4 5064736, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 6907936, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 21825568, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 21088288, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 874528, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 22366240, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 5310496, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 34635808, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 7888928, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 65828896, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07eccf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564be07ecb50_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x564be07ec890;
T_3 ;
    %wait E_0x564be07997c0;
    %ix/getv 4, v0x564be07ecb50_0;
    %load/vec4a v0x564be07eccf0, 4;
    %store/vec4 v0x564be07ecc30_0, 0, 32;
    %load/vec4 v0x564be07ecb50_0;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x564be07ecb50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564be07ecb50_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564be07ecb50_0, 0, 32;
T_3.1 ;
    %load/vec4 v0x564be07ecb50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %pushi/vec4 9, 0, 32;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x564be07ecb50_0;
    %subi 1, 0, 32;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %vpi_call 3 37 "$display", "(:instr-fetch (:counter %d :instr %d))", S<0,vec4,u32>, v0x564be07ecc30_0 {1 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x564be07ee4a0;
T_4 ;
    %wait E_0x564be07ee710;
    %load/vec4 v0x564be07ee870_0;
    %store/vec4 v0x564be07ee930_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564be07ece30;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1572178636, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 605147281, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2067590741, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2939414176, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2747835363, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 410910211, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1711546939, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2479961200, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1567840489, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3546887786, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1236249915, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1347551467, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3892725829, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1085807714, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 383659298, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 4088527866, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3344594434, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2277236033, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2756597127, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2020032765, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 18232820, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2944909282, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 2656977147, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3539571200, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 237725196, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1967314824, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 4182324619, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1872163831, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3926678055, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 3998714282, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %pushi/vec4 1169882346, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564be07ed400, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x564be07ece30;
T_6 ;
    %wait E_0x564be07acad0;
    %vpi_call 4 51 "$display", "(:instr-decode (:instr %d :opcode %d :rs %d :rt %d :rd %d :funct %d))", v0x564be07ed180_0, &PV<v0x564be07ed180_0, 26, 6>, &PV<v0x564be07ed180_0, 21, 5>, &PV<v0x564be07ed180_0, 16, 5>, &PV<v0x564be07ed180_0, 11, 5>, &PV<v0x564be07ed180_0, 0, 6> {0 0 0};
    %load/vec4 v0x564be07ed180_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x564be07ed180_0;
    %parti/s 5, 21, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564be07ed400, 4;
    %store/vec4 v0x564be07ed260_0, 0, 32;
    %load/vec4 v0x564be07ed180_0;
    %parti/s 5, 16, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x564be07ed400, 4;
    %store/vec4 v0x564be07ed320_0, 0, 32;
    %load/vec4 v0x564be07ed180_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x564be07ed510_0, 0, 5;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564be07eea70;
T_7 ;
    %wait E_0x564be07eec90;
    %load/vec4 v0x564be07eedf0_0;
    %store/vec4 v0x564be07eeee0_0, 0, 5;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564be07efb00;
T_8 ;
    %wait E_0x564be07eec90;
    %load/vec4 v0x564be07efdc0_0;
    %store/vec4 v0x564be07efe90_0, 0, 32;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564be07effd0;
T_9 ;
    %wait E_0x564be07eec90;
    %load/vec4 v0x564be07f0300_0;
    %store/vec4 v0x564be07f03c0_0, 0, 32;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564be07ed690;
T_10 ;
    %wait E_0x564be07ac6b0;
    %load/vec4 v0x564be07edac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %load/vec4 v0x564be07edbb0_0;
    %load/vec4 v0x564be07edc90_0;
    %add;
    %store/vec4 v0x564be07ed900_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x564be07edbb0_0;
    %load/vec4 v0x564be07edc90_0;
    %add;
    %store/vec4 v0x564be07ed900_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x564be07edbb0_0;
    %load/vec4 v0x564be07edc90_0;
    %sub;
    %store/vec4 v0x564be07ed900_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x564be07edbb0_0;
    %load/vec4 v0x564be07edc90_0;
    %mul;
    %store/vec4 v0x564be07ed900_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x564be07edbb0_0;
    %load/vec4 v0x564be07edc90_0;
    %div;
    %store/vec4 v0x564be07ed900_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call 5 22 "$strobe", "(:instr-execute (:reg-a %d :reg-b: %d :aluresult %d))", v0x564be07edbb0_0, v0x564be07edc90_0, v0x564be07ed900_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x564be07ef5e0;
T_11 ;
    %wait E_0x564be07ef250;
    %load/vec4 v0x564be07ef8f0_0;
    %store/vec4 v0x564be07ef9c0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564be07ef030;
T_12 ;
    %wait E_0x564be07ef250;
    %load/vec4 v0x564be07ef3b0_0;
    %store/vec4 v0x564be07ef4a0_0, 0, 5;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564be07ede60;
T_13 ;
    %wait E_0x564be07ce0e0;
    %load/vec4 v0x564be07ee340_0;
    %load/vec4 v0x564be07ee280_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564be07ee1c0, 4, 0;
    %vpi_call 6 17 "$strobe", "(instr-writeback (:write-addr %d :write-data %d))", v0x564be07ee280_0, v0x564be07ee340_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x564be07c5080;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f0610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f06d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f07d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f08a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f0990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564be07f0b00_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x564be07c5080;
T_15 ;
    %delay 1, 0;
    %load/vec4 v0x564be07f0b00_0;
    %inv;
    %store/vec4 v0x564be07f0b00_0, 0, 1;
    %load/vec4 v0x564be07f0a60_0;
    %inv;
    %store/vec4 v0x564be07f0a60_0, 0, 1;
    %load/vec4 v0x564be07f0990_0;
    %inv;
    %store/vec4 v0x564be07f0990_0, 0, 1;
    %load/vec4 v0x564be07f0610_0;
    %inv;
    %store/vec4 v0x564be07f0610_0, 0, 1;
    %load/vec4 v0x564be07f06d0_0;
    %inv;
    %store/vec4 v0x564be07f06d0_0, 0, 1;
    %load/vec4 v0x564be07f07d0_0;
    %inv;
    %store/vec4 v0x564be07f07d0_0, 0, 1;
    %load/vec4 v0x564be07f08a0_0;
    %inv;
    %store/vec4 v0x564be07f08a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x564be07c5080;
T_16 ;
    %delay 2, 0;
    %vpi_call 2 116 "$strobe", "\012" {0 0 0};
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "pa_pipeline.v";
    "./pa_fetch.v";
    "./pa_decode.v";
    "./pa_execute.v";
    "./pa_writeback.v";
