$date
	Thu Aug 12 09:43:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_paritygen_8bit $end
$var wire 1 ! pb $end
$var reg 8 " d [7:0] $end
$var reg 1 # en $end
$var reg 1 $ v $end
$scope module uut $end
$var wire 8 % d [7:0] $end
$var wire 1 # en $end
$var wire 1 ! pb $end
$var wire 1 $ v $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$var wire 1 * w5 $end
$var wire 1 + w6 $end
$var wire 1 , w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
1*
1)
0(
1'
0&
b1001011 %
1$
0#
b1001011 "
0!
$end
#1
0$
b1111000 "
b1111000 %
#2
0+
0*
1!
0)
0'
1$
1#
b11001111 "
b11001111 %
#3
1+
1*
0!
1)
1'
0$
b10110100 "
b10110100 %
#4
0+
0*
0)
0'
1$
0#
b11 "
b11 %
#5
0$
b110000 "
b110000 %
#6
1!
1$
1#
b11001111 "
b11001111 %
#7
0!
0$
b11111100 "
b11111100 %
#8
1+
1*
1)
1'
1$
0#
b1001011 "
b1001011 %
#9
0+
0*
0)
0'
0$
b110000 "
b110000 %
#10
1+
1*
1!
1)
1'
1$
1#
b10000111 "
b10000111 %
#11
0!
0$
b10110100 "
b10110100 %
#12
1$
0#
b1001011 "
b1001011 %
#13
0$
b1111000 "
b1111000 %
#14
0+
0*
1!
0)
0'
1$
1#
b11001111 "
b11001111 %
#15
1+
1*
0!
1)
1'
0$
b10110100 "
b10110100 %
#16
0+
0*
0)
0'
1$
0#
b11 "
b11 %
#17
0$
b110000 "
b110000 %
#18
1!
1$
1#
b11001111 "
b11001111 %
#19
0!
0$
b11111100 "
b11111100 %
#20
1+
1*
1)
1'
1$
0#
b1001011 "
b1001011 %
#21
0+
0*
0)
0'
0$
b110000 "
b110000 %
#22
1+
1*
1!
1)
1'
1$
1#
b10000111 "
b10000111 %
#23
0!
0$
b10110100 "
b10110100 %
#24
1$
0#
b1001011 "
b1001011 %
#25
0$
b1111000 "
b1111000 %
#26
0+
0*
1!
0)
0'
1$
1#
b11001111 "
b11001111 %
#27
1+
1*
0!
1)
1'
0$
b10110100 "
b10110100 %
#28
0+
0*
0)
0'
1$
0#
b11 "
b11 %
#29
0$
b110000 "
b110000 %
#30
1!
1$
1#
b11001111 "
b11001111 %
