ARM GAS  /tmp/cchuqeBX.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB65:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
  32:Core/Src/gpio.c **** /* USER CODE END 1 */
ARM GAS  /tmp/cchuqeBX.s 			page 2


  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins as
  35:Core/Src/gpio.c ****         * Analog
  36:Core/Src/gpio.c ****         * Input
  37:Core/Src/gpio.c ****         * Output
  38:Core/Src/gpio.c ****         * EVENT_OUT
  39:Core/Src/gpio.c ****         * EXTI
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  27              		.loc 1 42 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 40
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 24
  34              		.cfi_offset 4, -24
  35              		.cfi_offset 5, -20
  36              		.cfi_offset 6, -16
  37              		.cfi_offset 7, -12
  38              		.cfi_offset 8, -8
  39              		.cfi_offset 14, -4
  40 0004 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 44 3 view .LVU1
  44              		.loc 1 44 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  50              		.loc 1 47 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 47 3 view .LVU4
  53              		.loc 1 47 3 view .LVU5
  54 0010 2C4B     		ldr	r3, .L3
  55 0012 9A69     		ldr	r2, [r3, #24]
  56 0014 42F04002 		orr	r2, r2, #64
  57 0018 9A61     		str	r2, [r3, #24]
  58              		.loc 1 47 3 view .LVU6
  59 001a 9A69     		ldr	r2, [r3, #24]
  60 001c 02F04002 		and	r2, r2, #64
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 47 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE2:
  65              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 48 3 view .LVU9
  67              	.LBB3:
ARM GAS  /tmp/cchuqeBX.s 			page 3


  68              		.loc 1 48 3 view .LVU10
  69              		.loc 1 48 3 view .LVU11
  70 0024 9A69     		ldr	r2, [r3, #24]
  71 0026 42F01002 		orr	r2, r2, #16
  72 002a 9A61     		str	r2, [r3, #24]
  73              		.loc 1 48 3 view .LVU12
  74 002c 9A69     		ldr	r2, [r3, #24]
  75 002e 02F01002 		and	r2, r2, #16
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 48 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 49 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 49 3 view .LVU16
  84              		.loc 1 49 3 view .LVU17
  85 0036 9A69     		ldr	r2, [r3, #24]
  86 0038 42F00402 		orr	r2, r2, #4
  87 003c 9A61     		str	r2, [r3, #24]
  88              		.loc 1 49 3 view .LVU18
  89 003e 9A69     		ldr	r2, [r3, #24]
  90 0040 02F00402 		and	r2, r2, #4
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 49 3 view .LVU19
  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE4:
  95              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  96              		.loc 1 50 3 view .LVU21
  97              	.LBB5:
  98              		.loc 1 50 3 view .LVU22
  99              		.loc 1 50 3 view .LVU23
 100 0048 9A69     		ldr	r2, [r3, #24]
 101 004a 42F00802 		orr	r2, r2, #8
 102 004e 9A61     		str	r2, [r3, #24]
 103              		.loc 1 50 3 view .LVU24
 104 0050 9A69     		ldr	r2, [r3, #24]
 105 0052 02F00802 		and	r2, r2, #8
 106 0056 0392     		str	r2, [sp, #12]
 107              		.loc 1 50 3 view .LVU25
 108 0058 039A     		ldr	r2, [sp, #12]
 109              	.LBE5:
 110              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 111              		.loc 1 51 3 view .LVU27
 112              	.LBB6:
 113              		.loc 1 51 3 view .LVU28
 114              		.loc 1 51 3 view .LVU29
 115 005a 9A69     		ldr	r2, [r3, #24]
 116 005c 42F48072 		orr	r2, r2, #256
 117 0060 9A61     		str	r2, [r3, #24]
 118              		.loc 1 51 3 view .LVU30
 119 0062 9A69     		ldr	r2, [r3, #24]
 120 0064 02F48072 		and	r2, r2, #256
 121 0068 0492     		str	r2, [sp, #16]
ARM GAS  /tmp/cchuqeBX.s 			page 4


 122              		.loc 1 51 3 view .LVU31
 123 006a 049A     		ldr	r2, [sp, #16]
 124              	.LBE6:
 125              		.loc 1 51 3 view .LVU32
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 126              		.loc 1 52 3 view .LVU33
 127              	.LBB7:
 128              		.loc 1 52 3 view .LVU34
 129              		.loc 1 52 3 view .LVU35
 130 006c 9A69     		ldr	r2, [r3, #24]
 131 006e 42F02002 		orr	r2, r2, #32
 132 0072 9A61     		str	r2, [r3, #24]
 133              		.loc 1 52 3 view .LVU36
 134 0074 9B69     		ldr	r3, [r3, #24]
 135 0076 03F02003 		and	r3, r3, #32
 136 007a 0593     		str	r3, [sp, #20]
 137              		.loc 1 52 3 view .LVU37
 138 007c 059B     		ldr	r3, [sp, #20]
 139              	.LBE7:
 140              		.loc 1 52 3 view .LVU38
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 141              		.loc 1 55 3 view .LVU39
 142 007e DFF84880 		ldr	r8, .L3+4
 143 0082 2246     		mov	r2, r4
 144 0084 2021     		movs	r1, #32
 145 0086 4046     		mov	r0, r8
 146 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 147              	.LVL0:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 148              		.loc 1 58 3 view .LVU40
 149 008c 0F4E     		ldr	r6, .L3+8
 150 008e 2246     		mov	r2, r4
 151 0090 0121     		movs	r1, #1
 152 0092 3046     		mov	r0, r6
 153 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 154              	.LVL1:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED1_Pin;
 155              		.loc 1 61 3 view .LVU41
 156              		.loc 1 61 23 is_stmt 0 view .LVU42
 157 0098 2023     		movs	r3, #32
 158 009a 0693     		str	r3, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 159              		.loc 1 62 3 is_stmt 1 view .LVU43
 160              		.loc 1 62 24 is_stmt 0 view .LVU44
 161 009c 0125     		movs	r5, #1
 162 009e 0795     		str	r5, [sp, #28]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 163              		.loc 1 63 3 is_stmt 1 view .LVU45
 164              		.loc 1 63 24 is_stmt 0 view .LVU46
 165 00a0 0894     		str	r4, [sp, #32]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/cchuqeBX.s 			page 5


 166              		.loc 1 64 3 is_stmt 1 view .LVU47
 167              		.loc 1 64 25 is_stmt 0 view .LVU48
 168 00a2 0227     		movs	r7, #2
 169 00a4 0997     		str	r7, [sp, #36]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 170              		.loc 1 65 3 is_stmt 1 view .LVU49
 171 00a6 06A9     		add	r1, sp, #24
 172 00a8 4046     		mov	r0, r8
 173 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL2:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LCD_BL_Pin;
 175              		.loc 1 68 3 view .LVU50
 176              		.loc 1 68 23 is_stmt 0 view .LVU51
 177 00ae 0695     		str	r5, [sp, #24]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 178              		.loc 1 69 3 is_stmt 1 view .LVU52
 179              		.loc 1 69 24 is_stmt 0 view .LVU53
 180 00b0 0795     		str	r5, [sp, #28]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 70 3 is_stmt 1 view .LVU54
 182              		.loc 1 70 24 is_stmt 0 view .LVU55
 183 00b2 0894     		str	r4, [sp, #32]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 184              		.loc 1 71 3 is_stmt 1 view .LVU56
 185              		.loc 1 71 25 is_stmt 0 view .LVU57
 186 00b4 0997     		str	r7, [sp, #36]
  72:Core/Src/gpio.c ****   HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 187              		.loc 1 72 3 is_stmt 1 view .LVU58
 188 00b6 06A9     		add	r1, sp, #24
 189 00b8 3046     		mov	r0, r6
 190 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL3:
  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c **** }
 192              		.loc 1 74 1 is_stmt 0 view .LVU59
 193 00be 0AB0     		add	sp, sp, #40
 194              	.LCFI2:
 195              		.cfi_def_cfa_offset 24
 196              		@ sp needed
 197 00c0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 198              	.L4:
 199              		.align	2
 200              	.L3:
 201 00c4 00100240 		.word	1073876992
 202 00c8 00180140 		.word	1073813504
 203 00cc 000C0140 		.word	1073810432
 204              		.cfi_endproc
 205              	.LFE65:
 207              		.text
 208              	.Letext0:
 209              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 210              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 211              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 212              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /tmp/cchuqeBX.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/cchuqeBX.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cchuqeBX.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cchuqeBX.s:201    .text.MX_GPIO_Init:00000000000000c4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
