0.6
2018.2
Jun 14 2018
20:41:02
E:/VIVADOPROJECTS/forTestTask/forTestTask.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1746519253,verilog,,,,glbl;main,,,,,,,,
E:/VIVADOPROJECTS/forTestTask/forTestTask.srcs/sources_1/new/model.vhd,1746517511,vhdl,,,,testbench,,,,,,,,
