
EDC_GeneralCore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c0c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08008df4  08008df4  00018df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f5c  08008f5c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08008f5c  08008f5c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f5c  08008f5c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f5c  08008f5c  00018f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f60  08008f60  00018f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008f64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d84  20000074  08008fd8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000df8  08008fd8  00020df8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ece  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b13  00000000  00000000  00031f6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  00034a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001110  00000000  00000000  00035c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000035ae  00000000  00000000  00036d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015765  00000000  00000000  0003a33e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dcd2  00000000  00000000  0004faa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed775  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005794  00000000  00000000  000ed7c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000074 	.word	0x20000074
 8000204:	00000000 	.word	0x00000000
 8000208:	08008ddc 	.word	0x08008ddc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000078 	.word	0x20000078
 8000224:	08008ddc 	.word	0x08008ddc

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__aeabi_d2f>:
 80009c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009c8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009cc:	bf24      	itt	cs
 80009ce:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009d2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009d6:	d90d      	bls.n	80009f4 <__aeabi_d2f+0x30>
 80009d8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009dc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009e0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009e4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009e8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009ec:	bf08      	it	eq
 80009ee:	f020 0001 	biceq.w	r0, r0, #1
 80009f2:	4770      	bx	lr
 80009f4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009f8:	d121      	bne.n	8000a3e <__aeabi_d2f+0x7a>
 80009fa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009fe:	bfbc      	itt	lt
 8000a00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a04:	4770      	bxlt	lr
 8000a06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a0e:	f1c2 0218 	rsb	r2, r2, #24
 8000a12:	f1c2 0c20 	rsb	ip, r2, #32
 8000a16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a1e:	bf18      	it	ne
 8000a20:	f040 0001 	orrne.w	r0, r0, #1
 8000a24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a30:	ea40 000c 	orr.w	r0, r0, ip
 8000a34:	fa23 f302 	lsr.w	r3, r3, r2
 8000a38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a3c:	e7cc      	b.n	80009d8 <__aeabi_d2f+0x14>
 8000a3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a42:	d107      	bne.n	8000a54 <__aeabi_d2f+0x90>
 8000a44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a48:	bf1e      	ittt	ne
 8000a4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a52:	4770      	bxne	lr
 8000a54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop

08000a64 <__aeabi_frsub>:
 8000a64:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a68:	e002      	b.n	8000a70 <__addsf3>
 8000a6a:	bf00      	nop

08000a6c <__aeabi_fsub>:
 8000a6c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a70 <__addsf3>:
 8000a70:	0042      	lsls	r2, r0, #1
 8000a72:	bf1f      	itttt	ne
 8000a74:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a78:	ea92 0f03 	teqne	r2, r3
 8000a7c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a80:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a84:	d06a      	beq.n	8000b5c <__addsf3+0xec>
 8000a86:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a8a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a8e:	bfc1      	itttt	gt
 8000a90:	18d2      	addgt	r2, r2, r3
 8000a92:	4041      	eorgt	r1, r0
 8000a94:	4048      	eorgt	r0, r1
 8000a96:	4041      	eorgt	r1, r0
 8000a98:	bfb8      	it	lt
 8000a9a:	425b      	neglt	r3, r3
 8000a9c:	2b19      	cmp	r3, #25
 8000a9e:	bf88      	it	hi
 8000aa0:	4770      	bxhi	lr
 8000aa2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aa6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aaa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ab6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000abe:	bf18      	it	ne
 8000ac0:	4249      	negne	r1, r1
 8000ac2:	ea92 0f03 	teq	r2, r3
 8000ac6:	d03f      	beq.n	8000b48 <__addsf3+0xd8>
 8000ac8:	f1a2 0201 	sub.w	r2, r2, #1
 8000acc:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad0:	eb10 000c 	adds.w	r0, r0, ip
 8000ad4:	f1c3 0320 	rsb	r3, r3, #32
 8000ad8:	fa01 f103 	lsl.w	r1, r1, r3
 8000adc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae0:	d502      	bpl.n	8000ae8 <__addsf3+0x78>
 8000ae2:	4249      	negs	r1, r1
 8000ae4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ae8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000aec:	d313      	bcc.n	8000b16 <__addsf3+0xa6>
 8000aee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000af2:	d306      	bcc.n	8000b02 <__addsf3+0x92>
 8000af4:	0840      	lsrs	r0, r0, #1
 8000af6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000afa:	f102 0201 	add.w	r2, r2, #1
 8000afe:	2afe      	cmp	r2, #254	; 0xfe
 8000b00:	d251      	bcs.n	8000ba6 <__addsf3+0x136>
 8000b02:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b06:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b0a:	bf08      	it	eq
 8000b0c:	f020 0001 	biceq.w	r0, r0, #1
 8000b10:	ea40 0003 	orr.w	r0, r0, r3
 8000b14:	4770      	bx	lr
 8000b16:	0049      	lsls	r1, r1, #1
 8000b18:	eb40 0000 	adc.w	r0, r0, r0
 8000b1c:	3a01      	subs	r2, #1
 8000b1e:	bf28      	it	cs
 8000b20:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b24:	d2ed      	bcs.n	8000b02 <__addsf3+0x92>
 8000b26:	fab0 fc80 	clz	ip, r0
 8000b2a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b2e:	ebb2 020c 	subs.w	r2, r2, ip
 8000b32:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b36:	bfaa      	itet	ge
 8000b38:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b3c:	4252      	neglt	r2, r2
 8000b3e:	4318      	orrge	r0, r3
 8000b40:	bfbc      	itt	lt
 8000b42:	40d0      	lsrlt	r0, r2
 8000b44:	4318      	orrlt	r0, r3
 8000b46:	4770      	bx	lr
 8000b48:	f092 0f00 	teq	r2, #0
 8000b4c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b50:	bf06      	itte	eq
 8000b52:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b56:	3201      	addeq	r2, #1
 8000b58:	3b01      	subne	r3, #1
 8000b5a:	e7b5      	b.n	8000ac8 <__addsf3+0x58>
 8000b5c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b60:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b64:	bf18      	it	ne
 8000b66:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b6a:	d021      	beq.n	8000bb0 <__addsf3+0x140>
 8000b6c:	ea92 0f03 	teq	r2, r3
 8000b70:	d004      	beq.n	8000b7c <__addsf3+0x10c>
 8000b72:	f092 0f00 	teq	r2, #0
 8000b76:	bf08      	it	eq
 8000b78:	4608      	moveq	r0, r1
 8000b7a:	4770      	bx	lr
 8000b7c:	ea90 0f01 	teq	r0, r1
 8000b80:	bf1c      	itt	ne
 8000b82:	2000      	movne	r0, #0
 8000b84:	4770      	bxne	lr
 8000b86:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b8a:	d104      	bne.n	8000b96 <__addsf3+0x126>
 8000b8c:	0040      	lsls	r0, r0, #1
 8000b8e:	bf28      	it	cs
 8000b90:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	4770      	bx	lr
 8000b96:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b9a:	bf3c      	itt	cc
 8000b9c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba0:	4770      	bxcc	lr
 8000ba2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	4770      	bx	lr
 8000bb0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bb4:	bf16      	itet	ne
 8000bb6:	4608      	movne	r0, r1
 8000bb8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bbc:	4601      	movne	r1, r0
 8000bbe:	0242      	lsls	r2, r0, #9
 8000bc0:	bf06      	itte	eq
 8000bc2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bc6:	ea90 0f01 	teqeq	r0, r1
 8000bca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_ui2f>:
 8000bd0:	f04f 0300 	mov.w	r3, #0
 8000bd4:	e004      	b.n	8000be0 <__aeabi_i2f+0x8>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_i2f>:
 8000bd8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bdc:	bf48      	it	mi
 8000bde:	4240      	negmi	r0, r0
 8000be0:	ea5f 0c00 	movs.w	ip, r0
 8000be4:	bf08      	it	eq
 8000be6:	4770      	bxeq	lr
 8000be8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bec:	4601      	mov	r1, r0
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	e01c      	b.n	8000c2e <__aeabi_l2f+0x2a>

08000bf4 <__aeabi_ul2f>:
 8000bf4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf8:	bf08      	it	eq
 8000bfa:	4770      	bxeq	lr
 8000bfc:	f04f 0300 	mov.w	r3, #0
 8000c00:	e00a      	b.n	8000c18 <__aeabi_l2f+0x14>
 8000c02:	bf00      	nop

08000c04 <__aeabi_l2f>:
 8000c04:	ea50 0201 	orrs.w	r2, r0, r1
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c10:	d502      	bpl.n	8000c18 <__aeabi_l2f+0x14>
 8000c12:	4240      	negs	r0, r0
 8000c14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c18:	ea5f 0c01 	movs.w	ip, r1
 8000c1c:	bf02      	ittt	eq
 8000c1e:	4684      	moveq	ip, r0
 8000c20:	4601      	moveq	r1, r0
 8000c22:	2000      	moveq	r0, #0
 8000c24:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c28:	bf08      	it	eq
 8000c2a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c2e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c32:	fabc f28c 	clz	r2, ip
 8000c36:	3a08      	subs	r2, #8
 8000c38:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c3c:	db10      	blt.n	8000c60 <__aeabi_l2f+0x5c>
 8000c3e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c42:	4463      	add	r3, ip
 8000c44:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c48:	f1c2 0220 	rsb	r2, r2, #32
 8000c4c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c50:	fa20 f202 	lsr.w	r2, r0, r2
 8000c54:	eb43 0002 	adc.w	r0, r3, r2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f102 0220 	add.w	r2, r2, #32
 8000c64:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c68:	f1c2 0220 	rsb	r2, r2, #32
 8000c6c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c70:	fa21 f202 	lsr.w	r2, r1, r2
 8000c74:	eb43 0002 	adc.w	r0, r3, r2
 8000c78:	bf08      	it	eq
 8000c7a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_fmul>:
 8000c80:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c88:	bf1e      	ittt	ne
 8000c8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c8e:	ea92 0f0c 	teqne	r2, ip
 8000c92:	ea93 0f0c 	teqne	r3, ip
 8000c96:	d06f      	beq.n	8000d78 <__aeabi_fmul+0xf8>
 8000c98:	441a      	add	r2, r3
 8000c9a:	ea80 0c01 	eor.w	ip, r0, r1
 8000c9e:	0240      	lsls	r0, r0, #9
 8000ca0:	bf18      	it	ne
 8000ca2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ca6:	d01e      	beq.n	8000ce6 <__aeabi_fmul+0x66>
 8000ca8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cb4:	fba0 3101 	umull	r3, r1, r0, r1
 8000cb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cbc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc0:	bf3e      	ittt	cc
 8000cc2:	0049      	lslcc	r1, r1, #1
 8000cc4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cc8:	005b      	lslcc	r3, r3, #1
 8000cca:	ea40 0001 	orr.w	r0, r0, r1
 8000cce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cd2:	2afd      	cmp	r2, #253	; 0xfd
 8000cd4:	d81d      	bhi.n	8000d12 <__aeabi_fmul+0x92>
 8000cd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	4770      	bx	lr
 8000ce6:	f090 0f00 	teq	r0, #0
 8000cea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cee:	bf08      	it	eq
 8000cf0:	0249      	lsleq	r1, r1, #9
 8000cf2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cf6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cfa:	3a7f      	subs	r2, #127	; 0x7f
 8000cfc:	bfc2      	ittt	gt
 8000cfe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d02:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d06:	4770      	bxgt	lr
 8000d08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	3a01      	subs	r2, #1
 8000d12:	dc5d      	bgt.n	8000dd0 <__aeabi_fmul+0x150>
 8000d14:	f112 0f19 	cmn.w	r2, #25
 8000d18:	bfdc      	itt	le
 8000d1a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d1e:	4770      	bxle	lr
 8000d20:	f1c2 0200 	rsb	r2, r2, #0
 8000d24:	0041      	lsls	r1, r0, #1
 8000d26:	fa21 f102 	lsr.w	r1, r1, r2
 8000d2a:	f1c2 0220 	rsb	r2, r2, #32
 8000d2e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d32:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d36:	f140 0000 	adc.w	r0, r0, #0
 8000d3a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d3e:	bf08      	it	eq
 8000d40:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d44:	4770      	bx	lr
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d4e:	bf02      	ittt	eq
 8000d50:	0040      	lsleq	r0, r0, #1
 8000d52:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d56:	3a01      	subeq	r2, #1
 8000d58:	d0f9      	beq.n	8000d4e <__aeabi_fmul+0xce>
 8000d5a:	ea40 000c 	orr.w	r0, r0, ip
 8000d5e:	f093 0f00 	teq	r3, #0
 8000d62:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d66:	bf02      	ittt	eq
 8000d68:	0049      	lsleq	r1, r1, #1
 8000d6a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d6e:	3b01      	subeq	r3, #1
 8000d70:	d0f9      	beq.n	8000d66 <__aeabi_fmul+0xe6>
 8000d72:	ea41 010c 	orr.w	r1, r1, ip
 8000d76:	e78f      	b.n	8000c98 <__aeabi_fmul+0x18>
 8000d78:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d7c:	ea92 0f0c 	teq	r2, ip
 8000d80:	bf18      	it	ne
 8000d82:	ea93 0f0c 	teqne	r3, ip
 8000d86:	d00a      	beq.n	8000d9e <__aeabi_fmul+0x11e>
 8000d88:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d8c:	bf18      	it	ne
 8000d8e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d92:	d1d8      	bne.n	8000d46 <__aeabi_fmul+0xc6>
 8000d94:	ea80 0001 	eor.w	r0, r0, r1
 8000d98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d9c:	4770      	bx	lr
 8000d9e:	f090 0f00 	teq	r0, #0
 8000da2:	bf17      	itett	ne
 8000da4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000da8:	4608      	moveq	r0, r1
 8000daa:	f091 0f00 	teqne	r1, #0
 8000dae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000db2:	d014      	beq.n	8000dde <__aeabi_fmul+0x15e>
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	d101      	bne.n	8000dbe <__aeabi_fmul+0x13e>
 8000dba:	0242      	lsls	r2, r0, #9
 8000dbc:	d10f      	bne.n	8000dde <__aeabi_fmul+0x15e>
 8000dbe:	ea93 0f0c 	teq	r3, ip
 8000dc2:	d103      	bne.n	8000dcc <__aeabi_fmul+0x14c>
 8000dc4:	024b      	lsls	r3, r1, #9
 8000dc6:	bf18      	it	ne
 8000dc8:	4608      	movne	r0, r1
 8000dca:	d108      	bne.n	8000dde <__aeabi_fmul+0x15e>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ddc:	4770      	bx	lr
 8000dde:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_fdiv>:
 8000de8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df0:	bf1e      	ittt	ne
 8000df2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000df6:	ea92 0f0c 	teqne	r2, ip
 8000dfa:	ea93 0f0c 	teqne	r3, ip
 8000dfe:	d069      	beq.n	8000ed4 <__aeabi_fdiv+0xec>
 8000e00:	eba2 0203 	sub.w	r2, r2, r3
 8000e04:	ea80 0c01 	eor.w	ip, r0, r1
 8000e08:	0249      	lsls	r1, r1, #9
 8000e0a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e0e:	d037      	beq.n	8000e80 <__aeabi_fdiv+0x98>
 8000e10:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e14:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e18:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e20:	428b      	cmp	r3, r1
 8000e22:	bf38      	it	cc
 8000e24:	005b      	lslcc	r3, r3, #1
 8000e26:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e2a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	bf24      	itt	cs
 8000e32:	1a5b      	subcs	r3, r3, r1
 8000e34:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e38:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e3c:	bf24      	itt	cs
 8000e3e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e42:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e46:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e4a:	bf24      	itt	cs
 8000e4c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e54:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e58:	bf24      	itt	cs
 8000e5a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e5e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e62:	011b      	lsls	r3, r3, #4
 8000e64:	bf18      	it	ne
 8000e66:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e6a:	d1e0      	bne.n	8000e2e <__aeabi_fdiv+0x46>
 8000e6c:	2afd      	cmp	r2, #253	; 0xfd
 8000e6e:	f63f af50 	bhi.w	8000d12 <__aeabi_fmul+0x92>
 8000e72:	428b      	cmp	r3, r1
 8000e74:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e78:	bf08      	it	eq
 8000e7a:	f020 0001 	biceq.w	r0, r0, #1
 8000e7e:	4770      	bx	lr
 8000e80:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e84:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e88:	327f      	adds	r2, #127	; 0x7f
 8000e8a:	bfc2      	ittt	gt
 8000e8c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e90:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e94:	4770      	bxgt	lr
 8000e96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e9a:	f04f 0300 	mov.w	r3, #0
 8000e9e:	3a01      	subs	r2, #1
 8000ea0:	e737      	b.n	8000d12 <__aeabi_fmul+0x92>
 8000ea2:	f092 0f00 	teq	r2, #0
 8000ea6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eaa:	bf02      	ittt	eq
 8000eac:	0040      	lsleq	r0, r0, #1
 8000eae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eb2:	3a01      	subeq	r2, #1
 8000eb4:	d0f9      	beq.n	8000eaa <__aeabi_fdiv+0xc2>
 8000eb6:	ea40 000c 	orr.w	r0, r0, ip
 8000eba:	f093 0f00 	teq	r3, #0
 8000ebe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ec2:	bf02      	ittt	eq
 8000ec4:	0049      	lsleq	r1, r1, #1
 8000ec6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eca:	3b01      	subeq	r3, #1
 8000ecc:	d0f9      	beq.n	8000ec2 <__aeabi_fdiv+0xda>
 8000ece:	ea41 010c 	orr.w	r1, r1, ip
 8000ed2:	e795      	b.n	8000e00 <__aeabi_fdiv+0x18>
 8000ed4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed8:	ea92 0f0c 	teq	r2, ip
 8000edc:	d108      	bne.n	8000ef0 <__aeabi_fdiv+0x108>
 8000ede:	0242      	lsls	r2, r0, #9
 8000ee0:	f47f af7d 	bne.w	8000dde <__aeabi_fmul+0x15e>
 8000ee4:	ea93 0f0c 	teq	r3, ip
 8000ee8:	f47f af70 	bne.w	8000dcc <__aeabi_fmul+0x14c>
 8000eec:	4608      	mov	r0, r1
 8000eee:	e776      	b.n	8000dde <__aeabi_fmul+0x15e>
 8000ef0:	ea93 0f0c 	teq	r3, ip
 8000ef4:	d104      	bne.n	8000f00 <__aeabi_fdiv+0x118>
 8000ef6:	024b      	lsls	r3, r1, #9
 8000ef8:	f43f af4c 	beq.w	8000d94 <__aeabi_fmul+0x114>
 8000efc:	4608      	mov	r0, r1
 8000efe:	e76e      	b.n	8000dde <__aeabi_fmul+0x15e>
 8000f00:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f04:	bf18      	it	ne
 8000f06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f0a:	d1ca      	bne.n	8000ea2 <__aeabi_fdiv+0xba>
 8000f0c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f10:	f47f af5c 	bne.w	8000dcc <__aeabi_fmul+0x14c>
 8000f14:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f18:	f47f af3c 	bne.w	8000d94 <__aeabi_fmul+0x114>
 8000f1c:	e75f      	b.n	8000dde <__aeabi_fmul+0x15e>
 8000f1e:	bf00      	nop

08000f20 <__gesf2>:
 8000f20:	f04f 3cff 	mov.w	ip, #4294967295
 8000f24:	e006      	b.n	8000f34 <__cmpsf2+0x4>
 8000f26:	bf00      	nop

08000f28 <__lesf2>:
 8000f28:	f04f 0c01 	mov.w	ip, #1
 8000f2c:	e002      	b.n	8000f34 <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__cmpsf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f38:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f3c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f40:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f44:	bf18      	it	ne
 8000f46:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f4a:	d011      	beq.n	8000f70 <__cmpsf2+0x40>
 8000f4c:	b001      	add	sp, #4
 8000f4e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f52:	bf18      	it	ne
 8000f54:	ea90 0f01 	teqne	r0, r1
 8000f58:	bf58      	it	pl
 8000f5a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f5e:	bf88      	it	hi
 8000f60:	17c8      	asrhi	r0, r1, #31
 8000f62:	bf38      	it	cc
 8000f64:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f68:	bf18      	it	ne
 8000f6a:	f040 0001 	orrne.w	r0, r0, #1
 8000f6e:	4770      	bx	lr
 8000f70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f74:	d102      	bne.n	8000f7c <__cmpsf2+0x4c>
 8000f76:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f7a:	d105      	bne.n	8000f88 <__cmpsf2+0x58>
 8000f7c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f80:	d1e4      	bne.n	8000f4c <__cmpsf2+0x1c>
 8000f82:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f86:	d0e1      	beq.n	8000f4c <__cmpsf2+0x1c>
 8000f88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <__aeabi_cfrcmple>:
 8000f90:	4684      	mov	ip, r0
 8000f92:	4608      	mov	r0, r1
 8000f94:	4661      	mov	r1, ip
 8000f96:	e7ff      	b.n	8000f98 <__aeabi_cfcmpeq>

08000f98 <__aeabi_cfcmpeq>:
 8000f98:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f9a:	f7ff ffc9 	bl	8000f30 <__cmpsf2>
 8000f9e:	2800      	cmp	r0, #0
 8000fa0:	bf48      	it	mi
 8000fa2:	f110 0f00 	cmnmi.w	r0, #0
 8000fa6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fa8 <__aeabi_fcmpeq>:
 8000fa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fac:	f7ff fff4 	bl	8000f98 <__aeabi_cfcmpeq>
 8000fb0:	bf0c      	ite	eq
 8000fb2:	2001      	moveq	r0, #1
 8000fb4:	2000      	movne	r0, #0
 8000fb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fba:	bf00      	nop

08000fbc <__aeabi_fcmplt>:
 8000fbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc0:	f7ff ffea 	bl	8000f98 <__aeabi_cfcmpeq>
 8000fc4:	bf34      	ite	cc
 8000fc6:	2001      	movcc	r0, #1
 8000fc8:	2000      	movcs	r0, #0
 8000fca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fce:	bf00      	nop

08000fd0 <__aeabi_fcmple>:
 8000fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd4:	f7ff ffe0 	bl	8000f98 <__aeabi_cfcmpeq>
 8000fd8:	bf94      	ite	ls
 8000fda:	2001      	movls	r0, #1
 8000fdc:	2000      	movhi	r0, #0
 8000fde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_fcmpge>:
 8000fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe8:	f7ff ffd2 	bl	8000f90 <__aeabi_cfrcmple>
 8000fec:	bf94      	ite	ls
 8000fee:	2001      	movls	r0, #1
 8000ff0:	2000      	movhi	r0, #0
 8000ff2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff6:	bf00      	nop

08000ff8 <__aeabi_fcmpgt>:
 8000ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ffc:	f7ff ffc8 	bl	8000f90 <__aeabi_cfrcmple>
 8001000:	bf34      	ite	cc
 8001002:	2001      	movcc	r0, #1
 8001004:	2000      	movcs	r0, #0
 8001006:	f85d fb08 	ldr.w	pc, [sp], #8
 800100a:	bf00      	nop

0800100c <__aeabi_f2uiz>:
 800100c:	0042      	lsls	r2, r0, #1
 800100e:	d20e      	bcs.n	800102e <__aeabi_f2uiz+0x22>
 8001010:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001014:	d30b      	bcc.n	800102e <__aeabi_f2uiz+0x22>
 8001016:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800101a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800101e:	d409      	bmi.n	8001034 <__aeabi_f2uiz+0x28>
 8001020:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001024:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001028:	fa23 f002 	lsr.w	r0, r3, r2
 800102c:	4770      	bx	lr
 800102e:	f04f 0000 	mov.w	r0, #0
 8001032:	4770      	bx	lr
 8001034:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001038:	d101      	bne.n	800103e <__aeabi_f2uiz+0x32>
 800103a:	0242      	lsls	r2, r0, #9
 800103c:	d102      	bne.n	8001044 <__aeabi_f2uiz+0x38>
 800103e:	f04f 30ff 	mov.w	r0, #4294967295
 8001042:	4770      	bx	lr
 8001044:	f04f 0000 	mov.w	r0, #0
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <huansic_jy62_init>:
/*
 * 		Initializes the port of the IMU.
 * 		@param	himu	jy62 pending initialization
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_init(JY62_HandleTypeDef *himu) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
	// perform some necessary checks
	if (!himu)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d101      	bne.n	800105e <huansic_jy62_init+0x12>
		return IMU_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e026      	b.n	80010ac <huansic_jy62_init+0x60>

	if (!himu->huart)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <huansic_jy62_init+0x1e>
		return IMU_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e020      	b.n	80010ac <huansic_jy62_init+0x60>
	HAL_UART_Init(himu->huart);
	HAL_Delay(10);
#endif
#endif

	HAL_Delay(3);
 800106a:	2003      	movs	r0, #3
 800106c:	f002 fea6 	bl	8003dbc <HAL_Delay>

	// reset z-axis angle
	HAL_UART_Transmit(himu->huart, JY62_RESET_Z_ANGLE, 3, 10);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6818      	ldr	r0, [r3, #0]
 8001074:	230a      	movs	r3, #10
 8001076:	2203      	movs	r2, #3
 8001078:	490e      	ldr	r1, [pc, #56]	; (80010b4 <huansic_jy62_init+0x68>)
 800107a:	f006 f81b 	bl	80070b4 <HAL_UART_Transmit>

// instead, just use DMA
	himu->pending_alignment = 0;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_DMA(himu->huart, &himu->buffer[0], 33);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6818      	ldr	r0, [r3, #0]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3334      	adds	r3, #52	; 0x34
 800108e:	2221      	movs	r2, #33	; 0x21
 8001090:	4619      	mov	r1, r3
 8001092:	f006 f8d1 	bl	8007238 <HAL_UART_Receive_DMA>
	himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	681a      	ldr	r2, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f022 0204 	bic.w	r2, r2, #4
 80010a8:	601a      	str	r2, [r3, #0]

#ifdef HUANSIC_JY62_DEBUG
	himu->counter = 0;
#endif

	return IMU_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000000 	.word	0x20000000

080010b8 <huansic_jy62_dma_isr>:
/*
 * 		Handles the dma interrupts.
 * 		@param	himu	jy62 whose port has sent out the interrupt signal
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_dma_isr(JY62_HandleTypeDef *himu) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	if (!himu)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d101      	bne.n	80010ca <huansic_jy62_dma_isr+0x12>
		return IMU_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e112      	b.n	80012f0 <huansic_jy62_dma_isr+0x238>

	uint8_t temp8, i, i11;

	for (i = 0, i11 = 0; i < 3; i++, i11 += 11) {
 80010ca:	2300      	movs	r3, #0
 80010cc:	73fb      	strb	r3, [r7, #15]
 80010ce:	2300      	movs	r3, #0
 80010d0:	73bb      	strb	r3, [r7, #14]
 80010d2:	e0ed      	b.n	80012b0 <huansic_jy62_dma_isr+0x1f8>
		if (himu->buffer[0 + i11] != HUANSIC_JY62_HEADER) {		// header mis-aligned
 80010d4:	7bbb      	ldrb	r3, [r7, #14]
 80010d6:	687a      	ldr	r2, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80010de:	2b55      	cmp	r3, #85	; 0x55
 80010e0:	d01c      	beq.n	800111c <huansic_jy62_dma_isr+0x64>
			himu->pending_alignment = 1;		// enter aligning mode if not already
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2201      	movs	r2, #1
 80010e6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6818      	ldr	r0, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3334      	adds	r3, #52	; 0x34
 80010f2:	2201      	movs	r2, #1
 80010f4:	4619      	mov	r1, r3
 80010f6:	f006 f86f 	bl	80071d8 <HAL_UART_Receive_IT>
			if (i) {
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d00b      	beq.n	8001118 <huansic_jy62_dma_isr+0x60>
				__huansic_jy62_decode_temp(himu, i - 1);
 8001100:	7bfb      	ldrb	r3, [r7, #15]
 8001102:	3b01      	subs	r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	4619      	mov	r1, r3
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f000 fa69 	bl	80015e0 <__huansic_jy62_decode_temp>
				himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 800110e:	f002 fe4b 	bl	8003da8 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	631a      	str	r2, [r3, #48]	; 0x30
			}
			return IMU_HEADER_ERROR;
 8001118:	2305      	movs	r3, #5
 800111a:	e0e9      	b.n	80012f0 <huansic_jy62_dma_isr+0x238>
		} else {
			// check sum
			temp8 = himu->buffer[0 + i11];
 800111c:	7bbb      	ldrb	r3, [r7, #14]
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001126:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[1 + i11];
 8001128:	7bbb      	ldrb	r3, [r7, #14]
 800112a:	3301      	adds	r3, #1
 800112c:	687a      	ldr	r2, [r7, #4]
 800112e:	4413      	add	r3, r2
 8001130:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001134:	7b7b      	ldrb	r3, [r7, #13]
 8001136:	4413      	add	r3, r2
 8001138:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[2 + i11];
 800113a:	7bbb      	ldrb	r3, [r7, #14]
 800113c:	3302      	adds	r3, #2
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001146:	7b7b      	ldrb	r3, [r7, #13]
 8001148:	4413      	add	r3, r2
 800114a:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[3 + i11];
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	3303      	adds	r3, #3
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	4413      	add	r3, r2
 8001154:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 8001158:	7b7b      	ldrb	r3, [r7, #13]
 800115a:	4413      	add	r3, r2
 800115c:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[4 + i11];
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	3304      	adds	r3, #4
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800116a:	7b7b      	ldrb	r3, [r7, #13]
 800116c:	4413      	add	r3, r2
 800116e:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[5 + i11];
 8001170:	7bbb      	ldrb	r3, [r7, #14]
 8001172:	3305      	adds	r3, #5
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800117c:	7b7b      	ldrb	r3, [r7, #13]
 800117e:	4413      	add	r3, r2
 8001180:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[6 + i11];
 8001182:	7bbb      	ldrb	r3, [r7, #14]
 8001184:	3306      	adds	r3, #6
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 800118e:	7b7b      	ldrb	r3, [r7, #13]
 8001190:	4413      	add	r3, r2
 8001192:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[7 + i11];
 8001194:	7bbb      	ldrb	r3, [r7, #14]
 8001196:	3307      	adds	r3, #7
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	4413      	add	r3, r2
 800119c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80011a0:	7b7b      	ldrb	r3, [r7, #13]
 80011a2:	4413      	add	r3, r2
 80011a4:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[8 + i11];
 80011a6:	7bbb      	ldrb	r3, [r7, #14]
 80011a8:	3308      	adds	r3, #8
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80011b2:	7b7b      	ldrb	r3, [r7, #13]
 80011b4:	4413      	add	r3, r2
 80011b6:	737b      	strb	r3, [r7, #13]
			temp8 += himu->buffer[9 + i11];
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	3309      	adds	r3, #9
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	4413      	add	r3, r2
 80011c0:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 80011c4:	7b7b      	ldrb	r3, [r7, #13]
 80011c6:	4413      	add	r3, r2
 80011c8:	737b      	strb	r3, [r7, #13]

			if (temp8 != himu->buffer[10 + i11]) {		// check
 80011ca:	7bbb      	ldrb	r3, [r7, #14]
 80011cc:	330a      	adds	r3, #10
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80011d6:	7b7a      	ldrb	r2, [r7, #13]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d01c      	beq.n	8001216 <huansic_jy62_dma_isr+0x15e>
				himu->pending_alignment = 1;		// enter aligning mode if not already
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
				HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6818      	ldr	r0, [r3, #0]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3334      	adds	r3, #52	; 0x34
 80011ec:	2201      	movs	r2, #1
 80011ee:	4619      	mov	r1, r3
 80011f0:	f005 fff2 	bl	80071d8 <HAL_UART_Receive_IT>
				if (i) {
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d00b      	beq.n	8001212 <huansic_jy62_dma_isr+0x15a>
					__huansic_jy62_decode_temp(himu, i - 1);
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	4619      	mov	r1, r3
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f000 f9ec 	bl	80015e0 <__huansic_jy62_decode_temp>
					himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 8001208:	f002 fdce 	bl	8003da8 <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	631a      	str	r2, [r3, #48]	; 0x30
				}
				return IMU_SUM_ERROR;
 8001212:	2304      	movs	r3, #4
 8001214:	e06c      	b.n	80012f0 <huansic_jy62_dma_isr+0x238>
			}

			if (himu->buffer[1 + i11] == HUANSIC_JY62_ACCEL) 		// then decode
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	3301      	adds	r3, #1
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001222:	2b51      	cmp	r3, #81	; 0x51
 8001224:	d105      	bne.n	8001232 <huansic_jy62_dma_isr+0x17a>
				__huansic_jy62_decode_accel(himu, i);
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f8c4 	bl	80013b8 <__huansic_jy62_decode_accel>
 8001230:	e038      	b.n	80012a4 <huansic_jy62_dma_isr+0x1ec>
			else if (himu->buffer[1 + i11] == HUANSIC_JY62_OMEGA)
 8001232:	7bbb      	ldrb	r3, [r7, #14]
 8001234:	3301      	adds	r3, #1
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	4413      	add	r3, r2
 800123a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800123e:	2b52      	cmp	r3, #82	; 0x52
 8001240:	d105      	bne.n	800124e <huansic_jy62_dma_isr+0x196>
				__huansic_jy62_decode_omega(himu, i);
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	4619      	mov	r1, r3
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f000 f920 	bl	800148c <__huansic_jy62_decode_omega>
 800124c:	e02a      	b.n	80012a4 <huansic_jy62_dma_isr+0x1ec>
			else if (himu->buffer[1 + i11] == HUANSIC_JY62_THETA)
 800124e:	7bbb      	ldrb	r3, [r7, #14]
 8001250:	3301      	adds	r3, #1
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800125a:	2b53      	cmp	r3, #83	; 0x53
 800125c:	d105      	bne.n	800126a <huansic_jy62_dma_isr+0x1b2>
				__huansic_jy62_decode_theta(himu, i);
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	4619      	mov	r1, r3
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 f966 	bl	8001534 <__huansic_jy62_decode_theta>
 8001268:	e01c      	b.n	80012a4 <huansic_jy62_dma_isr+0x1ec>
			else {
				himu->pending_alignment = 1;		// enter aligning mode if not already
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2201      	movs	r2, #1
 800126e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
				HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3334      	adds	r3, #52	; 0x34
 800127a:	2201      	movs	r2, #1
 800127c:	4619      	mov	r1, r3
 800127e:	f005 ffab 	bl	80071d8 <HAL_UART_Receive_IT>
				if (i) {
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d00b      	beq.n	80012a0 <huansic_jy62_dma_isr+0x1e8>
					__huansic_jy62_decode_temp(himu, i - 1);
 8001288:	7bfb      	ldrb	r3, [r7, #15]
 800128a:	3b01      	subs	r3, #1
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4619      	mov	r1, r3
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f000 f9a5 	bl	80015e0 <__huansic_jy62_decode_temp>
					himu->lastUpdated = HAL_GetTick();		// record if there has been a valid one
 8001296:	f002 fd87 	bl	8003da8 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	631a      	str	r2, [r3, #48]	; 0x30
				}
				return IMU_PID_ERROR;
 80012a0:	2306      	movs	r3, #6
 80012a2:	e025      	b.n	80012f0 <huansic_jy62_dma_isr+0x238>
	for (i = 0, i11 = 0; i < 3; i++, i11 += 11) {
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	3301      	adds	r3, #1
 80012a8:	73fb      	strb	r3, [r7, #15]
 80012aa:	7bbb      	ldrb	r3, [r7, #14]
 80012ac:	330b      	adds	r3, #11
 80012ae:	73bb      	strb	r3, [r7, #14]
 80012b0:	7bfb      	ldrb	r3, [r7, #15]
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	f67f af0e 	bls.w	80010d4 <huansic_jy62_dma_isr+0x1c>
		}

	}

	// it should only reach this point if the package is fully valid
	himu->lastUpdated = HAL_GetTick();
 80012b8:	f002 fd76 	bl	8003da8 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	631a      	str	r2, [r3, #48]	; 0x30
	__huansic_jy62_decode_temp(himu, 2);
 80012c2:	2102      	movs	r1, #2
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 f98b 	bl	80015e0 <__huansic_jy62_decode_temp>
	// start to receive the next package
	HAL_UART_Receive_DMA(himu->huart, &himu->buffer[0], 33);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6818      	ldr	r0, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	3334      	adds	r3, #52	; 0x34
 80012d2:	2221      	movs	r2, #33	; 0x21
 80012d4:	4619      	mov	r1, r3
 80012d6:	f005 ffaf 	bl	8007238 <HAL_UART_Receive_DMA>
	himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f022 0204 	bic.w	r2, r2, #4
 80012ec:	601a      	str	r2, [r3, #0]
#ifdef HUANSIC_JY62_DEBUG
	himu->counter++;
	HAL_GPIO_WritePin(himu->port, himu->pin, himu->counter & (1 << 5));
#endif

	return IMU_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <huansic_jy62_isr>:
/*
 * 		Handles the interrupts.
 * 		@param	himu	jy62 whose port has sent out the interrupt signal
 * 		@retval	enum IMU_STATUS
 */
enum IMU_STATUS huansic_jy62_isr(JY62_HandleTypeDef *himu) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	if (!himu)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d101      	bne.n	800130a <huansic_jy62_isr+0x12>
		return IMU_ERROR;
 8001306:	2301      	movs	r3, #1
 8001308:	e029      	b.n	800135e <huansic_jy62_isr+0x66>

	if (himu->buffer[0] != HUANSIC_JY62_HEADER) {		// header mis-aligned
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001310:	2b55      	cmp	r3, #85	; 0x55
 8001312:	d00d      	beq.n	8001330 <huansic_jy62_isr+0x38>
		himu->pending_alignment = 1;		// enter aligning mode if not already
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2201      	movs	r2, #1
 8001318:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);		// check next byte
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3334      	adds	r3, #52	; 0x34
 8001324:	2201      	movs	r2, #1
 8001326:	4619      	mov	r1, r3
 8001328:	f005 ff56 	bl	80071d8 <HAL_UART_Receive_IT>
		return IMU_HEADER_ERROR;
 800132c:	2305      	movs	r3, #5
 800132e:	e016      	b.n	800135e <huansic_jy62_isr+0x66>
	} else {
		// header just aligned
		himu->pending_alignment = 0;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		HAL_UART_Receive_DMA(himu->huart, &himu->buffer[1], 32);		// receive the rest
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6818      	ldr	r0, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3335      	adds	r3, #53	; 0x35
 8001340:	2220      	movs	r2, #32
 8001342:	4619      	mov	r1, r3
 8001344:	f005 ff78 	bl	8007238 <HAL_UART_Receive_DMA>
		himu->hdma->Instance->CCR &= ~DMA_IT_HT;		// disable half transfer interrupt
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f022 0204 	bic.w	r2, r2, #4
 800135a:	601a      	str	r2, [r3, #0]
		return IMU_OK;
 800135c:	2300      	movs	r3, #0
	}
}
 800135e:	4618      	mov	r0, r3
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <huansic_jy62_dma_error>:
/*
 * 		Handles the dma errors.
 * 		@param	himu	jy62 whose port has sent out the error
 * 		@retval	enum IMU_STATUS
 */
void huansic_jy62_dma_error(JY62_HandleTypeDef *himu){
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
	// nothing much to do with error
	himu->pending_alignment = 1;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2201      	movs	r2, #1
 8001372:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	3334      	adds	r3, #52	; 0x34
 800137e:	2201      	movs	r2, #1
 8001380:	4619      	mov	r1, r3
 8001382:	f005 ff29 	bl	80071d8 <HAL_UART_Receive_IT>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <huansic_jy62_error>:
/*
 * 		Handles the errors.
 * 		@param	himu	jy62 whose port has sent out the error
 * 		@retval	enum IMU_STATUS
 */
void huansic_jy62_error(JY62_HandleTypeDef *himu){
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
	// nothing much to do with error
	himu->pending_alignment = 1;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	HAL_UART_Receive_IT(himu->huart, &himu->buffer[0], 1);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6818      	ldr	r0, [r3, #0]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	3334      	adds	r3, #52	; 0x34
 80013a6:	2201      	movs	r2, #1
 80013a8:	4619      	mov	r1, r3
 80013aa:	f005 ff15 	bl	80071d8 <HAL_UART_Receive_IT>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <__huansic_jy62_decode_accel>:

/***************	functions used by the library; not visible to users		***************/

static inline void __huansic_jy62_decode_accel(JY62_HandleTypeDef *himu, uint8_t location) {
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 80013c4:	2300      	movs	r3, #0
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	e050      	b.n	800146c <__huansic_jy62_decode_accel+0xb4>
		temp = himu->buffer[3 + 2 * i + location * 11];
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	1cd9      	adds	r1, r3, #3
 80013d0:	78fa      	ldrb	r2, [r7, #3]
 80013d2:	4613      	mov	r3, r2
 80013d4:	009b      	lsls	r3, r3, #2
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	4413      	add	r3, r2
 80013dc:	440b      	add	r3, r1
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	4413      	add	r3, r2
 80013e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80013e6:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 80013e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80013ec:	021b      	lsls	r3, r3, #8
 80013ee:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[2 + 2 * i + location * 11];
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	3301      	adds	r3, #1
 80013f4:	0059      	lsls	r1, r3, #1
 80013f6:	78fa      	ldrb	r2, [r7, #3]
 80013f8:	4613      	mov	r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	4413      	add	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	440b      	add	r3, r1
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800140c:	b21a      	sxth	r2, r3
 800140e:	89bb      	ldrh	r3, [r7, #12]
 8001410:	4313      	orrs	r3, r2
 8001412:	81bb      	strh	r3, [r7, #12]
		himu->accel[i] = (float) temp * 16 * 9.8 / 32768;
 8001414:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fbdd 	bl	8000bd8 <__aeabi_i2f>
 800141e:	4603      	mov	r3, r0
 8001420:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff fc2b 	bl	8000c80 <__aeabi_fmul>
 800142a:	4603      	mov	r3, r0
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f85f 	bl	80004f0 <__aeabi_f2d>
 8001432:	a313      	add	r3, pc, #76	; (adr r3, 8001480 <__huansic_jy62_decode_accel+0xc8>)
 8001434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001438:	f7ff f8b2 	bl	80005a0 <__aeabi_dmul>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <__huansic_jy62_decode_accel+0xd0>)
 800144a:	f7ff f9d3 	bl	80007f4 <__aeabi_ddiv>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	7bfc      	ldrb	r4, [r7, #15]
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	f7ff fab4 	bl	80009c4 <__aeabi_d2f>
 800145c:	4601      	mov	r1, r0
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	1ca2      	adds	r2, r4, #2
 8001462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < 3; i++) {
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	3301      	adds	r3, #1
 800146a:	73fb      	strb	r3, [r7, #15]
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d9ab      	bls.n	80013ca <__huansic_jy62_decode_accel+0x12>
	}
}
 8001472:	bf00      	nop
 8001474:	bf00      	nop
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bd90      	pop	{r4, r7, pc}
 800147c:	f3af 8000 	nop.w
 8001480:	9999999a 	.word	0x9999999a
 8001484:	40239999 	.word	0x40239999
 8001488:	40e00000 	.word	0x40e00000

0800148c <__huansic_jy62_decode_omega>:

static inline void __huansic_jy62_decode_omega(JY62_HandleTypeDef *himu, uint8_t location) {
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 8001498:	2300      	movs	r3, #0
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	e03f      	b.n	800151e <__huansic_jy62_decode_omega+0x92>
		temp = himu->buffer[3 + 2 * i + location * 11];
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	1cd9      	adds	r1, r3, #3
 80014a4:	78fa      	ldrb	r2, [r7, #3]
 80014a6:	4613      	mov	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4413      	add	r3, r2
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	440b      	add	r3, r1
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	4413      	add	r3, r2
 80014b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80014ba:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 80014bc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014c0:	021b      	lsls	r3, r3, #8
 80014c2:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[2 + 2 * i + location * 11];
 80014c4:	7bfb      	ldrb	r3, [r7, #15]
 80014c6:	3301      	adds	r3, #1
 80014c8:	0059      	lsls	r1, r3, #1
 80014ca:	78fa      	ldrb	r2, [r7, #3]
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	4413      	add	r3, r2
 80014d6:	440b      	add	r3, r1
 80014d8:	687a      	ldr	r2, [r7, #4]
 80014da:	4413      	add	r3, r2
 80014dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	89bb      	ldrh	r3, [r7, #12]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	81bb      	strh	r3, [r7, #12]
		himu->omega[i] = (float) temp * 2000 / 32768;
 80014e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fb73 	bl	8000bd8 <__aeabi_i2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	490e      	ldr	r1, [pc, #56]	; (8001530 <__huansic_jy62_decode_omega+0xa4>)
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff fbc2 	bl	8000c80 <__aeabi_fmul>
 80014fc:	4603      	mov	r3, r0
 80014fe:	7bfc      	ldrb	r4, [r7, #15]
 8001500:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff fc6f 	bl	8000de8 <__aeabi_fdiv>
 800150a:	4603      	mov	r3, r0
 800150c:	4619      	mov	r1, r3
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	1d23      	adds	r3, r4, #4
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	6059      	str	r1, [r3, #4]
	for (i = 0; i < 3; i++) {
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	3301      	adds	r3, #1
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d9bc      	bls.n	800149e <__huansic_jy62_decode_omega+0x12>
	}
}
 8001524:	bf00      	nop
 8001526:	bf00      	nop
 8001528:	3714      	adds	r7, #20
 800152a:	46bd      	mov	sp, r7
 800152c:	bd90      	pop	{r4, r7, pc}
 800152e:	bf00      	nop
 8001530:	44fa0000 	.word	0x44fa0000

08001534 <__huansic_jy62_decode_theta>:

static inline void __huansic_jy62_decode_theta(JY62_HandleTypeDef *himu, uint8_t location) {
 8001534:	b590      	push	{r4, r7, lr}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
	int16_t temp;
	uint8_t i;
	for (i = 0; i < 3; i++) {
 8001540:	2300      	movs	r3, #0
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e03f      	b.n	80015c6 <__huansic_jy62_decode_theta+0x92>
		temp = himu->buffer[3 + 2 * i + location * 11];
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	1cd9      	adds	r1, r3, #3
 800154c:	78fa      	ldrb	r2, [r7, #3]
 800154e:	4613      	mov	r3, r2
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	4413      	add	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	440b      	add	r3, r1
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001562:	81bb      	strh	r3, [r7, #12]
		temp <<= 8;
 8001564:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	81bb      	strh	r3, [r7, #12]
		temp |= himu->buffer[2 + 2 * i + location * 11];
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	3301      	adds	r3, #1
 8001570:	0059      	lsls	r1, r3, #1
 8001572:	78fa      	ldrb	r2, [r7, #3]
 8001574:	4613      	mov	r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	440b      	add	r3, r1
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4413      	add	r3, r2
 8001584:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001588:	b21a      	sxth	r2, r3
 800158a:	89bb      	ldrh	r3, [r7, #12]
 800158c:	4313      	orrs	r3, r2
 800158e:	81bb      	strh	r3, [r7, #12]
		himu->theta[i] = (float) temp * 180 / 32768;
 8001590:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fb1f 	bl	8000bd8 <__aeabi_i2f>
 800159a:	4603      	mov	r3, r0
 800159c:	490e      	ldr	r1, [pc, #56]	; (80015d8 <__huansic_jy62_decode_theta+0xa4>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fb6e 	bl	8000c80 <__aeabi_fmul>
 80015a4:	4603      	mov	r3, r0
 80015a6:	7bfc      	ldrb	r4, [r7, #15]
 80015a8:	f04f 418e 	mov.w	r1, #1191182336	; 0x47000000
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fc1b 	bl	8000de8 <__aeabi_fdiv>
 80015b2:	4603      	mov	r3, r0
 80015b4:	4619      	mov	r1, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f104 0208 	add.w	r2, r4, #8
 80015bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < 3; i++) {
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	3301      	adds	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d9bc      	bls.n	8001546 <__huansic_jy62_decode_theta+0x12>
	}
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd90      	pop	{r4, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	43340000 	.word	0x43340000
 80015dc:	00000000 	.word	0x00000000

080015e0 <__huansic_jy62_decode_temp>:

static inline void __huansic_jy62_decode_temp(JY62_HandleTypeDef *himu, uint8_t location) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	70fb      	strb	r3, [r7, #3]
	int16_t temp;

	temp = himu->buffer[8 + location * 11];
 80015ec:	78fa      	ldrb	r2, [r7, #3]
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	3308      	adds	r3, #8
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001602:	81fb      	strh	r3, [r7, #14]
	temp <<= 8;
 8001604:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	81fb      	strh	r3, [r7, #14]
	temp |= himu->buffer[9 + location * 11];
 800160c:	78fa      	ldrb	r2, [r7, #3]
 800160e:	4613      	mov	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4413      	add	r3, r2
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	3309      	adds	r3, #9
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001622:	b21a      	sxth	r2, r3
 8001624:	89fb      	ldrh	r3, [r7, #14]
 8001626:	4313      	orrs	r3, r2
 8001628:	81fb      	strh	r3, [r7, #14]
	himu->temperature = (float) temp / 340 + 36.53;
 800162a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fad2 	bl	8000bd8 <__aeabi_i2f>
 8001634:	4603      	mov	r3, r0
 8001636:	4910      	ldr	r1, [pc, #64]	; (8001678 <__huansic_jy62_decode_temp+0x98>)
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fbd5 	bl	8000de8 <__aeabi_fdiv>
 800163e:	4603      	mov	r3, r0
 8001640:	4618      	mov	r0, r3
 8001642:	f7fe ff55 	bl	80004f0 <__aeabi_f2d>
 8001646:	a30a      	add	r3, pc, #40	; (adr r3, 8001670 <__huansic_jy62_decode_temp+0x90>)
 8001648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164c:	f7fe fdf2 	bl	8000234 <__adddf3>
 8001650:	4602      	mov	r2, r0
 8001652:	460b      	mov	r3, r1
 8001654:	4610      	mov	r0, r2
 8001656:	4619      	mov	r1, r3
 8001658:	f7ff f9b4 	bl	80009c4 <__aeabi_d2f>
 800165c:	4602      	mov	r2, r0
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001662:	bf00      	nop
 8001664:	3710      	adds	r7, #16
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	f3af 8000 	nop.w
 8001670:	0a3d70a4 	.word	0x0a3d70a4
 8001674:	404243d7 	.word	0x404243d7
 8001678:	43aa0000 	.word	0x43aa0000

0800167c <custom_order_free_fault>:

__weak void custom_path_free_fault(Path *ptr) {

}

__weak void custom_order_free_fault(Order *ptr) {
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]

}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr
	...

08001690 <huansic_order_new>:
		orderBuffers[i].id = -1;
	for (i = 0; i < 5; i++)
		delivering[i] = &orderBuffers[i];		// give it some default value
}

Order* huansic_order_new(int8_t id) {
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	4603      	mov	r3, r0
 8001698:	71fb      	strb	r3, [r7, #7]
	if (id == -1)
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a2:	d101      	bne.n	80016a8 <huansic_order_new+0x18>
		return 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	e046      	b.n	8001736 <huansic_order_new+0xa6>

	uint8_t i;

	// find duplicates
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	e017      	b.n	80016de <huansic_order_new+0x4e>
		if (orderBuffers[i].id == id)
 80016ae:	7bfa      	ldrb	r2, [r7, #15]
 80016b0:	4923      	ldr	r1, [pc, #140]	; (8001740 <huansic_order_new+0xb0>)
 80016b2:	4613      	mov	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	3310      	adds	r3, #16
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d107      	bne.n	80016d8 <huansic_order_new+0x48>
			return &orderBuffers[i];
 80016c8:	7bfa      	ldrb	r2, [r7, #15]
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <huansic_order_new+0xb0>)
 80016d4:	4413      	add	r3, r2
 80016d6:	e02e      	b.n	8001736 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	3301      	adds	r3, #1
 80016dc:	73fb      	strb	r3, [r7, #15]
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	2b3b      	cmp	r3, #59	; 0x3b
 80016e2:	d9e4      	bls.n	80016ae <huansic_order_new+0x1e>
	}

	// find spares
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	e021      	b.n	800172e <huansic_order_new+0x9e>
		if (orderBuffers[i].id == -1) {
 80016ea:	7bfa      	ldrb	r2, [r7, #15]
 80016ec:	4914      	ldr	r1, [pc, #80]	; (8001740 <huansic_order_new+0xb0>)
 80016ee:	4613      	mov	r3, r2
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	4413      	add	r3, r2
 80016f4:	00db      	lsls	r3, r3, #3
 80016f6:	440b      	add	r3, r1
 80016f8:	3310      	adds	r3, #16
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001700:	d112      	bne.n	8001728 <huansic_order_new+0x98>
			orderBuffers[i].id = id;
 8001702:	7bfa      	ldrb	r2, [r7, #15]
 8001704:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001708:	480d      	ldr	r0, [pc, #52]	; (8001740 <huansic_order_new+0xb0>)
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	00db      	lsls	r3, r3, #3
 8001712:	4403      	add	r3, r0
 8001714:	3310      	adds	r3, #16
 8001716:	6019      	str	r1, [r3, #0]
			return &orderBuffers[i];
 8001718:	7bfa      	ldrb	r2, [r7, #15]
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	4a07      	ldr	r2, [pc, #28]	; (8001740 <huansic_order_new+0xb0>)
 8001724:	4413      	add	r3, r2
 8001726:	e006      	b.n	8001736 <huansic_order_new+0xa6>
	for (i = 0; i < HUANSIC_ORDER_PREMALLOC_SIZE; i++) {
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	3301      	adds	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	2b3b      	cmp	r3, #59	; 0x3b
 8001732:	d9da      	bls.n	80016ea <huansic_order_new+0x5a>
		}
	}

	return 0;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr
 8001740:	20000090 	.word	0x20000090

08001744 <huansic_order_delete>:

void huansic_order_delete(Order *ptr) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	if (ptr->id == -1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001754:	d103      	bne.n	800175e <huansic_order_delete+0x1a>
		custom_order_free_fault(ptr);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff90 	bl	800167c <custom_order_free_fault>
	else
		ptr->id = -1;		// simple as is
}
 800175c:	e003      	b.n	8001766 <huansic_order_delete+0x22>
		ptr->id = -1;		// simple as is
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f04f 32ff 	mov.w	r2, #4294967295
 8001764:	611a      	str	r2, [r3, #16]
}
 8001766:	bf00      	nop
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <huansic_motor_init>:
 *      Author: Zonghuan Wu
 */

#include "huansic_motorlib.h"

void huansic_motor_init(Motor_HandleTypeDef *hmotor) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	// checking some stuff
	assert(hmotor->counter);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d105      	bne.n	800178c <huansic_motor_init+0x1c>
 8001780:	4b55      	ldr	r3, [pc, #340]	; (80018d8 <huansic_motor_init+0x168>)
 8001782:	4a56      	ldr	r2, [pc, #344]	; (80018dc <huansic_motor_init+0x16c>)
 8001784:	210c      	movs	r1, #12
 8001786:	4856      	ldr	r0, [pc, #344]	; (80018e0 <huansic_motor_init+0x170>)
 8001788:	f006 fad8 	bl	8007d3c <__assert_func>
	assert(hmotor->posTimer);	// the negative channel CAN be NULL
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d105      	bne.n	80017a0 <huansic_motor_init+0x30>
 8001794:	4b53      	ldr	r3, [pc, #332]	; (80018e4 <huansic_motor_init+0x174>)
 8001796:	4a51      	ldr	r2, [pc, #324]	; (80018dc <huansic_motor_init+0x16c>)
 8001798:	210d      	movs	r1, #13
 800179a:	4851      	ldr	r0, [pc, #324]	; (80018e0 <huansic_motor_init+0x170>)
 800179c:	f006 face 	bl	8007d3c <__assert_func>
	assert(hmotor->dt);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	f04f 0100 	mov.w	r1, #0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fbfd 	bl	8000fa8 <__aeabi_fcmpeq>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d005      	beq.n	80017c0 <huansic_motor_init+0x50>
 80017b4:	4b4c      	ldr	r3, [pc, #304]	; (80018e8 <huansic_motor_init+0x178>)
 80017b6:	4a49      	ldr	r2, [pc, #292]	; (80018dc <huansic_motor_init+0x16c>)
 80017b8:	210e      	movs	r1, #14
 80017ba:	4849      	ldr	r0, [pc, #292]	; (80018e0 <huansic_motor_init+0x170>)
 80017bc:	f006 fabe 	bl	8007d3c <__assert_func>

	// initialize
	hmotor->lastTick = 0;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2200      	movs	r2, #0
 80017c4:	84da      	strh	r2, [r3, #38]	; 0x26
	hmotor->lastError = 0;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	629a      	str	r2, [r3, #40]	; 0x28
	hmotor->lastSpeed = 0;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	62da      	str	r2, [r3, #44]	; 0x2c
	hmotor->last5Speed = 0;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	631a      	str	r2, [r3, #48]	; 0x30
	hmotor->sumError = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	635a      	str	r2, [r3, #52]	; 0x34
	hmotor->goalSpeed = 0;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	639a      	str	r2, [r3, #56]	; 0x38
	hmotor->counter->Instance->CNT = 0;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24

	// shut down the motor for now

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d105      	bne.n	800180c <huansic_motor_init+0x9c>
		hmotor->posTimer->Instance->CCR1 = 0;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2200      	movs	r2, #0
 8001808:	635a      	str	r2, [r3, #52]	; 0x34
 800180a:	e01c      	b.n	8001846 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	2b04      	cmp	r3, #4
 8001812:	d105      	bne.n	8001820 <huansic_motor_init+0xb0>
		hmotor->posTimer->Instance->CCR2 = 0;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2200      	movs	r2, #0
 800181c:	639a      	str	r2, [r3, #56]	; 0x38
 800181e:	e012      	b.n	8001846 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	2b08      	cmp	r3, #8
 8001826:	d105      	bne.n	8001834 <huansic_motor_init+0xc4>
		hmotor->posTimer->Instance->CCR3 = 0;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2200      	movs	r2, #0
 8001830:	63da      	str	r2, [r3, #60]	; 0x3c
 8001832:	e008      	b.n	8001846 <huansic_motor_init+0xd6>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2b0c      	cmp	r3, #12
 800183a:	d104      	bne.n	8001846 <huansic_motor_init+0xd6>
		hmotor->posTimer->Instance->CCR4 = 0;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2200      	movs	r2, #0
 8001844:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d026      	beq.n	800189c <huansic_motor_init+0x12c>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d105      	bne.n	8001862 <huansic_motor_init+0xf2>
			hmotor->negTimer->Instance->CCR1 = 0;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2200      	movs	r2, #0
 800185e:	635a      	str	r2, [r3, #52]	; 0x34
 8001860:	e01c      	b.n	800189c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	691b      	ldr	r3, [r3, #16]
 8001866:	2b04      	cmp	r3, #4
 8001868:	d105      	bne.n	8001876 <huansic_motor_init+0x106>
			hmotor->negTimer->Instance->CCR2 = 0;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2200      	movs	r2, #0
 8001872:	639a      	str	r2, [r3, #56]	; 0x38
 8001874:	e012      	b.n	800189c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	2b08      	cmp	r3, #8
 800187c:	d105      	bne.n	800188a <huansic_motor_init+0x11a>
			hmotor->negTimer->Instance->CCR3 = 0;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2200      	movs	r2, #0
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
 8001888:	e008      	b.n	800189c <huansic_motor_init+0x12c>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	2b0c      	cmp	r3, #12
 8001890:	d104      	bne.n	800189c <huansic_motor_init+0x12c>
			hmotor->negTimer->Instance->CCR4 = 0;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2200      	movs	r2, #0
 800189a:	641a      	str	r2, [r3, #64]	; 0x40
		else
			;
	}
	// and start the counter and timer
	HAL_TIM_Encoder_Start(hmotor->counter, TIM_CHANNEL_ALL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	213c      	movs	r1, #60	; 0x3c
 80018a2:	4618      	mov	r0, r3
 80018a4:	f004 fcc4 	bl	8006230 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(hmotor->posTimer, hmotor->pos_channel);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	4619      	mov	r1, r3
 80018b2:	4610      	mov	r0, r2
 80018b4:	f004 fb60 	bl	8005f78 <HAL_TIM_PWM_Start>
	if (hmotor->negTimer)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d007      	beq.n	80018d0 <huansic_motor_init+0x160>
		HAL_TIM_PWM_Start(hmotor->negTimer, hmotor->neg_channel);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	4619      	mov	r1, r3
 80018ca:	4610      	mov	r0, r2
 80018cc:	f004 fb54 	bl	8005f78 <HAL_TIM_PWM_Start>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	08008df4 	.word	0x08008df4
 80018dc:	08008e5c 	.word	0x08008e5c
 80018e0:	08008e04 	.word	0x08008e04
 80018e4:	08008e24 	.word	0x08008e24
 80018e8:	08008e38 	.word	0x08008e38

080018ec <huansic_motor_pid>:

void huansic_motor_pid(Motor_HandleTypeDef *hmotor) {
 80018ec:	b590      	push	{r4, r7, lr}
 80018ee:	b087      	sub	sp, #28
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	int16_t newTick = 0x0FFFF & hmotor->counter->Instance->CNT;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fc:	82fb      	strh	r3, [r7, #22]
	if (hmotor->encoderInverted)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <huansic_motor_pid+0x24>
		newTick = -newTick;
 8001908:	8afb      	ldrh	r3, [r7, #22]
 800190a:	425b      	negs	r3, r3
 800190c:	b29b      	uxth	r3, r3
 800190e:	82fb      	strh	r3, [r7, #22]
	int16_t diffTick = newTick - hmotor->lastTick;
 8001910:	8afa      	ldrh	r2, [r7, #22]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	b29b      	uxth	r3, r3
 800191a:	82bb      	strh	r3, [r7, #20]

	hmotor->lastTick = newTick;
 800191c:	8afa      	ldrh	r2, [r7, #22]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	84da      	strh	r2, [r3, #38]	; 0x26

	hmotor->lastSpeed = (float) diffTick / hmotor->dt;
 8001922:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff f956 	bl	8000bd8 <__aeabi_i2f>
 800192c:	4602      	mov	r2, r0
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a1b      	ldr	r3, [r3, #32]
 8001932:	4619      	mov	r1, r3
 8001934:	4610      	mov	r0, r2
 8001936:	f7ff fa57 	bl	8000de8 <__aeabi_fdiv>
 800193a:	4603      	mov	r3, r0
 800193c:	461a      	mov	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	62da      	str	r2, [r3, #44]	; 0x2c
	//hmotor->last5Speed = (4.0 * hmotor->last5Speed + hmotor->lastSpeed) / 5.0;

	// Derivative
	float dError = hmotor->lastError - (hmotor->goalSpeed - hmotor->lastSpeed);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194e:	4619      	mov	r1, r3
 8001950:	4610      	mov	r0, r2
 8001952:	f7ff f88b 	bl	8000a6c <__aeabi_fsub>
 8001956:	4603      	mov	r3, r0
 8001958:	4619      	mov	r1, r3
 800195a:	4620      	mov	r0, r4
 800195c:	f7ff f886 	bl	8000a6c <__aeabi_fsub>
 8001960:	4603      	mov	r3, r0
 8001962:	613b      	str	r3, [r7, #16]

	// Proportional
	hmotor->lastError = hmotor->goalSpeed - hmotor->lastSpeed;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f7ff f87c 	bl	8000a6c <__aeabi_fsub>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	629a      	str	r2, [r3, #40]	; 0x28

	// Integral
	hmotor->sumError += hmotor->lastError;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001984:	4619      	mov	r1, r3
 8001986:	4610      	mov	r0, r2
 8001988:	f7ff f872 	bl	8000a70 <__addsf3>
 800198c:	4603      	mov	r3, r0
 800198e:	461a      	mov	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	635a      	str	r2, [r3, #52]	; 0x34

	// calculate and constrain the duty cycle
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	695a      	ldr	r2, [r3, #20]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199c:	4619      	mov	r1, r3
 800199e:	4610      	mov	r0, r2
 80019a0:	f7ff f96e 	bl	8000c80 <__aeabi_fmul>
 80019a4:	4603      	mov	r3, r0
 80019a6:	461c      	mov	r4, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	699a      	ldr	r2, [r3, #24]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b0:	4619      	mov	r1, r3
 80019b2:	4610      	mov	r0, r2
 80019b4:	f7ff f964 	bl	8000c80 <__aeabi_fmul>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4619      	mov	r1, r3
 80019bc:	4620      	mov	r0, r4
 80019be:	f7ff f857 	bl	8000a70 <__addsf3>
 80019c2:	4603      	mov	r3, r0
 80019c4:	461c      	mov	r4, r3
			+ hmotor->kd * dError;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	6939      	ldr	r1, [r7, #16]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff f957 	bl	8000c80 <__aeabi_fmul>
 80019d2:	4603      	mov	r3, r0
	float foutput = hmotor->kp * hmotor->lastError + hmotor->ki * hmotor->sumError
 80019d4:	4619      	mov	r1, r3
 80019d6:	4620      	mov	r0, r4
 80019d8:	f7ff f84a 	bl	8000a70 <__addsf3>
 80019dc:	4603      	mov	r3, r0
 80019de:	60fb      	str	r3, [r7, #12]
	foutput = foutput > 1.0 ? 1.0 : (foutput < -1.0 ? -1.0 : foutput);
 80019e0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f7ff fb07 	bl	8000ff8 <__aeabi_fcmpgt>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d002      	beq.n	80019f6 <huansic_motor_pid+0x10a>
 80019f0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80019f4:	e009      	b.n	8001a0a <huansic_motor_pid+0x11e>
 80019f6:	4954      	ldr	r1, [pc, #336]	; (8001b48 <huansic_motor_pid+0x25c>)
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f7ff fadf 	bl	8000fbc <__aeabi_fcmplt>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <huansic_motor_pid+0x11c>
 8001a04:	4b50      	ldr	r3, [pc, #320]	; (8001b48 <huansic_motor_pid+0x25c>)
 8001a06:	e000      	b.n	8001a0a <huansic_motor_pid+0x11e>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	60fb      	str	r3, [r7, #12]

	// output to the timers
	uint16_t posoutput = foutput > 0 ? roundf(fabsf(foutput) * hmotor->posTimer->Instance->ARR) : 0;
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	f7ff faf1 	bl	8000ff8 <__aeabi_fcmpgt>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d019      	beq.n	8001a50 <huansic_motor_pid+0x164>
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f8d0 	bl	8000bd0 <__aeabi_ui2f>
 8001a30:	4603      	mov	r3, r0
 8001a32:	4619      	mov	r1, r3
 8001a34:	4620      	mov	r0, r4
 8001a36:	f7ff f923 	bl	8000c80 <__aeabi_fmul>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 f9a7 	bl	8008d90 <roundf>
 8001a42:	4603      	mov	r3, r0
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff fae1 	bl	800100c <__aeabi_f2uiz>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	e000      	b.n	8001a52 <huansic_motor_pid+0x166>
 8001a50:	2300      	movs	r3, #0
 8001a52:	817b      	strh	r3, [r7, #10]
	uint16_t negoutput = foutput < 0 ? roundf(fabsf(foutput) * hmotor->negTimer->Instance->ARR) : 0;
 8001a54:	f04f 0100 	mov.w	r1, #0
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	f7ff faaf 	bl	8000fbc <__aeabi_fcmplt>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d019      	beq.n	8001a98 <huansic_motor_pid+0x1ac>
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff f8ac 	bl	8000bd0 <__aeabi_ui2f>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	f7ff f8ff 	bl	8000c80 <__aeabi_fmul>
 8001a82:	4603      	mov	r3, r0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f007 f983 	bl	8008d90 <roundf>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fabd 	bl	800100c <__aeabi_f2uiz>
 8001a92:	4603      	mov	r3, r0
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	e000      	b.n	8001a9a <huansic_motor_pid+0x1ae>
 8001a98:	2300      	movs	r3, #0
 8001a9a:	813b      	strh	r3, [r7, #8]

	if (hmotor->pos_channel == TIM_CHANNEL_1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d105      	bne.n	8001ab0 <huansic_motor_pid+0x1c4>
		hmotor->posTimer->Instance->CCR1 = posoutput;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	897a      	ldrh	r2, [r7, #10]
 8001aac:	635a      	str	r2, [r3, #52]	; 0x34
 8001aae:	e01c      	b.n	8001aea <huansic_motor_pid+0x1fe>
	else if (hmotor->pos_channel == TIM_CHANNEL_2)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	2b04      	cmp	r3, #4
 8001ab6:	d105      	bne.n	8001ac4 <huansic_motor_pid+0x1d8>
		hmotor->posTimer->Instance->CCR2 = posoutput;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	897a      	ldrh	r2, [r7, #10]
 8001ac0:	639a      	str	r2, [r3, #56]	; 0x38
 8001ac2:	e012      	b.n	8001aea <huansic_motor_pid+0x1fe>
	else if (hmotor->pos_channel == TIM_CHANNEL_3)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	2b08      	cmp	r3, #8
 8001aca:	d105      	bne.n	8001ad8 <huansic_motor_pid+0x1ec>
		hmotor->posTimer->Instance->CCR3 = posoutput;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	897a      	ldrh	r2, [r7, #10]
 8001ad4:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ad6:	e008      	b.n	8001aea <huansic_motor_pid+0x1fe>
	else if (hmotor->pos_channel == TIM_CHANNEL_4)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	d104      	bne.n	8001aea <huansic_motor_pid+0x1fe>
		hmotor->posTimer->Instance->CCR4 = posoutput;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	897a      	ldrh	r2, [r7, #10]
 8001ae8:	641a      	str	r2, [r3, #64]	; 0x40
	else
		;

	if (hmotor->negTimer) {
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d026      	beq.n	8001b40 <huansic_motor_pid+0x254>
		if (hmotor->neg_channel == TIM_CHANNEL_1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d105      	bne.n	8001b06 <huansic_motor_pid+0x21a>
			hmotor->negTimer->Instance->CCR1 = negoutput;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	893a      	ldrh	r2, [r7, #8]
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
			hmotor->negTimer->Instance->CCR4 = negoutput;
		else
			;
	}
}
 8001b04:	e01c      	b.n	8001b40 <huansic_motor_pid+0x254>
		else if (hmotor->neg_channel == TIM_CHANNEL_2)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	2b04      	cmp	r3, #4
 8001b0c:	d105      	bne.n	8001b1a <huansic_motor_pid+0x22e>
			hmotor->negTimer->Instance->CCR2 = negoutput;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	893a      	ldrh	r2, [r7, #8]
 8001b16:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001b18:	e012      	b.n	8001b40 <huansic_motor_pid+0x254>
		else if (hmotor->neg_channel == TIM_CHANNEL_3)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d105      	bne.n	8001b2e <huansic_motor_pid+0x242>
			hmotor->negTimer->Instance->CCR3 = negoutput;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	893a      	ldrh	r2, [r7, #8]
 8001b2a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001b2c:	e008      	b.n	8001b40 <huansic_motor_pid+0x254>
		else if (hmotor->neg_channel == TIM_CHANNEL_4)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	2b0c      	cmp	r3, #12
 8001b34:	d104      	bne.n	8001b40 <huansic_motor_pid+0x254>
			hmotor->negTimer->Instance->CCR4 = negoutput;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	893a      	ldrh	r2, [r7, #8]
 8001b3e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001b40:	bf00      	nop
 8001b42:	371c      	adds	r7, #28
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd90      	pop	{r4, r7, pc}
 8001b48:	bf800000 	.word	0xbf800000

08001b4c <custom_order_new_failed>:
extern float myCharge;				// current charge returned by Master

// interchange information 1
extern uint32_t gameStageTimeLeft;		// in ms

__weak void custom_order_new_failed(uint8_t id) {
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]

}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr

08001b60 <huansic_xb_init>:

void huansic_xb_init(XB_HandleTypeDef *hxb) {
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	hxb->nextPackageLength = 6;		// header length
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2206      	movs	r2, #6
 8001b6c:	725a      	strb	r2, [r3, #9]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6818      	ldr	r0, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f103 010a 	add.w	r1, r3, #10
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7a5b      	ldrb	r3, [r3, #9]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	461a      	mov	r2, r3
 8001b80:	f005 fb5a 	bl	8007238 <HAL_UART_Receive_DMA>
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <huansic_xb_decodeHeader>:

uint8_t huansic_xb_decodeHeader(XB_HandleTypeDef *hxb) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	// checksum
	if (hxb->buffer[5]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	7bda      	ldrb	r2, [r3, #15]
			!= (hxb->buffer[0] ^ hxb->buffer[1] ^ hxb->buffer[2] ^ hxb->buffer[3] ^ hxb->buffer[4]))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	7a99      	ldrb	r1, [r3, #10]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	7adb      	ldrb	r3, [r3, #11]
 8001ba0:	404b      	eors	r3, r1
 8001ba2:	b2d9      	uxtb	r1, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	7b1b      	ldrb	r3, [r3, #12]
 8001ba8:	404b      	eors	r3, r1
 8001baa:	b2d9      	uxtb	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	7b5b      	ldrb	r3, [r3, #13]
 8001bb0:	404b      	eors	r3, r1
 8001bb2:	b2d9      	uxtb	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	7b9b      	ldrb	r3, [r3, #14]
 8001bb8:	404b      	eors	r3, r1
 8001bba:	b2db      	uxtb	r3, r3
	if (hxb->buffer[5]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d001      	beq.n	8001bc4 <huansic_xb_decodeHeader+0x38>
		return 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	e01d      	b.n	8001c00 <huansic_xb_decodeHeader+0x74>

	// get and check packet ID
	if (hxb->buffer[0] != 0x01 && hxb->buffer[0] != 0x05)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	7a9b      	ldrb	r3, [r3, #10]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d005      	beq.n	8001bd8 <huansic_xb_decodeHeader+0x4c>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	7a9b      	ldrb	r3, [r3, #10]
 8001bd0:	2b05      	cmp	r3, #5
 8001bd2:	d001      	beq.n	8001bd8 <huansic_xb_decodeHeader+0x4c>
		return 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	e013      	b.n	8001c00 <huansic_xb_decodeHeader+0x74>
	hxb->nextPackageID = hxb->buffer[0];
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7a9a      	ldrb	r2, [r3, #10]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	721a      	strb	r2, [r3, #8]

	// read next package length
	hxb->nextPackageLength = hxb->buffer[4]; // the length shall not be longer than 255 (the max possible is 225)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	7b9a      	ldrb	r2, [r3, #14]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	725a      	strb	r2, [r3, #9]

	// set up next DMA
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6818      	ldr	r0, [r3, #0]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f103 010a 	add.w	r1, r3, #10
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	7a5b      	ldrb	r3, [r3, #9]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	f005 fb1d 	bl	8007238 <HAL_UART_Receive_DMA>
	return 1;
 8001bfe:	2301      	movs	r3, #1
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <huansic_xb_decodeBody>:

void huansic_xb_decodeBody(XB_HandleTypeDef *hxb) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b088      	sub	sp, #32
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	uint8_t listLength = 0, i, j, index = 0;
 8001c10:	2300      	movs	r3, #0
 8001c12:	76fb      	strb	r3, [r7, #27]
 8001c14:	2300      	movs	r3, #0
 8001c16:	777b      	strb	r3, [r7, #29]
	uint32_t temp;
	if (hxb->nextPackageID == 0x01) {		// game information
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	7a1b      	ldrb	r3, [r3, #8]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	f040 816d 	bne.w	8001efc <huansic_xb_decodeBody+0x2f4>
		/* game stage */
		gameStage = hxb->buffer[index++];
 8001c22:	7f7b      	ldrb	r3, [r7, #29]
 8001c24:	1c5a      	adds	r2, r3, #1
 8001c26:	777a      	strb	r2, [r7, #29]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	7a9a      	ldrb	r2, [r3, #10]
 8001c30:	4b8c      	ldr	r3, [pc, #560]	; (8001e64 <huansic_xb_decodeBody+0x25c>)
 8001c32:	701a      	strb	r2, [r3, #0]

		/* barrier list */
		// listLength = hxb->buffer[index];		// the length is fixed to 5
		index++;
 8001c34:	7f7b      	ldrb	r3, [r7, #29]
 8001c36:	3301      	adds	r3, #1
 8001c38:	777b      	strb	r3, [r7, #29]
		for (i = 0; i < 5; i++) {
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	77fb      	strb	r3, [r7, #31]
 8001c3e:	e075      	b.n	8001d2c <huansic_xb_decodeBody+0x124>
			index += 2;
 8001c40:	7f7b      	ldrb	r3, [r7, #29]
 8001c42:	3302      	adds	r3, #2
 8001c44:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord1.x = (uint16_t) hxb->buffer[index++] << 8;
 8001c46:	7f7b      	ldrb	r3, [r7, #29]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	777a      	strb	r2, [r7, #29]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	7a9b      	ldrb	r3, [r3, #10]
 8001c54:	021a      	lsls	r2, r3, #8
 8001c56:	7ffb      	ldrb	r3, [r7, #31]
 8001c58:	b211      	sxth	r1, r2
 8001c5a:	4a83      	ldr	r2, [pc, #524]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001c5c:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			obstacles[i].coord1.x = hxb->buffer[index++];
 8001c60:	7f7b      	ldrb	r3, [r7, #29]
 8001c62:	1c5a      	adds	r2, r3, #1
 8001c64:	777a      	strb	r2, [r7, #29]
 8001c66:	461a      	mov	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4413      	add	r3, r2
 8001c6c:	7a9a      	ldrb	r2, [r3, #10]
 8001c6e:	7ffb      	ldrb	r3, [r7, #31]
 8001c70:	b211      	sxth	r1, r2
 8001c72:	4a7d      	ldr	r2, [pc, #500]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001c74:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
			index += 2;
 8001c78:	7f7b      	ldrb	r3, [r7, #29]
 8001c7a:	3302      	adds	r3, #2
 8001c7c:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord1.y = (uint16_t) hxb->buffer[index++] << 8;
 8001c7e:	7f7b      	ldrb	r3, [r7, #29]
 8001c80:	1c5a      	adds	r2, r3, #1
 8001c82:	777a      	strb	r2, [r7, #29]
 8001c84:	461a      	mov	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	7a9b      	ldrb	r3, [r3, #10]
 8001c8c:	021a      	lsls	r2, r3, #8
 8001c8e:	7ffb      	ldrb	r3, [r7, #31]
 8001c90:	b211      	sxth	r1, r2
 8001c92:	4a75      	ldr	r2, [pc, #468]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	4413      	add	r3, r2
 8001c98:	460a      	mov	r2, r1
 8001c9a:	805a      	strh	r2, [r3, #2]
			obstacles[i].coord1.y = hxb->buffer[index];
 8001c9c:	7f7b      	ldrb	r3, [r7, #29]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	7a9a      	ldrb	r2, [r3, #10]
 8001ca4:	7ffb      	ldrb	r3, [r7, #31]
 8001ca6:	b211      	sxth	r1, r2
 8001ca8:	4a6f      	ldr	r2, [pc, #444]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4413      	add	r3, r2
 8001cae:	460a      	mov	r2, r1
 8001cb0:	805a      	strh	r2, [r3, #2]
			index += 2;
 8001cb2:	7f7b      	ldrb	r3, [r7, #29]
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord2.x = (uint16_t) hxb->buffer[index++] << 8;
 8001cb8:	7f7b      	ldrb	r3, [r7, #29]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	777a      	strb	r2, [r7, #29]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	7a9b      	ldrb	r3, [r3, #10]
 8001cc6:	021a      	lsls	r2, r3, #8
 8001cc8:	7ffb      	ldrb	r3, [r7, #31]
 8001cca:	b211      	sxth	r1, r2
 8001ccc:	4a66      	ldr	r2, [pc, #408]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	4413      	add	r3, r2
 8001cd2:	460a      	mov	r2, r1
 8001cd4:	809a      	strh	r2, [r3, #4]
			obstacles[i].coord2.x = hxb->buffer[index];
 8001cd6:	7f7b      	ldrb	r3, [r7, #29]
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	4413      	add	r3, r2
 8001cdc:	7a9a      	ldrb	r2, [r3, #10]
 8001cde:	7ffb      	ldrb	r3, [r7, #31]
 8001ce0:	b211      	sxth	r1, r2
 8001ce2:	4a61      	ldr	r2, [pc, #388]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	460a      	mov	r2, r1
 8001cea:	809a      	strh	r2, [r3, #4]
			index += 2;
 8001cec:	7f7b      	ldrb	r3, [r7, #29]
 8001cee:	3302      	adds	r3, #2
 8001cf0:	777b      	strb	r3, [r7, #29]
			obstacles[i].coord2.y = (uint16_t) hxb->buffer[index++] << 8;
 8001cf2:	7f7b      	ldrb	r3, [r7, #29]
 8001cf4:	1c5a      	adds	r2, r3, #1
 8001cf6:	777a      	strb	r2, [r7, #29]
 8001cf8:	461a      	mov	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	7a9b      	ldrb	r3, [r3, #10]
 8001d00:	021a      	lsls	r2, r3, #8
 8001d02:	7ffb      	ldrb	r3, [r7, #31]
 8001d04:	b211      	sxth	r1, r2
 8001d06:	4a58      	ldr	r2, [pc, #352]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	460a      	mov	r2, r1
 8001d0e:	80da      	strh	r2, [r3, #6]
			obstacles[i].coord2.y = hxb->buffer[index];
 8001d10:	7f7b      	ldrb	r3, [r7, #29]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	4413      	add	r3, r2
 8001d16:	7a9a      	ldrb	r2, [r3, #10]
 8001d18:	7ffb      	ldrb	r3, [r7, #31]
 8001d1a:	b211      	sxth	r1, r2
 8001d1c:	4a52      	ldr	r2, [pc, #328]	; (8001e68 <huansic_xb_decodeBody+0x260>)
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4413      	add	r3, r2
 8001d22:	460a      	mov	r2, r1
 8001d24:	80da      	strh	r2, [r3, #6]
		for (i = 0; i < 5; i++) {
 8001d26:	7ffb      	ldrb	r3, [r7, #31]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	77fb      	strb	r3, [r7, #31]
 8001d2c:	7ffb      	ldrb	r3, [r7, #31]
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d986      	bls.n	8001c40 <huansic_xb_decodeBody+0x38>
		}

		/* total time of this round */
		index++;
 8001d32:	7f7b      	ldrb	r3, [r7, #29]
 8001d34:	3301      	adds	r3, #1
 8001d36:	777b      	strb	r3, [r7, #29]
		gameStageTimeLimit = hxb->buffer[index++];
 8001d38:	7f7b      	ldrb	r3, [r7, #29]
 8001d3a:	1c5a      	adds	r2, r3, #1
 8001d3c:	777a      	strb	r2, [r7, #29]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4413      	add	r3, r2
 8001d44:	7a9b      	ldrb	r3, [r3, #10]
 8001d46:	461a      	mov	r2, r3
 8001d48:	4b48      	ldr	r3, [pc, #288]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d4a:	601a      	str	r2, [r3, #0]
		gameStageTimeLimit <<= 8;
 8001d4c:	4b47      	ldr	r3, [pc, #284]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	4a46      	ldr	r2, [pc, #280]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d54:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001d56:	7f7b      	ldrb	r3, [r7, #29]
 8001d58:	1c5a      	adds	r2, r3, #1
 8001d5a:	777a      	strb	r2, [r7, #29]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	7a9b      	ldrb	r3, [r3, #10]
 8001d64:	461a      	mov	r2, r3
 8001d66:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	4a3f      	ldr	r2, [pc, #252]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d6e:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 8001d70:	4b3e      	ldr	r3, [pc, #248]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	021b      	lsls	r3, r3, #8
 8001d76:	4a3d      	ldr	r2, [pc, #244]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d78:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001d7a:	7f7b      	ldrb	r3, [r7, #29]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	777a      	strb	r2, [r7, #29]
 8001d80:	461a      	mov	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	7a9b      	ldrb	r3, [r3, #10]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4b38      	ldr	r3, [pc, #224]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	4a36      	ldr	r2, [pc, #216]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d92:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit <<= 8;
 8001d94:	4b35      	ldr	r3, [pc, #212]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	4a34      	ldr	r2, [pc, #208]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001d9c:	6013      	str	r3, [r2, #0]
		gameStageTimeLimit |= hxb->buffer[index++];
 8001d9e:	7f7b      	ldrb	r3, [r7, #29]
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	777a      	strb	r2, [r7, #29]
 8001da4:	461a      	mov	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4413      	add	r3, r2
 8001daa:	7a9b      	ldrb	r3, [r3, #10]
 8001dac:	461a      	mov	r2, r3
 8001dae:	4b2f      	ldr	r3, [pc, #188]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	4a2d      	ldr	r2, [pc, #180]	; (8001e6c <huansic_xb_decodeBody+0x264>)
 8001db6:	6013      	str	r3, [r2, #0]

		/* ally beacons */
		listLength = hxb->buffer[index];
 8001db8:	7f7b      	ldrb	r3, [r7, #29]
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	7a9b      	ldrb	r3, [r3, #10]
 8001dc0:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	77fb      	strb	r3, [r7, #31]
 8001dc6:	e03e      	b.n	8001e46 <huansic_xb_decodeBody+0x23e>
			index += 2;
 8001dc8:	7f7b      	ldrb	r3, [r7, #29]
 8001dca:	3302      	adds	r3, #2
 8001dcc:	777b      	strb	r3, [r7, #29]
			allyBeacons[i].x = (uint16_t) hxb->buffer[index++] << 8;
 8001dce:	7f7b      	ldrb	r3, [r7, #29]
 8001dd0:	1c5a      	adds	r2, r3, #1
 8001dd2:	777a      	strb	r2, [r7, #29]
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4413      	add	r3, r2
 8001dda:	7a9b      	ldrb	r3, [r3, #10]
 8001ddc:	021a      	lsls	r2, r3, #8
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	b211      	sxth	r1, r2
 8001de2:	4a23      	ldr	r2, [pc, #140]	; (8001e70 <huansic_xb_decodeBody+0x268>)
 8001de4:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			allyBeacons[i].x = hxb->buffer[index++];
 8001de8:	7f7b      	ldrb	r3, [r7, #29]
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	777a      	strb	r2, [r7, #29]
 8001dee:	461a      	mov	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4413      	add	r3, r2
 8001df4:	7a9a      	ldrb	r2, [r3, #10]
 8001df6:	7ffb      	ldrb	r3, [r7, #31]
 8001df8:	b211      	sxth	r1, r2
 8001dfa:	4a1d      	ldr	r2, [pc, #116]	; (8001e70 <huansic_xb_decodeBody+0x268>)
 8001dfc:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 2;
 8001e00:	7f7b      	ldrb	r3, [r7, #29]
 8001e02:	3302      	adds	r3, #2
 8001e04:	777b      	strb	r3, [r7, #29]
			allyBeacons[i].y = (uint16_t) hxb->buffer[index++] << 8;
 8001e06:	7f7b      	ldrb	r3, [r7, #29]
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	777a      	strb	r2, [r7, #29]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	7a9b      	ldrb	r3, [r3, #10]
 8001e14:	021a      	lsls	r2, r3, #8
 8001e16:	7ffb      	ldrb	r3, [r7, #31]
 8001e18:	b211      	sxth	r1, r2
 8001e1a:	4a15      	ldr	r2, [pc, #84]	; (8001e70 <huansic_xb_decodeBody+0x268>)
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	460a      	mov	r2, r1
 8001e22:	805a      	strh	r2, [r3, #2]
			allyBeacons[i].y = hxb->buffer[index++];
 8001e24:	7f7b      	ldrb	r3, [r7, #29]
 8001e26:	1c5a      	adds	r2, r3, #1
 8001e28:	777a      	strb	r2, [r7, #29]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	7a9a      	ldrb	r2, [r3, #10]
 8001e32:	7ffb      	ldrb	r3, [r7, #31]
 8001e34:	b211      	sxth	r1, r2
 8001e36:	4a0e      	ldr	r2, [pc, #56]	; (8001e70 <huansic_xb_decodeBody+0x268>)
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	460a      	mov	r2, r1
 8001e3e:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 8001e40:	7ffb      	ldrb	r3, [r7, #31]
 8001e42:	3301      	adds	r3, #1
 8001e44:	77fb      	strb	r3, [r7, #31]
 8001e46:	7ffa      	ldrb	r2, [r7, #31]
 8001e48:	7efb      	ldrb	r3, [r7, #27]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d3bc      	bcc.n	8001dc8 <huansic_xb_decodeBody+0x1c0>
		}

		/* opponent beacons */
		index++;
 8001e4e:	7f7b      	ldrb	r3, [r7, #29]
 8001e50:	3301      	adds	r3, #1
 8001e52:	777b      	strb	r3, [r7, #29]
		listLength = hxb->buffer[index];
 8001e54:	7f7b      	ldrb	r3, [r7, #29]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	7a9b      	ldrb	r3, [r3, #10]
 8001e5c:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 8001e5e:	2300      	movs	r3, #0
 8001e60:	77fb      	strb	r3, [r7, #31]
 8001e62:	e046      	b.n	8001ef2 <huansic_xb_decodeBody+0x2ea>
 8001e64:	20000b60 	.word	0x20000b60
 8001e68:	20000b6c 	.word	0x20000b6c
 8001e6c:	20000b64 	.word	0x20000b64
 8001e70:	20000b94 	.word	0x20000b94
			index += 2;
 8001e74:	7f7b      	ldrb	r3, [r7, #29]
 8001e76:	3302      	adds	r3, #2
 8001e78:	777b      	strb	r3, [r7, #29]
			oppoBeacons[i].x = (uint16_t) hxb->buffer[index++] << 8;
 8001e7a:	7f7b      	ldrb	r3, [r7, #29]
 8001e7c:	1c5a      	adds	r2, r3, #1
 8001e7e:	777a      	strb	r2, [r7, #29]
 8001e80:	461a      	mov	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	7a9b      	ldrb	r3, [r3, #10]
 8001e88:	021a      	lsls	r2, r3, #8
 8001e8a:	7ffb      	ldrb	r3, [r7, #31]
 8001e8c:	b211      	sxth	r1, r2
 8001e8e:	4a9f      	ldr	r2, [pc, #636]	; (800210c <huansic_xb_decodeBody+0x504>)
 8001e90:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			oppoBeacons[i].x = hxb->buffer[index++];
 8001e94:	7f7b      	ldrb	r3, [r7, #29]
 8001e96:	1c5a      	adds	r2, r3, #1
 8001e98:	777a      	strb	r2, [r7, #29]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	7a9a      	ldrb	r2, [r3, #10]
 8001ea2:	7ffb      	ldrb	r3, [r7, #31]
 8001ea4:	b211      	sxth	r1, r2
 8001ea6:	4a99      	ldr	r2, [pc, #612]	; (800210c <huansic_xb_decodeBody+0x504>)
 8001ea8:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
			index += 2;
 8001eac:	7f7b      	ldrb	r3, [r7, #29]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	777b      	strb	r3, [r7, #29]
			oppoBeacons[i].y = (uint16_t) hxb->buffer[index++] << 8;
 8001eb2:	7f7b      	ldrb	r3, [r7, #29]
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	777a      	strb	r2, [r7, #29]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	7a9b      	ldrb	r3, [r3, #10]
 8001ec0:	021a      	lsls	r2, r3, #8
 8001ec2:	7ffb      	ldrb	r3, [r7, #31]
 8001ec4:	b211      	sxth	r1, r2
 8001ec6:	4a91      	ldr	r2, [pc, #580]	; (800210c <huansic_xb_decodeBody+0x504>)
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	460a      	mov	r2, r1
 8001ece:	805a      	strh	r2, [r3, #2]
			oppoBeacons[i].y = hxb->buffer[index++];
 8001ed0:	7f7b      	ldrb	r3, [r7, #29]
 8001ed2:	1c5a      	adds	r2, r3, #1
 8001ed4:	777a      	strb	r2, [r7, #29]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	7a9a      	ldrb	r2, [r3, #10]
 8001ede:	7ffb      	ldrb	r3, [r7, #31]
 8001ee0:	b211      	sxth	r1, r2
 8001ee2:	4a8a      	ldr	r2, [pc, #552]	; (800210c <huansic_xb_decodeBody+0x504>)
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	460a      	mov	r2, r1
 8001eea:	805a      	strh	r2, [r3, #2]
		for (i = 0; i < listLength; i++) {
 8001eec:	7ffb      	ldrb	r3, [r7, #31]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	77fb      	strb	r3, [r7, #31]
 8001ef2:	7ffa      	ldrb	r2, [r7, #31]
 8001ef4:	7efb      	ldrb	r3, [r7, #27]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d3bc      	bcc.n	8001e74 <huansic_xb_decodeBody+0x26c>
 8001efa:	e31a      	b.n	8002532 <huansic_xb_decodeBody+0x92a>
		}
	} else if (hxb->nextPackageID == 0x05) {		// game status
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	7a1b      	ldrb	r3, [r3, #8]
 8001f00:	2b05      	cmp	r3, #5
 8001f02:	f040 8316 	bne.w	8002532 <huansic_xb_decodeBody+0x92a>
		/* game status */
		gameStatus = hxb->buffer[index++];
 8001f06:	7f7b      	ldrb	r3, [r7, #29]
 8001f08:	1c5a      	adds	r2, r3, #1
 8001f0a:	777a      	strb	r2, [r7, #29]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	7a9a      	ldrb	r2, [r3, #10]
 8001f14:	4b7e      	ldr	r3, [pc, #504]	; (8002110 <huansic_xb_decodeBody+0x508>)
 8001f16:	701a      	strb	r2, [r3, #0]

		/* time since round started */
		gameStageTimeSinceStart = hxb->buffer[index++];
 8001f18:	7f7b      	ldrb	r3, [r7, #29]
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	777a      	strb	r2, [r7, #29]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4413      	add	r3, r2
 8001f24:	7a9b      	ldrb	r3, [r3, #10]
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b7a      	ldr	r3, [pc, #488]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f2a:	601a      	str	r2, [r3, #0]
		gameStageTimeSinceStart <<= 8;
 8001f2c:	4b79      	ldr	r3, [pc, #484]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	021b      	lsls	r3, r3, #8
 8001f32:	4a78      	ldr	r2, [pc, #480]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f34:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001f36:	7f7b      	ldrb	r3, [r7, #29]
 8001f38:	1c5a      	adds	r2, r3, #1
 8001f3a:	777a      	strb	r2, [r7, #29]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	7a9b      	ldrb	r3, [r3, #10]
 8001f44:	461a      	mov	r2, r3
 8001f46:	4b73      	ldr	r3, [pc, #460]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	4a71      	ldr	r2, [pc, #452]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f4e:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 8001f50:	4b70      	ldr	r3, [pc, #448]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	021b      	lsls	r3, r3, #8
 8001f56:	4a6f      	ldr	r2, [pc, #444]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f58:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001f5a:	7f7b      	ldrb	r3, [r7, #29]
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	777a      	strb	r2, [r7, #29]
 8001f60:	461a      	mov	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	7a9b      	ldrb	r3, [r3, #10]
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4b6a      	ldr	r3, [pc, #424]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	4a68      	ldr	r2, [pc, #416]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f72:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart <<= 8;
 8001f74:	4b67      	ldr	r3, [pc, #412]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	021b      	lsls	r3, r3, #8
 8001f7a:	4a66      	ldr	r2, [pc, #408]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f7c:	6013      	str	r3, [r2, #0]
		gameStageTimeSinceStart |= hxb->buffer[index++];
 8001f7e:	7f7b      	ldrb	r3, [r7, #29]
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	777a      	strb	r2, [r7, #29]
 8001f84:	461a      	mov	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	7a9b      	ldrb	r3, [r3, #10]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	4b61      	ldr	r3, [pc, #388]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	4a5f      	ldr	r2, [pc, #380]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f96:	6013      	str	r3, [r2, #0]
		gameStageTimeLeft = gameStageTimeLimit - gameStageTimeSinceStart;
 8001f98:	4b5f      	ldr	r3, [pc, #380]	; (8002118 <huansic_xb_decodeBody+0x510>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	4b5d      	ldr	r3, [pc, #372]	; (8002114 <huansic_xb_decodeBody+0x50c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	4a5e      	ldr	r2, [pc, #376]	; (800211c <huansic_xb_decodeBody+0x514>)
 8001fa4:	6013      	str	r3, [r2, #0]

		/* fetch score */
		temp = hxb->buffer[index++];
 8001fa6:	7f7b      	ldrb	r3, [r7, #29]
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	777a      	strb	r2, [r7, #29]
 8001fac:	461a      	mov	r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	7a9b      	ldrb	r3, [r3, #10]
 8001fb4:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8001fbc:	7f7b      	ldrb	r3, [r7, #29]
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	777a      	strb	r2, [r7, #29]
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	7a9b      	ldrb	r3, [r3, #10]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8001fd8:	7f7b      	ldrb	r3, [r7, #29]
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	777a      	strb	r2, [r7, #29]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	7a9b      	ldrb	r3, [r3, #10]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	021b      	lsls	r3, r3, #8
 8001ff2:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 8001ff4:	7f7b      	ldrb	r3, [r7, #29]
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	777a      	strb	r2, [r7, #29]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4413      	add	r3, r2
 8002000:	7a9b      	ldrb	r3, [r3, #10]
 8002002:	461a      	mov	r2, r3
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	4313      	orrs	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
		myScore = *(float*) &temp;			// decode float from uint32
 800200a:	f107 0310 	add.w	r3, r7, #16
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a43      	ldr	r2, [pc, #268]	; (8002120 <huansic_xb_decodeBody+0x518>)
 8002012:	6013      	str	r3, [r2, #0]

		/* my position */
		index += 2;
 8002014:	7f7b      	ldrb	r3, [r7, #29]
 8002016:	3302      	adds	r3, #2
 8002018:	777b      	strb	r3, [r7, #29]
		myCoord.x = (uint16_t) hxb->buffer[index++] << 8;
 800201a:	7f7b      	ldrb	r3, [r7, #29]
 800201c:	1c5a      	adds	r2, r3, #1
 800201e:	777a      	strb	r2, [r7, #29]
 8002020:	461a      	mov	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	7a9b      	ldrb	r3, [r3, #10]
 8002028:	021b      	lsls	r3, r3, #8
 800202a:	b21a      	sxth	r2, r3
 800202c:	4b3d      	ldr	r3, [pc, #244]	; (8002124 <huansic_xb_decodeBody+0x51c>)
 800202e:	801a      	strh	r2, [r3, #0]
		myCoord.x = hxb->buffer[index++];
 8002030:	7f7b      	ldrb	r3, [r7, #29]
 8002032:	1c5a      	adds	r2, r3, #1
 8002034:	777a      	strb	r2, [r7, #29]
 8002036:	461a      	mov	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	7a9b      	ldrb	r3, [r3, #10]
 800203e:	b21a      	sxth	r2, r3
 8002040:	4b38      	ldr	r3, [pc, #224]	; (8002124 <huansic_xb_decodeBody+0x51c>)
 8002042:	801a      	strh	r2, [r3, #0]
		index += 2;
 8002044:	7f7b      	ldrb	r3, [r7, #29]
 8002046:	3302      	adds	r3, #2
 8002048:	777b      	strb	r3, [r7, #29]
		myCoord.y = (uint16_t) hxb->buffer[index++] << 8;
 800204a:	7f7b      	ldrb	r3, [r7, #29]
 800204c:	1c5a      	adds	r2, r3, #1
 800204e:	777a      	strb	r2, [r7, #29]
 8002050:	461a      	mov	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4413      	add	r3, r2
 8002056:	7a9b      	ldrb	r3, [r3, #10]
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	b21a      	sxth	r2, r3
 800205c:	4b31      	ldr	r3, [pc, #196]	; (8002124 <huansic_xb_decodeBody+0x51c>)
 800205e:	805a      	strh	r2, [r3, #2]
		myCoord.y = hxb->buffer[index++];
 8002060:	7f7b      	ldrb	r3, [r7, #29]
 8002062:	1c5a      	adds	r2, r3, #1
 8002064:	777a      	strb	r2, [r7, #29]
 8002066:	461a      	mov	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4413      	add	r3, r2
 800206c:	7a9b      	ldrb	r3, [r3, #10]
 800206e:	b21a      	sxth	r2, r3
 8002070:	4b2c      	ldr	r3, [pc, #176]	; (8002124 <huansic_xb_decodeBody+0x51c>)
 8002072:	805a      	strh	r2, [r3, #2]

		/* fetch battery */
		temp = hxb->buffer[index++];
 8002074:	7f7b      	ldrb	r3, [r7, #29]
 8002076:	1c5a      	adds	r2, r3, #1
 8002078:	777a      	strb	r2, [r7, #29]
 800207a:	461a      	mov	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	7a9b      	ldrb	r3, [r3, #10]
 8002082:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 800208a:	7f7b      	ldrb	r3, [r7, #29]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	777a      	strb	r2, [r7, #29]
 8002090:	461a      	mov	r2, r3
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	7a9b      	ldrb	r3, [r3, #10]
 8002098:	461a      	mov	r2, r3
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	021b      	lsls	r3, r3, #8
 80020a4:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 80020a6:	7f7b      	ldrb	r3, [r7, #29]
 80020a8:	1c5a      	adds	r2, r3, #1
 80020aa:	777a      	strb	r2, [r7, #29]
 80020ac:	461a      	mov	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	7a9b      	ldrb	r3, [r3, #10]
 80020b4:	461a      	mov	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	021b      	lsls	r3, r3, #8
 80020c0:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index++];
 80020c2:	7f7b      	ldrb	r3, [r7, #29]
 80020c4:	1c5a      	adds	r2, r3, #1
 80020c6:	777a      	strb	r2, [r7, #29]
 80020c8:	461a      	mov	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	7a9b      	ldrb	r3, [r3, #10]
 80020d0:	461a      	mov	r2, r3
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
		myCharge = *(float*) &temp;			// decode float from uint32
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <huansic_xb_decodeBody+0x520>)
 80020e0:	6013      	str	r3, [r2, #0]

		/* my orders */
		int8_t updatedOrder[] = { -1, -1, -1, -1, -1 };
 80020e2:	4a12      	ldr	r2, [pc, #72]	; (800212c <huansic_xb_decodeBody+0x524>)
 80020e4:	f107 0308 	add.w	r3, r7, #8
 80020e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80020ec:	6018      	str	r0, [r3, #0]
 80020ee:	3304      	adds	r3, #4
 80020f0:	7019      	strb	r1, [r3, #0]
		uint8_t updatedOrderIndex = 0;
 80020f2:	2300      	movs	r3, #0
 80020f4:	773b      	strb	r3, [r7, #28]
		Order *tempOrder;
		listLength = hxb->buffer[index++];
 80020f6:	7f7b      	ldrb	r3, [r7, #29]
 80020f8:	1c5a      	adds	r2, r3, #1
 80020fa:	777a      	strb	r2, [r7, #29]
 80020fc:	461a      	mov	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4413      	add	r3, r2
 8002102:	7a9b      	ldrb	r3, [r3, #10]
 8002104:	76fb      	strb	r3, [r7, #27]
		for (i = 0; i < listLength; i++) {
 8002106:	2300      	movs	r3, #0
 8002108:	77fb      	strb	r3, [r7, #31]
 800210a:	e0fd      	b.n	8002308 <huansic_xb_decodeBody+0x700>
 800210c:	20000ba0 	.word	0x20000ba0
 8002110:	20000b61 	.word	0x20000b61
 8002114:	20000b68 	.word	0x20000b68
 8002118:	20000b64 	.word	0x20000b64
 800211c:	20000bd4 	.word	0x20000bd4
 8002120:	20000bcc 	.word	0x20000bcc
 8002124:	20000bc0 	.word	0x20000bc0
 8002128:	20000bd0 	.word	0x20000bd0
 800212c:	08008e44 	.word	0x08008e44
			temp = hxb->buffer[index + 24];
 8002130:	7f7b      	ldrb	r3, [r7, #29]
 8002132:	3318      	adds	r3, #24
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	4413      	add	r3, r2
 8002138:	7a9b      	ldrb	r3, [r3, #10]
 800213a:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 25];
 8002142:	7f7b      	ldrb	r3, [r7, #29]
 8002144:	3319      	adds	r3, #25
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	4413      	add	r3, r2
 800214a:	7a9b      	ldrb	r3, [r3, #10]
 800214c:	461a      	mov	r2, r3
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	021b      	lsls	r3, r3, #8
 8002158:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 26];
 800215a:	7f7b      	ldrb	r3, [r7, #29]
 800215c:	331a      	adds	r3, #26
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	4413      	add	r3, r2
 8002162:	7a9b      	ldrb	r3, [r3, #10]
 8002164:	461a      	mov	r2, r3
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	021b      	lsls	r3, r3, #8
 8002170:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 27];
 8002172:	7f7b      	ldrb	r3, [r7, #29]
 8002174:	331b      	adds	r3, #27
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	7a9b      	ldrb	r3, [r3, #10]
 800217c:	461a      	mov	r2, r3
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
			tempOrder = huansic_order_new(temp);
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	b25b      	sxtb	r3, r3
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff fa81 	bl	8001690 <huansic_order_new>
 800218e:	6178      	str	r0, [r7, #20]
			if (!tempOrder) {
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d108      	bne.n	80021a8 <huansic_xb_decodeBody+0x5a0>
				index += 28;
 8002196:	7f7b      	ldrb	r3, [r7, #29]
 8002198:	331c      	adds	r3, #28
 800219a:	777b      	strb	r3, [r7, #29]
				custom_order_new_failed(temp);
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fcd3 	bl	8001b4c <custom_order_new_failed>
				continue;
 80021a6:	e0ac      	b.n	8002302 <huansic_xb_decodeBody+0x6fa>
			}
			// start coordinate
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 80021a8:	7f7b      	ldrb	r3, [r7, #29]
 80021aa:	3302      	adds	r3, #2
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4413      	add	r3, r2
 80021b0:	7a9b      	ldrb	r3, [r3, #10]
 80021b2:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 3];
 80021b4:	b21a      	sxth	r2, r3
 80021b6:	7f7b      	ldrb	r3, [r7, #29]
 80021b8:	3303      	adds	r3, #3
 80021ba:	6879      	ldr	r1, [r7, #4]
 80021bc:	440b      	add	r3, r1
 80021be:	7a9b      	ldrb	r3, [r3, #10]
 80021c0:	b21b      	sxth	r3, r3
 80021c2:	4313      	orrs	r3, r2
 80021c4:	b21a      	sxth	r2, r3
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	801a      	strh	r2, [r3, #0]
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 80021ca:	7f7b      	ldrb	r3, [r7, #29]
 80021cc:	3306      	adds	r3, #6
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	7a9b      	ldrb	r3, [r3, #10]
 80021d4:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 7];
 80021d6:	b21a      	sxth	r2, r3
 80021d8:	7f7b      	ldrb	r3, [r7, #29]
 80021da:	3307      	adds	r3, #7
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	440b      	add	r3, r1
 80021e0:	7a9b      	ldrb	r3, [r3, #10]
 80021e2:	b21b      	sxth	r3, r3
 80021e4:	4313      	orrs	r3, r2
 80021e6:	b21a      	sxth	r2, r3
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	805a      	strh	r2, [r3, #2]
			// destination
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 80021ec:	7f7b      	ldrb	r3, [r7, #29]
 80021ee:	330a      	adds	r3, #10
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	4413      	add	r3, r2
 80021f4:	7a9b      	ldrb	r3, [r3, #10]
 80021f6:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 11];
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	7f7b      	ldrb	r3, [r7, #29]
 80021fc:	330b      	adds	r3, #11
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	440b      	add	r3, r1
 8002202:	7a9b      	ldrb	r3, [r3, #10]
 8002204:	b21b      	sxth	r3, r3
 8002206:	4313      	orrs	r3, r2
 8002208:	b21a      	sxth	r2, r3
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	809a      	strh	r2, [r3, #4]
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 800220e:	7f7b      	ldrb	r3, [r7, #29]
 8002210:	330e      	adds	r3, #14
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	7a9b      	ldrb	r3, [r3, #10]
 8002218:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 15];
 800221a:	b21a      	sxth	r2, r3
 800221c:	7f7b      	ldrb	r3, [r7, #29]
 800221e:	330f      	adds	r3, #15
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	440b      	add	r3, r1
 8002224:	7a9b      	ldrb	r3, [r3, #10]
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21a      	sxth	r2, r3
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	80da      	strh	r2, [r3, #6]
			// time limit
			temp = hxb->buffer[index + 16];
 8002230:	7f7b      	ldrb	r3, [r7, #29]
 8002232:	3310      	adds	r3, #16
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	4413      	add	r3, r2
 8002238:	7a9b      	ldrb	r3, [r3, #10]
 800223a:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800223c:	693b      	ldr	r3, [r7, #16]
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 17];
 8002242:	7f7b      	ldrb	r3, [r7, #29]
 8002244:	3311      	adds	r3, #17
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	7a9b      	ldrb	r3, [r3, #10]
 800224c:	461a      	mov	r2, r3
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	021b      	lsls	r3, r3, #8
 8002258:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 18];
 800225a:	7f7b      	ldrb	r3, [r7, #29]
 800225c:	3312      	adds	r3, #18
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	4413      	add	r3, r2
 8002262:	7a9b      	ldrb	r3, [r3, #10]
 8002264:	461a      	mov	r2, r3
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	021b      	lsls	r3, r3, #8
 8002270:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 19];
 8002272:	7f7b      	ldrb	r3, [r7, #29]
 8002274:	3313      	adds	r3, #19
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	7a9b      	ldrb	r3, [r3, #10]
 800227c:	461a      	mov	r2, r3
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
			tempOrder->timeLimit = temp;
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	609a      	str	r2, [r3, #8]
			// reward
			temp = hxb->buffer[index + 20];
 800228a:	7f7b      	ldrb	r3, [r7, #29]
 800228c:	3314      	adds	r3, #20
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	7a9b      	ldrb	r3, [r3, #10]
 8002294:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	021b      	lsls	r3, r3, #8
 800229a:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 21];
 800229c:	7f7b      	ldrb	r3, [r7, #29]
 800229e:	3315      	adds	r3, #21
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	7a9b      	ldrb	r3, [r3, #10]
 80022a6:	461a      	mov	r2, r3
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 22];
 80022b4:	7f7b      	ldrb	r3, [r7, #29]
 80022b6:	3316      	adds	r3, #22
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	4413      	add	r3, r2
 80022bc:	7a9b      	ldrb	r3, [r3, #10]
 80022be:	461a      	mov	r2, r3
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	021b      	lsls	r3, r3, #8
 80022ca:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 23];
 80022cc:	7f7b      	ldrb	r3, [r7, #29]
 80022ce:	3317      	adds	r3, #23
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	4413      	add	r3, r2
 80022d4:	7a9b      	ldrb	r3, [r3, #10]
 80022d6:	461a      	mov	r2, r3
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
			tempOrder->reward = *(float*) &temp;
 80022de:	f107 0310 	add.w	r3, r7, #16
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	615a      	str	r2, [r3, #20]
			// increment index and record id
			index += 28;
 80022e8:	7f7b      	ldrb	r3, [r7, #29]
 80022ea:	331c      	adds	r3, #28
 80022ec:	777b      	strb	r3, [r7, #29]
			updatedOrder[updatedOrderIndex++] = tempOrder->id;
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	691a      	ldr	r2, [r3, #16]
 80022f2:	7f3b      	ldrb	r3, [r7, #28]
 80022f4:	1c59      	adds	r1, r3, #1
 80022f6:	7739      	strb	r1, [r7, #28]
 80022f8:	b252      	sxtb	r2, r2
 80022fa:	3320      	adds	r3, #32
 80022fc:	443b      	add	r3, r7
 80022fe:	f803 2c18 	strb.w	r2, [r3, #-24]
		for (i = 0; i < listLength; i++) {
 8002302:	7ffb      	ldrb	r3, [r7, #31]
 8002304:	3301      	adds	r3, #1
 8002306:	77fb      	strb	r3, [r7, #31]
 8002308:	7ffa      	ldrb	r2, [r7, #31]
 800230a:	7efb      	ldrb	r3, [r7, #27]
 800230c:	429a      	cmp	r2, r3
 800230e:	f4ff af0f 	bcc.w	8002130 <huansic_xb_decodeBody+0x528>
		}

		/* order management */
		for (i = 0; i < 5; i++)
 8002312:	2300      	movs	r3, #0
 8002314:	77fb      	strb	r3, [r7, #31]
 8002316:	e02d      	b.n	8002374 <huansic_xb_decodeBody+0x76c>
			if (delivering[i]->id != -1) {
 8002318:	7ffb      	ldrb	r3, [r7, #31]
 800231a:	4a90      	ldr	r2, [pc, #576]	; (800255c <huansic_xb_decodeBody+0x954>)
 800231c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002326:	d022      	beq.n	800236e <huansic_xb_decodeBody+0x766>
				for (j = 0; i < updatedOrderIndex; j++)
 8002328:	2300      	movs	r3, #0
 800232a:	77bb      	strb	r3, [r7, #30]
 800232c:	e011      	b.n	8002352 <huansic_xb_decodeBody+0x74a>
					if (delivering[i]->id == updatedOrder[j]) {		// pulled from remote
 800232e:	7ffb      	ldrb	r3, [r7, #31]
 8002330:	4a8a      	ldr	r2, [pc, #552]	; (800255c <huansic_xb_decodeBody+0x954>)
 8002332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002336:	691b      	ldr	r3, [r3, #16]
 8002338:	7fba      	ldrb	r2, [r7, #30]
 800233a:	3220      	adds	r2, #32
 800233c:	443a      	add	r2, r7
 800233e:	f912 2c18 	ldrsb.w	r2, [r2, #-24]
 8002342:	4293      	cmp	r3, r2
 8002344:	d102      	bne.n	800234c <huansic_xb_decodeBody+0x744>
						j = 255;
 8002346:	23ff      	movs	r3, #255	; 0xff
 8002348:	77bb      	strb	r3, [r7, #30]
						break;
 800234a:	e006      	b.n	800235a <huansic_xb_decodeBody+0x752>
				for (j = 0; i < updatedOrderIndex; j++)
 800234c:	7fbb      	ldrb	r3, [r7, #30]
 800234e:	3301      	adds	r3, #1
 8002350:	77bb      	strb	r3, [r7, #30]
 8002352:	7ffa      	ldrb	r2, [r7, #31]
 8002354:	7f3b      	ldrb	r3, [r7, #28]
 8002356:	429a      	cmp	r2, r3
 8002358:	d3e9      	bcc.n	800232e <huansic_xb_decodeBody+0x726>
					}
				if (j != 255)
 800235a:	7fbb      	ldrb	r3, [r7, #30]
 800235c:	2bff      	cmp	r3, #255	; 0xff
 800235e:	d006      	beq.n	800236e <huansic_xb_decodeBody+0x766>
					huansic_order_delete(delivering[i]);// delete the order if the order is no longer in the delivery list
 8002360:	7ffb      	ldrb	r3, [r7, #31]
 8002362:	4a7e      	ldr	r2, [pc, #504]	; (800255c <huansic_xb_decodeBody+0x954>)
 8002364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff f9eb 	bl	8001744 <huansic_order_delete>
		for (i = 0; i < 5; i++)
 800236e:	7ffb      	ldrb	r3, [r7, #31]
 8002370:	3301      	adds	r3, #1
 8002372:	77fb      	strb	r3, [r7, #31]
 8002374:	7ffb      	ldrb	r3, [r7, #31]
 8002376:	2b04      	cmp	r3, #4
 8002378:	d9ce      	bls.n	8002318 <huansic_xb_decodeBody+0x710>
			}

		/* record latest order */
		temp = hxb->buffer[index + 24];
 800237a:	7f7b      	ldrb	r3, [r7, #29]
 800237c:	3318      	adds	r3, #24
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	4413      	add	r3, r2
 8002382:	7a9b      	ldrb	r3, [r3, #10]
 8002384:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 25];
 800238c:	7f7b      	ldrb	r3, [r7, #29]
 800238e:	3319      	adds	r3, #25
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4413      	add	r3, r2
 8002394:	7a9b      	ldrb	r3, [r3, #10]
 8002396:	461a      	mov	r2, r3
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 26];
 80023a4:	7f7b      	ldrb	r3, [r7, #29]
 80023a6:	331a      	adds	r3, #26
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	4413      	add	r3, r2
 80023ac:	7a9b      	ldrb	r3, [r3, #10]
 80023ae:	461a      	mov	r2, r3
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	613b      	str	r3, [r7, #16]
		temp <<= 8;
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	613b      	str	r3, [r7, #16]
		temp |= hxb->buffer[index + 27];
 80023bc:	7f7b      	ldrb	r3, [r7, #29]
 80023be:	331b      	adds	r3, #27
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	7a9b      	ldrb	r3, [r3, #10]
 80023c6:	461a      	mov	r2, r3
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	613b      	str	r3, [r7, #16]
		tempOrder = huansic_order_new(temp);
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff f95c 	bl	8001690 <huansic_order_new>
 80023d8:	6178      	str	r0, [r7, #20]
		if (!tempOrder) {
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d108      	bne.n	80023f2 <huansic_xb_decodeBody+0x7ea>
			index += 28;
 80023e0:	7f7b      	ldrb	r3, [r7, #29]
 80023e2:	331c      	adds	r3, #28
 80023e4:	777b      	strb	r3, [r7, #29]
			custom_order_new_failed(temp);
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fbae 	bl	8001b4c <custom_order_new_failed>
 80023f0:	e09f      	b.n	8002532 <huansic_xb_decodeBody+0x92a>
		} else {
			// start coordinate
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 80023f2:	7f7b      	ldrb	r3, [r7, #29]
 80023f4:	3302      	adds	r3, #2
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	4413      	add	r3, r2
 80023fa:	7a9b      	ldrb	r3, [r3, #10]
 80023fc:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 3];
 80023fe:	b21a      	sxth	r2, r3
 8002400:	7f7b      	ldrb	r3, [r7, #29]
 8002402:	3303      	adds	r3, #3
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	440b      	add	r3, r1
 8002408:	7a9b      	ldrb	r3, [r3, #10]
 800240a:	b21b      	sxth	r3, r3
 800240c:	4313      	orrs	r3, r2
 800240e:	b21a      	sxth	r2, r3
			tempOrder->startCoord.x = ((uint16_t) hxb->buffer[index + 2] << 8)
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	801a      	strh	r2, [r3, #0]
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 8002414:	7f7b      	ldrb	r3, [r7, #29]
 8002416:	3306      	adds	r3, #6
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	4413      	add	r3, r2
 800241c:	7a9b      	ldrb	r3, [r3, #10]
 800241e:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 7];
 8002420:	b21a      	sxth	r2, r3
 8002422:	7f7b      	ldrb	r3, [r7, #29]
 8002424:	3307      	adds	r3, #7
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	440b      	add	r3, r1
 800242a:	7a9b      	ldrb	r3, [r3, #10]
 800242c:	b21b      	sxth	r3, r3
 800242e:	4313      	orrs	r3, r2
 8002430:	b21a      	sxth	r2, r3
			tempOrder->startCoord.y = ((uint16_t) hxb->buffer[index + 6] << 8)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	805a      	strh	r2, [r3, #2]
			// end coordinate
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 8002436:	7f7b      	ldrb	r3, [r7, #29]
 8002438:	330a      	adds	r3, #10
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	7a9b      	ldrb	r3, [r3, #10]
 8002440:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 11];
 8002442:	b21a      	sxth	r2, r3
 8002444:	7f7b      	ldrb	r3, [r7, #29]
 8002446:	330b      	adds	r3, #11
 8002448:	6879      	ldr	r1, [r7, #4]
 800244a:	440b      	add	r3, r1
 800244c:	7a9b      	ldrb	r3, [r3, #10]
 800244e:	b21b      	sxth	r3, r3
 8002450:	4313      	orrs	r3, r2
 8002452:	b21a      	sxth	r2, r3
			tempOrder->destCoord.x = ((uint16_t) hxb->buffer[index + 10] << 8)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	809a      	strh	r2, [r3, #4]
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 8002458:	7f7b      	ldrb	r3, [r7, #29]
 800245a:	330e      	adds	r3, #14
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	7a9b      	ldrb	r3, [r3, #10]
 8002462:	021b      	lsls	r3, r3, #8
					| hxb->buffer[index + 15];
 8002464:	b21a      	sxth	r2, r3
 8002466:	7f7b      	ldrb	r3, [r7, #29]
 8002468:	330f      	adds	r3, #15
 800246a:	6879      	ldr	r1, [r7, #4]
 800246c:	440b      	add	r3, r1
 800246e:	7a9b      	ldrb	r3, [r3, #10]
 8002470:	b21b      	sxth	r3, r3
 8002472:	4313      	orrs	r3, r2
 8002474:	b21a      	sxth	r2, r3
			tempOrder->destCoord.y = ((uint16_t) hxb->buffer[index + 14] << 8)
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	80da      	strh	r2, [r3, #6]
			// time limit
			temp = hxb->buffer[index + 16];
 800247a:	7f7b      	ldrb	r3, [r7, #29]
 800247c:	3310      	adds	r3, #16
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	4413      	add	r3, r2
 8002482:	7a9b      	ldrb	r3, [r3, #10]
 8002484:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	021b      	lsls	r3, r3, #8
 800248a:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 17];
 800248c:	7f7b      	ldrb	r3, [r7, #29]
 800248e:	3311      	adds	r3, #17
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	4413      	add	r3, r2
 8002494:	7a9b      	ldrb	r3, [r3, #10]
 8002496:	461a      	mov	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	021b      	lsls	r3, r3, #8
 80024a2:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 18];
 80024a4:	7f7b      	ldrb	r3, [r7, #29]
 80024a6:	3312      	adds	r3, #18
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	4413      	add	r3, r2
 80024ac:	7a9b      	ldrb	r3, [r3, #10]
 80024ae:	461a      	mov	r2, r3
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	021b      	lsls	r3, r3, #8
 80024ba:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 19];
 80024bc:	7f7b      	ldrb	r3, [r7, #29]
 80024be:	3313      	adds	r3, #19
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	4413      	add	r3, r2
 80024c4:	7a9b      	ldrb	r3, [r3, #10]
 80024c6:	461a      	mov	r2, r3
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
			tempOrder->timeLimit = temp;
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	609a      	str	r2, [r3, #8]
			// reward
			temp = hxb->buffer[index + 20];
 80024d4:	7f7b      	ldrb	r3, [r7, #29]
 80024d6:	3314      	adds	r3, #20
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	4413      	add	r3, r2
 80024dc:	7a9b      	ldrb	r3, [r3, #10]
 80024de:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	021b      	lsls	r3, r3, #8
 80024e4:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 21];
 80024e6:	7f7b      	ldrb	r3, [r7, #29]
 80024e8:	3315      	adds	r3, #21
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	4413      	add	r3, r2
 80024ee:	7a9b      	ldrb	r3, [r3, #10]
 80024f0:	461a      	mov	r2, r3
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	021b      	lsls	r3, r3, #8
 80024fc:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 22];
 80024fe:	7f7b      	ldrb	r3, [r7, #29]
 8002500:	3316      	adds	r3, #22
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	7a9b      	ldrb	r3, [r3, #10]
 8002508:	461a      	mov	r2, r3
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
			temp <<= 8;
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	021b      	lsls	r3, r3, #8
 8002514:	613b      	str	r3, [r7, #16]
			temp |= hxb->buffer[index + 23];
 8002516:	7f7b      	ldrb	r3, [r7, #29]
 8002518:	3317      	adds	r3, #23
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	7a9b      	ldrb	r3, [r3, #10]
 8002520:	461a      	mov	r2, r3
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
			tempOrder->reward = *(float*) &temp;
 8002528:	f107 0310 	add.w	r3, r7, #16
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	615a      	str	r2, [r3, #20]
		}
	}

	// set up next DMA
	hxb->nextPackageLength = 6;		// header length
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2206      	movs	r2, #6
 8002536:	725a      	strb	r2, [r3, #9]
	hxb->nextPackageID = 0x00;		// the next one is header
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	721a      	strb	r2, [r3, #8]
	HAL_UART_Receive_DMA(hxb->uartPort, hxb->buffer, hxb->nextPackageLength);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f103 010a 	add.w	r1, r3, #10
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	7a5b      	ldrb	r3, [r3, #9]
 800254c:	b29b      	uxth	r3, r3
 800254e:	461a      	mov	r2, r3
 8002550:	f004 fe72 	bl	8007238 <HAL_UART_Receive_DMA>
}
 8002554:	bf00      	nop
 8002556:	3720      	adds	r7, #32
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20000bac 	.word	0x20000bac

08002560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002566:	f001 fbc7 	bl	8003cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800256a:	f000 f8c3 	bl	80026f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800256e:	f000 fcbd 	bl	8002eec <MX_GPIO_Init>
  MX_DMA_Init();
 8002572:	f000 fc95 	bl	8002ea0 <MX_DMA_Init>
  MX_I2C1_Init();
 8002576:	f000 f903 	bl	8002780 <MX_I2C1_Init>
  MX_TIM1_Init();
 800257a:	f000 f92f 	bl	80027dc <MX_TIM1_Init>
  MX_TIM2_Init();
 800257e:	f000 f9f1 	bl	8002964 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002582:	f000 fa43 	bl	8002a0c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002586:	f000 fa95 	bl	8002ab4 <MX_TIM4_Init>
  MX_TIM5_Init();
 800258a:	f000 fae7 	bl	8002b5c <MX_TIM5_Init>
  MX_TIM8_Init();
 800258e:	f000 fb6f 	bl	8002c70 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8002592:	f000 fc31 	bl	8002df8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002596:	f000 fc59 	bl	8002e4c <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800259a:	f000 fb33 	bl	8002c04 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
    //Motor init
	cmotor_lf.encoderInverted = 1;
 800259e:	4b48      	ldr	r3, [pc, #288]	; (80026c0 <main+0x160>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	cmotor_lb.encoderInverted = 1;
 80025a6:	4b47      	ldr	r3, [pc, #284]	; (80026c4 <main+0x164>)
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	HUAN_MOTOR1_Init();
 80025ae:	f000 fcf3 	bl	8002f98 <HUAN_MOTOR1_Init>
	HUAN_MOTOR2_Init();
 80025b2:	f000 fd25 	bl	8003000 <HUAN_MOTOR2_Init>
	HUAN_MOTOR3_Init();
 80025b6:	f000 fd57 	bl	8003068 <HUAN_MOTOR3_Init>
	HUAN_MOTOR4_Init();
 80025ba:	f000 fd89 	bl	80030d0 <HUAN_MOTOR4_Init>
	HUAN_IMU_Init();
 80025be:	f000 fdbb 	bl	8003138 <HUAN_IMU_Init>
	HUAN_ZIGBEE_Init();
 80025c2:	f000 fdc7 	bl	8003154 <HUAN_ZIGBEE_Init>
	ssd1306_Init();
 80025c6:	f000 fe49 	bl	800325c <ssd1306_Init>
	// tick per motor rev = 1080 (measured)
	// tick per rotor rev = 54 (calculated)
	// reduction ratio = 20 (given)

	//Set PID timer after data stables
	HAL_Delay(20);
 80025ca:	2014      	movs	r0, #20
 80025cc:	f001 fbf6 	bl	8003dbc <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim6);
 80025d0:	483d      	ldr	r0, [pc, #244]	; (80026c8 <main+0x168>)
 80025d2:	f003 fc19 	bl	8005e08 <HAL_TIM_Base_Start_IT>

	initangleZ = himu.theta[2];
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <main+0x16c>)
 80025d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025da:	4a3d      	ldr	r2, [pc, #244]	; (80026d0 <main+0x170>)
 80025dc:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	myCoord.x = 0;
 80025de:	4b3d      	ldr	r3, [pc, #244]	; (80026d4 <main+0x174>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	801a      	strh	r2, [r3, #0]
	myCoord.y = 0;
 80025e4:	4b3b      	ldr	r3, [pc, #236]	; (80026d4 <main+0x174>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	805a      	strh	r2, [r3, #2]
	Coordinate goal;
	goal.x = 10;
 80025ea:	230a      	movs	r3, #10
 80025ec:	803b      	strh	r3, [r7, #0]
	goal.y = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	807b      	strh	r3, [r7, #2]
	uint8_t isArrived = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	71fb      	strb	r3, [r7, #7]
//		HAL_Delay(1000);
//		chao_move_angle(90, 2000);

//    	isArrived = GotoDestination(goal); //暂时不用管，还没有调通
//    	if (isArrived == 1) break;
    	rotation_angle = himu.theta[2] - initangleZ;
 80025f6:	4b35      	ldr	r3, [pc, #212]	; (80026cc <main+0x16c>)
 80025f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fa:	4a35      	ldr	r2, [pc, #212]	; (80026d0 <main+0x170>)
 80025fc:	6812      	ldr	r2, [r2, #0]
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7fe fa33 	bl	8000a6c <__aeabi_fsub>
 8002606:	4603      	mov	r3, r0
 8002608:	461a      	mov	r2, r3
 800260a:	4b33      	ldr	r3, [pc, #204]	; (80026d8 <main+0x178>)
 800260c:	601a      	str	r2, [r3, #0]
    	while(rotation_angle < -180)
 800260e:	e009      	b.n	8002624 <main+0xc4>
    	{
    		rotation_angle += 360;
 8002610:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <main+0x178>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4931      	ldr	r1, [pc, #196]	; (80026dc <main+0x17c>)
 8002616:	4618      	mov	r0, r3
 8002618:	f7fe fa2a 	bl	8000a70 <__addsf3>
 800261c:	4603      	mov	r3, r0
 800261e:	461a      	mov	r2, r3
 8002620:	4b2d      	ldr	r3, [pc, #180]	; (80026d8 <main+0x178>)
 8002622:	601a      	str	r2, [r3, #0]
    	while(rotation_angle < -180)
 8002624:	4b2c      	ldr	r3, [pc, #176]	; (80026d8 <main+0x178>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	492d      	ldr	r1, [pc, #180]	; (80026e0 <main+0x180>)
 800262a:	4618      	mov	r0, r3
 800262c:	f7fe fcc6 	bl	8000fbc <__aeabi_fcmplt>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1ec      	bne.n	8002610 <main+0xb0>
    	}
    	while(rotation_angle > 180)
 8002636:	e009      	b.n	800264c <main+0xec>
    	{
    		rotation_angle -= 360;
 8002638:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <main+0x178>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4927      	ldr	r1, [pc, #156]	; (80026dc <main+0x17c>)
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fa14 	bl	8000a6c <__aeabi_fsub>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	4b23      	ldr	r3, [pc, #140]	; (80026d8 <main+0x178>)
 800264a:	601a      	str	r2, [r3, #0]
    	while(rotation_angle > 180)
 800264c:	4b22      	ldr	r3, [pc, #136]	; (80026d8 <main+0x178>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4924      	ldr	r1, [pc, #144]	; (80026e4 <main+0x184>)
 8002652:	4618      	mov	r0, r3
 8002654:	f7fe fcd0 	bl	8000ff8 <__aeabi_fcmpgt>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1ec      	bne.n	8002638 <main+0xd8>
    	}

		while(!gameStatus){		// if the game is not running
 800265e:	e008      	b.n	8002672 <main+0x112>
	    	LED1_ON;
 8002660:	2201      	movs	r2, #1
 8002662:	2101      	movs	r1, #1
 8002664:	4820      	ldr	r0, [pc, #128]	; (80026e8 <main+0x188>)
 8002666:	f002 faf1 	bl	8004c4c <HAL_GPIO_WritePin>
			HAL_Delay(100);
 800266a:	2064      	movs	r0, #100	; 0x64
 800266c:	f001 fba6 	bl	8003dbc <HAL_Delay>
			break;
 8002670:	e003      	b.n	800267a <main+0x11a>
		while(!gameStatus){		// if the game is not running
 8002672:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <main+0x18c>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0f2      	beq.n	8002660 <main+0x100>
		}

		while (gameStage == 0) {		// pre-match
 800267a:	e003      	b.n	8002684 <main+0x124>
			if (!gameStatus)	// if the game stopped
 800267c:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <main+0x18c>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d004      	beq.n	800268e <main+0x12e>
		while (gameStage == 0) {		// pre-match
 8002684:	4b1a      	ldr	r3, [pc, #104]	; (80026f0 <main+0x190>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f7      	beq.n	800267c <main+0x11c>
 800268c:	e005      	b.n	800269a <main+0x13a>
				break;
 800268e:	bf00      	nop
			// do some initialization

			// find angle offset
		}

		while (gameStage == 1){			// first-half
 8002690:	e003      	b.n	800269a <main+0x13a>
			if (!gameStatus)	// if the game stopped
 8002692:	4b16      	ldr	r3, [pc, #88]	; (80026ec <main+0x18c>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d004      	beq.n	80026a4 <main+0x144>
		while (gameStage == 1){			// first-half
 800269a:	4b15      	ldr	r3, [pc, #84]	; (80026f0 <main+0x190>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d0f7      	beq.n	8002692 <main+0x132>
 80026a2:	e005      	b.n	80026b0 <main+0x150>
				break;
 80026a4:	bf00      	nop

		}

		while (gameStage == 2){			// second-half
 80026a6:	e003      	b.n	80026b0 <main+0x150>
			if (!gameStatus)	// if the game stopped
 80026a8:	4b10      	ldr	r3, [pc, #64]	; (80026ec <main+0x18c>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d004      	beq.n	80026ba <main+0x15a>
		while (gameStage == 2){			// second-half
 80026b0:	4b0f      	ldr	r3, [pc, #60]	; (80026f0 <main+0x190>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d0f7      	beq.n	80026a8 <main+0x148>
 80026b8:	e79d      	b.n	80025f6 <main+0x96>
				break;
 80026ba:	bf00      	nop
    	rotation_angle = himu.theta[2] - initangleZ;
 80026bc:	e79b      	b.n	80025f6 <main+0x96>
 80026be:	bf00      	nop
 80026c0:	2000098c 	.word	0x2000098c
 80026c4:	20000a04 	.word	0x20000a04
 80026c8:	200007ec 	.word	0x200007ec
 80026cc:	20000a7c 	.word	0x20000a7c
 80026d0:	20000bc4 	.word	0x20000bc4
 80026d4:	20000bc0 	.word	0x20000bc0
 80026d8:	20000bc8 	.word	0x20000bc8
 80026dc:	43b40000 	.word	0x43b40000
 80026e0:	c3340000 	.word	0xc3340000
 80026e4:	43340000 	.word	0x43340000
 80026e8:	40010c00 	.word	0x40010c00
 80026ec:	20000b61 	.word	0x20000b61
 80026f0:	20000b60 	.word	0x20000b60

080026f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b090      	sub	sp, #64	; 0x40
 80026f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026fa:	f107 0318 	add.w	r3, r7, #24
 80026fe:	2228      	movs	r2, #40	; 0x28
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f005 fb74 	bl	8007df0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002708:	1d3b      	adds	r3, r7, #4
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
 8002714:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002716:	2301      	movs	r3, #1
 8002718:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800271a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800271e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002724:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002726:	2301      	movs	r3, #1
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800272a:	2302      	movs	r3, #2
 800272c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800272e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002732:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002734:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002738:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800273a:	f107 0318 	add.w	r3, r7, #24
 800273e:	4618      	mov	r0, r3
 8002740:	f002 fef6 	bl	8005530 <HAL_RCC_OscConfig>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800274a:	f000 fd49 	bl	80031e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274e:	230f      	movs	r3, #15
 8002750:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002752:	2302      	movs	r3, #2
 8002754:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002756:	2300      	movs	r3, #0
 8002758:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800275a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800275e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	2102      	movs	r1, #2
 8002768:	4618      	mov	r0, r3
 800276a:	f003 f963 	bl	8005a34 <HAL_RCC_ClockConfig>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002774:	f000 fd34 	bl	80031e0 <Error_Handler>
  }
}
 8002778:	bf00      	nop
 800277a:	3740      	adds	r7, #64	; 0x40
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002784:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <MX_I2C1_Init+0x50>)
 8002786:	4a13      	ldr	r2, [pc, #76]	; (80027d4 <MX_I2C1_Init+0x54>)
 8002788:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800278a:	4b11      	ldr	r3, [pc, #68]	; (80027d0 <MX_I2C1_Init+0x50>)
 800278c:	4a12      	ldr	r2, [pc, #72]	; (80027d8 <MX_I2C1_Init+0x58>)
 800278e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002790:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <MX_I2C1_Init+0x50>)
 8002792:	2200      	movs	r2, #0
 8002794:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002796:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <MX_I2C1_Init+0x50>)
 8002798:	2200      	movs	r2, #0
 800279a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800279c:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <MX_I2C1_Init+0x50>)
 800279e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027a2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80027a4:	4b0a      	ldr	r3, [pc, #40]	; (80027d0 <MX_I2C1_Init+0x50>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <MX_I2C1_Init+0x50>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027b0:	4b07      	ldr	r3, [pc, #28]	; (80027d0 <MX_I2C1_Init+0x50>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <MX_I2C1_Init+0x50>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80027bc:	4804      	ldr	r0, [pc, #16]	; (80027d0 <MX_I2C1_Init+0x50>)
 80027be:	f002 fa5d 	bl	8004c7c <HAL_I2C_Init>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80027c8:	f000 fd0a 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000630 	.word	0x20000630
 80027d4:	40005400 	.word	0x40005400
 80027d8:	000186a0 	.word	0x000186a0

080027dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b096      	sub	sp, #88	; 0x58
 80027e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	609a      	str	r2, [r3, #8]
 80027ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
 8002808:	611a      	str	r2, [r3, #16]
 800280a:	615a      	str	r2, [r3, #20]
 800280c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800280e:	1d3b      	adds	r3, r7, #4
 8002810:	2220      	movs	r2, #32
 8002812:	2100      	movs	r1, #0
 8002814:	4618      	mov	r0, r3
 8002816:	f005 faeb 	bl	8007df0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800281a:	4b50      	ldr	r3, [pc, #320]	; (800295c <MX_TIM1_Init+0x180>)
 800281c:	4a50      	ldr	r2, [pc, #320]	; (8002960 <MX_TIM1_Init+0x184>)
 800281e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002820:	4b4e      	ldr	r3, [pc, #312]	; (800295c <MX_TIM1_Init+0x180>)
 8002822:	2200      	movs	r2, #0
 8002824:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002826:	4b4d      	ldr	r3, [pc, #308]	; (800295c <MX_TIM1_Init+0x180>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800282c:	4b4b      	ldr	r3, [pc, #300]	; (800295c <MX_TIM1_Init+0x180>)
 800282e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002832:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002834:	4b49      	ldr	r3, [pc, #292]	; (800295c <MX_TIM1_Init+0x180>)
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800283a:	4b48      	ldr	r3, [pc, #288]	; (800295c <MX_TIM1_Init+0x180>)
 800283c:	2200      	movs	r2, #0
 800283e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002840:	4b46      	ldr	r3, [pc, #280]	; (800295c <MX_TIM1_Init+0x180>)
 8002842:	2200      	movs	r2, #0
 8002844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002846:	4845      	ldr	r0, [pc, #276]	; (800295c <MX_TIM1_Init+0x180>)
 8002848:	f003 fa8e 	bl	8005d68 <HAL_TIM_Base_Init>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002852:	f000 fcc5 	bl	80031e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002856:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800285a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800285c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002860:	4619      	mov	r1, r3
 8002862:	483e      	ldr	r0, [pc, #248]	; (800295c <MX_TIM1_Init+0x180>)
 8002864:	f003 ff38 	bl	80066d8 <HAL_TIM_ConfigClockSource>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800286e:	f000 fcb7 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002872:	483a      	ldr	r0, [pc, #232]	; (800295c <MX_TIM1_Init+0x180>)
 8002874:	f003 fb28 	bl	8005ec8 <HAL_TIM_PWM_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800287e:	f000 fcaf 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002882:	2300      	movs	r3, #0
 8002884:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002886:	2300      	movs	r3, #0
 8002888:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800288a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800288e:	4619      	mov	r1, r3
 8002890:	4832      	ldr	r0, [pc, #200]	; (800295c <MX_TIM1_Init+0x180>)
 8002892:	f004 faf3 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d001      	beq.n	80028a0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800289c:	f000 fca0 	bl	80031e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028a0:	2360      	movs	r3, #96	; 0x60
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80028ac:	2300      	movs	r3, #0
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028b0:	2300      	movs	r3, #0
 80028b2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028b4:	2300      	movs	r3, #0
 80028b6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028b8:	2300      	movs	r3, #0
 80028ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c0:	2200      	movs	r2, #0
 80028c2:	4619      	mov	r1, r3
 80028c4:	4825      	ldr	r0, [pc, #148]	; (800295c <MX_TIM1_Init+0x180>)
 80028c6:	f003 fe49 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80028d0:	f000 fc86 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028d8:	2204      	movs	r2, #4
 80028da:	4619      	mov	r1, r3
 80028dc:	481f      	ldr	r0, [pc, #124]	; (800295c <MX_TIM1_Init+0x180>)
 80028de:	f003 fe3d 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80028e8:	f000 fc7a 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028f0:	2208      	movs	r2, #8
 80028f2:	4619      	mov	r1, r3
 80028f4:	4819      	ldr	r0, [pc, #100]	; (800295c <MX_TIM1_Init+0x180>)
 80028f6:	f003 fe31 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002900:	f000 fc6e 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002904:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002908:	220c      	movs	r2, #12
 800290a:	4619      	mov	r1, r3
 800290c:	4813      	ldr	r0, [pc, #76]	; (800295c <MX_TIM1_Init+0x180>)
 800290e:	f003 fe25 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8002918:	f000 fc62 	bl	80031e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800291c:	2300      	movs	r3, #0
 800291e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002920:	2300      	movs	r3, #0
 8002922:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002928:	2300      	movs	r3, #0
 800292a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002930:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002934:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002936:	2300      	movs	r3, #0
 8002938:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800293a:	1d3b      	adds	r3, r7, #4
 800293c:	4619      	mov	r1, r3
 800293e:	4807      	ldr	r0, [pc, #28]	; (800295c <MX_TIM1_Init+0x180>)
 8002940:	f004 fb08 	bl	8006f54 <HAL_TIMEx_ConfigBreakDeadTime>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800294a:	f000 fc49 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800294e:	4803      	ldr	r0, [pc, #12]	; (800295c <MX_TIM1_Init+0x180>)
 8002950:	f000 ff2a 	bl	80037a8 <HAL_TIM_MspPostInit>

}
 8002954:	bf00      	nop
 8002956:	3758      	adds	r7, #88	; 0x58
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	20000684 	.word	0x20000684
 8002960:	40012c00 	.word	0x40012c00

08002964 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08c      	sub	sp, #48	; 0x30
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800296a:	f107 030c 	add.w	r3, r7, #12
 800296e:	2224      	movs	r2, #36	; 0x24
 8002970:	2100      	movs	r1, #0
 8002972:	4618      	mov	r0, r3
 8002974:	f005 fa3c 	bl	8007df0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002978:	1d3b      	adds	r3, r7, #4
 800297a:	2200      	movs	r2, #0
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002980:	4b21      	ldr	r3, [pc, #132]	; (8002a08 <MX_TIM2_Init+0xa4>)
 8002982:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002986:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002988:	4b1f      	ldr	r3, [pc, #124]	; (8002a08 <MX_TIM2_Init+0xa4>)
 800298a:	2200      	movs	r2, #0
 800298c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800298e:	4b1e      	ldr	r3, [pc, #120]	; (8002a08 <MX_TIM2_Init+0xa4>)
 8002990:	2200      	movs	r2, #0
 8002992:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002994:	4b1c      	ldr	r3, [pc, #112]	; (8002a08 <MX_TIM2_Init+0xa4>)
 8002996:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800299a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800299c:	4b1a      	ldr	r3, [pc, #104]	; (8002a08 <MX_TIM2_Init+0xa4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029a2:	4b19      	ldr	r3, [pc, #100]	; (8002a08 <MX_TIM2_Init+0xa4>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80029a8:	2301      	movs	r3, #1
 80029aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029ac:	2300      	movs	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029b0:	2301      	movs	r3, #1
 80029b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029c0:	2301      	movs	r3, #1
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029c4:	2300      	movs	r3, #0
 80029c6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80029cc:	f107 030c 	add.w	r3, r7, #12
 80029d0:	4619      	mov	r1, r3
 80029d2:	480d      	ldr	r0, [pc, #52]	; (8002a08 <MX_TIM2_Init+0xa4>)
 80029d4:	f003 fb8a 	bl	80060ec <HAL_TIM_Encoder_Init>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80029de:	f000 fbff 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029e2:	2300      	movs	r3, #0
 80029e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029ea:	1d3b      	adds	r3, r7, #4
 80029ec:	4619      	mov	r1, r3
 80029ee:	4806      	ldr	r0, [pc, #24]	; (8002a08 <MX_TIM2_Init+0xa4>)
 80029f0:	f004 fa44 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80029fa:	f000 fbf1 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80029fe:	bf00      	nop
 8002a00:	3730      	adds	r7, #48	; 0x30
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	200006cc 	.word	0x200006cc

08002a0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b08c      	sub	sp, #48	; 0x30
 8002a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a12:	f107 030c 	add.w	r3, r7, #12
 8002a16:	2224      	movs	r2, #36	; 0x24
 8002a18:	2100      	movs	r1, #0
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f005 f9e8 	bl	8007df0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a20:	1d3b      	adds	r3, r7, #4
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a28:	4b20      	ldr	r3, [pc, #128]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a2a:	4a21      	ldr	r2, [pc, #132]	; (8002ab0 <MX_TIM3_Init+0xa4>)
 8002a2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002a2e:	4b1f      	ldr	r3, [pc, #124]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a34:	4b1d      	ldr	r3, [pc, #116]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a3a:	4b1c      	ldr	r3, [pc, #112]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a42:	4b1a      	ldr	r3, [pc, #104]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a48:	4b18      	ldr	r3, [pc, #96]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002a56:	2301      	movs	r3, #1
 8002a58:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002a62:	2300      	movs	r3, #0
 8002a64:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002a66:	2301      	movs	r3, #1
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002a72:	f107 030c 	add.w	r3, r7, #12
 8002a76:	4619      	mov	r1, r3
 8002a78:	480c      	ldr	r0, [pc, #48]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a7a:	f003 fb37 	bl	80060ec <HAL_TIM_Encoder_Init>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002a84:	f000 fbac 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a90:	1d3b      	adds	r3, r7, #4
 8002a92:	4619      	mov	r1, r3
 8002a94:	4805      	ldr	r0, [pc, #20]	; (8002aac <MX_TIM3_Init+0xa0>)
 8002a96:	f004 f9f1 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002aa0:	f000 fb9e 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002aa4:	bf00      	nop
 8002aa6:	3730      	adds	r7, #48	; 0x30
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000714 	.word	0x20000714
 8002ab0:	40000400 	.word	0x40000400

08002ab4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08c      	sub	sp, #48	; 0x30
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	2224      	movs	r2, #36	; 0x24
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f005 f994 	bl	8007df0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac8:	1d3b      	adds	r3, r7, #4
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002ad0:	4b20      	ldr	r3, [pc, #128]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002ad2:	4a21      	ldr	r2, [pc, #132]	; (8002b58 <MX_TIM4_Init+0xa4>)
 8002ad4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002ad6:	4b1f      	ldr	r3, [pc, #124]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b1d      	ldr	r3, [pc, #116]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002ae2:	4b1c      	ldr	r3, [pc, #112]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002ae4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ae8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aea:	4b1a      	ldr	r3, [pc, #104]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af0:	4b18      	ldr	r3, [pc, #96]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002af6:	2301      	movs	r3, #1
 8002af8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002afe:	2301      	movs	r3, #1
 8002b00:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b02:	2300      	movs	r3, #0
 8002b04:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b12:	2300      	movs	r3, #0
 8002b14:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002b16:	2300      	movs	r3, #0
 8002b18:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002b1a:	f107 030c 	add.w	r3, r7, #12
 8002b1e:	4619      	mov	r1, r3
 8002b20:	480c      	ldr	r0, [pc, #48]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002b22:	f003 fae3 	bl	80060ec <HAL_TIM_Encoder_Init>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002b2c:	f000 fb58 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b30:	2300      	movs	r3, #0
 8002b32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b38:	1d3b      	adds	r3, r7, #4
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4805      	ldr	r0, [pc, #20]	; (8002b54 <MX_TIM4_Init+0xa0>)
 8002b3e:	f004 f99d 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002b48:	f000 fb4a 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002b4c:	bf00      	nop
 8002b4e:	3730      	adds	r7, #48	; 0x30
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	2000075c 	.word	0x2000075c
 8002b58:	40000800 	.word	0x40000800

08002b5c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08c      	sub	sp, #48	; 0x30
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002b62:	f107 030c 	add.w	r3, r7, #12
 8002b66:	2224      	movs	r2, #36	; 0x24
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f005 f940 	bl	8007df0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b70:	1d3b      	adds	r3, r7, #4
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002b78:	4b20      	ldr	r3, [pc, #128]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b7a:	4a21      	ldr	r2, [pc, #132]	; (8002c00 <MX_TIM5_Init+0xa4>)
 8002b7c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b84:	4b1d      	ldr	r3, [pc, #116]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002b8a:	4b1c      	ldr	r3, [pc, #112]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b90:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b98:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002baa:	2300      	movs	r3, #0
 8002bac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002bc2:	f107 030c 	add.w	r3, r7, #12
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	480c      	ldr	r0, [pc, #48]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002bca:	f003 fa8f 	bl	80060ec <HAL_TIM_Encoder_Init>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d001      	beq.n	8002bd8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002bd4:	f000 fb04 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002be0:	1d3b      	adds	r3, r7, #4
 8002be2:	4619      	mov	r1, r3
 8002be4:	4805      	ldr	r0, [pc, #20]	; (8002bfc <MX_TIM5_Init+0xa0>)
 8002be6:	f004 f949 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8002bf0:	f000 faf6 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002bf4:	bf00      	nop
 8002bf6:	3730      	adds	r7, #48	; 0x30
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	200007a4 	.word	0x200007a4
 8002c00:	40000c00 	.word	0x40000c00

08002c04 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c0a:	463b      	mov	r3, r7
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002c12:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c14:	4a15      	ldr	r2, [pc, #84]	; (8002c6c <MX_TIM6_Init+0x68>)
 8002c16:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72 - 1;
 8002c18:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c1a:	2247      	movs	r2, #71	; 0x47
 8002c1c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 50000;
 8002c24:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c26:	f24c 3250 	movw	r2, #50000	; 0xc350
 8002c2a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c2c:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c32:	480d      	ldr	r0, [pc, #52]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c34:	f003 f898 	bl	8005d68 <HAL_TIM_Base_Init>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d001      	beq.n	8002c42 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002c3e:	f000 facf 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	4806      	ldr	r0, [pc, #24]	; (8002c68 <MX_TIM6_Init+0x64>)
 8002c50:	f004 f914 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002c5a:	f000 fac1 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	200007ec 	.word	0x200007ec
 8002c6c:	40001000 	.word	0x40001000

08002c70 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b096      	sub	sp, #88	; 0x58
 8002c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	609a      	str	r2, [r3, #8]
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	611a      	str	r2, [r3, #16]
 8002c9e:	615a      	str	r2, [r3, #20]
 8002ca0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	2100      	movs	r1, #0
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f005 f8a1 	bl	8007df0 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002cae:	4b50      	ldr	r3, [pc, #320]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cb0:	4a50      	ldr	r2, [pc, #320]	; (8002df4 <MX_TIM8_Init+0x184>)
 8002cb2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002cb4:	4b4e      	ldr	r3, [pc, #312]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cba:	4b4d      	ldr	r3, [pc, #308]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002cc0:	4b4b      	ldr	r3, [pc, #300]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002cc6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc8:	4b49      	ldr	r3, [pc, #292]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002cce:	4b48      	ldr	r3, [pc, #288]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd4:	4b46      	ldr	r3, [pc, #280]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002cda:	4845      	ldr	r0, [pc, #276]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cdc:	f003 f844 	bl	8005d68 <HAL_TIM_Base_Init>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8002ce6:	f000 fa7b 	bl	80031e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cee:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002cf0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	483e      	ldr	r0, [pc, #248]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002cf8:	f003 fcee 	bl	80066d8 <HAL_TIM_ConfigClockSource>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002d02:	f000 fa6d 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002d06:	483a      	ldr	r0, [pc, #232]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002d08:	f003 f8de 	bl	8005ec8 <HAL_TIM_PWM_Init>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d001      	beq.n	8002d16 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002d12:	f000 fa65 	bl	80031e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d16:	2300      	movs	r3, #0
 8002d18:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002d1e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002d22:	4619      	mov	r1, r3
 8002d24:	4832      	ldr	r0, [pc, #200]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002d26:	f004 f8a9 	bl	8006e7c <HAL_TIMEx_MasterConfigSynchronization>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002d30:	f000 fa56 	bl	80031e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d34:	2360      	movs	r3, #96	; 0x60
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002d40:	2300      	movs	r3, #0
 8002d42:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d44:	2300      	movs	r3, #0
 8002d46:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d54:	2200      	movs	r2, #0
 8002d56:	4619      	mov	r1, r3
 8002d58:	4825      	ldr	r0, [pc, #148]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002d5a:	f003 fbff 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d001      	beq.n	8002d68 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8002d64:	f000 fa3c 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	4619      	mov	r1, r3
 8002d70:	481f      	ldr	r0, [pc, #124]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002d72:	f003 fbf3 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8002d7c:	f000 fa30 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d84:	2208      	movs	r2, #8
 8002d86:	4619      	mov	r1, r3
 8002d88:	4819      	ldr	r0, [pc, #100]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002d8a:	f003 fbe7 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8002d94:	f000 fa24 	bl	80031e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d9c:	220c      	movs	r2, #12
 8002d9e:	4619      	mov	r1, r3
 8002da0:	4813      	ldr	r0, [pc, #76]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002da2:	f003 fbdb 	bl	800655c <HAL_TIM_PWM_ConfigChannel>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8002dac:	f000 fa18 	bl	80031e0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002db0:	2300      	movs	r3, #0
 8002db2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002db4:	2300      	movs	r3, #0
 8002db6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002dc8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002dce:	1d3b      	adds	r3, r7, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4807      	ldr	r0, [pc, #28]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002dd4:	f004 f8be 	bl	8006f54 <HAL_TIMEx_ConfigBreakDeadTime>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8002dde:	f000 f9ff 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002de2:	4803      	ldr	r0, [pc, #12]	; (8002df0 <MX_TIM8_Init+0x180>)
 8002de4:	f000 fce0 	bl	80037a8 <HAL_TIM_MspPostInit>

}
 8002de8:	bf00      	nop
 8002dea:	3758      	adds	r7, #88	; 0x58
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	20000834 	.word	0x20000834
 8002df4:	40013400 	.word	0x40013400

08002df8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002dfe:	4a12      	ldr	r2, [pc, #72]	; (8002e48 <MX_USART2_UART_Init+0x50>)
 8002e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0a:	4b0e      	ldr	r3, [pc, #56]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e16:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e1c:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e1e:	220c      	movs	r2, #12
 8002e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e22:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e2e:	4805      	ldr	r0, [pc, #20]	; (8002e44 <MX_USART2_UART_Init+0x4c>)
 8002e30:	f004 f8f3 	bl	800701a <HAL_UART_Init>
 8002e34:	4603      	mov	r3, r0
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e3a:	f000 f9d1 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	2000087c 	.word	0x2000087c
 8002e48:	40004400 	.word	0x40004400

08002e4c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e50:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e52:	4a12      	ldr	r2, [pc, #72]	; (8002e9c <MX_USART3_UART_Init+0x50>)
 8002e54:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e5c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e5e:	4b0e      	ldr	r3, [pc, #56]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e64:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e6a:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e70:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e72:	220c      	movs	r2, #12
 8002e74:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e76:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e7c:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e82:	4805      	ldr	r0, [pc, #20]	; (8002e98 <MX_USART3_UART_Init+0x4c>)
 8002e84:	f004 f8c9 	bl	800701a <HAL_UART_Init>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e8e:	f000 f9a7 	bl	80031e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	200008c0 	.word	0x200008c0
 8002e9c:	40004800 	.word	0x40004800

08002ea0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b082      	sub	sp, #8
 8002ea4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ea6:	4b10      	ldr	r3, [pc, #64]	; (8002ee8 <MX_DMA_Init+0x48>)
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	4a0f      	ldr	r2, [pc, #60]	; (8002ee8 <MX_DMA_Init+0x48>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	6153      	str	r3, [r2, #20]
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ee8 <MX_DMA_Init+0x48>)
 8002eb4:	695b      	ldr	r3, [r3, #20]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2102      	movs	r1, #2
 8002ec2:	200d      	movs	r0, #13
 8002ec4:	f001 f875 	bl	8003fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002ec8:	200d      	movs	r0, #13
 8002eca:	f001 f88e 	bl	8003fea <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 2, 0);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2102      	movs	r1, #2
 8002ed2:	2010      	movs	r0, #16
 8002ed4:	f001 f86d 	bl	8003fb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002ed8:	2010      	movs	r0, #16
 8002eda:	f001 f886 	bl	8003fea <HAL_NVIC_EnableIRQ>

}
 8002ede:	bf00      	nop
 8002ee0:	3708      	adds	r7, #8
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40021000 	.word	0x40021000

08002eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b088      	sub	sp, #32
 8002ef0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef2:	f107 0310 	add.w	r3, r7, #16
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f00:	4b23      	ldr	r3, [pc, #140]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	4a22      	ldr	r2, [pc, #136]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f06:	f043 0320 	orr.w	r3, r3, #32
 8002f0a:	6193      	str	r3, [r2, #24]
 8002f0c:	4b20      	ldr	r3, [pc, #128]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	f003 0320 	and.w	r3, r3, #32
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f18:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	4a1c      	ldr	r2, [pc, #112]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f1e:	f043 0304 	orr.w	r3, r3, #4
 8002f22:	6193      	str	r3, [r2, #24]
 8002f24:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	60bb      	str	r3, [r7, #8]
 8002f2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f30:	4b17      	ldr	r3, [pc, #92]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	4a16      	ldr	r2, [pc, #88]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f36:	f043 0308 	orr.w	r3, r3, #8
 8002f3a:	6193      	str	r3, [r2, #24]
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	607b      	str	r3, [r7, #4]
 8002f46:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f48:	4b11      	ldr	r3, [pc, #68]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f4a:	699b      	ldr	r3, [r3, #24]
 8002f4c:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f4e:	f043 0310 	orr.w	r3, r3, #16
 8002f52:	6193      	str	r3, [r2, #24]
 8002f54:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <MX_GPIO_Init+0xa4>)
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	603b      	str	r3, [r7, #0]
 8002f5e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8002f60:	2200      	movs	r2, #0
 8002f62:	2107      	movs	r1, #7
 8002f64:	480b      	ldr	r0, [pc, #44]	; (8002f94 <MX_GPIO_Init+0xa8>)
 8002f66:	f001 fe71 	bl	8004c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 8002f6a:	2307      	movs	r3, #7
 8002f6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f76:	2302      	movs	r3, #2
 8002f78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f7a:	f107 0310 	add.w	r3, r7, #16
 8002f7e:	4619      	mov	r1, r3
 8002f80:	4804      	ldr	r0, [pc, #16]	; (8002f94 <MX_GPIO_Init+0xa8>)
 8002f82:	f001 fccf 	bl	8004924 <HAL_GPIO_Init>

}
 8002f86:	bf00      	nop
 8002f88:	3720      	adds	r7, #32
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000
 8002f94:	40010c00 	.word	0x40010c00

08002f98 <HUAN_MOTOR1_Init>:

/* USER CODE BEGIN 4 */

static void HUAN_MOTOR1_Init(void) {
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	af00      	add	r7, sp, #0
	cmotor_lf.counter = &htim2;
 8002f9c:	4b11      	ldr	r3, [pc, #68]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002f9e:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <HUAN_MOTOR1_Init+0x50>)
 8002fa0:	601a      	str	r2, [r3, #0]
	cmotor_lf.dt = 0.05;
 8002fa2:	4b10      	ldr	r3, [pc, #64]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fa4:	4a11      	ldr	r2, [pc, #68]	; (8002fec <HUAN_MOTOR1_Init+0x54>)
 8002fa6:	621a      	str	r2, [r3, #32]
	cmotor_lf.posTimer = &htim1;
 8002fa8:	4b0e      	ldr	r3, [pc, #56]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002faa:	4a11      	ldr	r2, [pc, #68]	; (8002ff0 <HUAN_MOTOR1_Init+0x58>)
 8002fac:	605a      	str	r2, [r3, #4]
	cmotor_lf.pos_channel = TIM_CHANNEL_4;
 8002fae:	4b0d      	ldr	r3, [pc, #52]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fb0:	220c      	movs	r2, #12
 8002fb2:	60da      	str	r2, [r3, #12]
//	cmotor_lf.pos_channel = TIM_CHANNEL_3;
	cmotor_lf.negTimer = &htim1;
 8002fb4:	4b0b      	ldr	r3, [pc, #44]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fb6:	4a0e      	ldr	r2, [pc, #56]	; (8002ff0 <HUAN_MOTOR1_Init+0x58>)
 8002fb8:	609a      	str	r2, [r3, #8]
	cmotor_lf.neg_channel = TIM_CHANNEL_3;
 8002fba:	4b0a      	ldr	r3, [pc, #40]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fbc:	2208      	movs	r2, #8
 8002fbe:	611a      	str	r2, [r3, #16]
//	cmotor_lf.neg_channel = TIM_CHANNEL_4;
	cmotor_lf.encoderInverted = 1;
 8002fc0:	4b08      	ldr	r3, [pc, #32]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	cmotor_lf.kp = 0.0003;
 8002fc8:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fca:	4a0a      	ldr	r2, [pc, #40]	; (8002ff4 <HUAN_MOTOR1_Init+0x5c>)
 8002fcc:	615a      	str	r2, [r3, #20]
	cmotor_lf.ki = 0.00002;
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fd0:	4a09      	ldr	r2, [pc, #36]	; (8002ff8 <HUAN_MOTOR1_Init+0x60>)
 8002fd2:	619a      	str	r2, [r3, #24]
	cmotor_lf.kd = 0.00006;
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fd6:	4a09      	ldr	r2, [pc, #36]	; (8002ffc <HUAN_MOTOR1_Init+0x64>)
 8002fd8:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_lf);
 8002fda:	4802      	ldr	r0, [pc, #8]	; (8002fe4 <HUAN_MOTOR1_Init+0x4c>)
 8002fdc:	f7fe fbc8 	bl	8001770 <huansic_motor_init>
}
 8002fe0:	bf00      	nop
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	2000098c 	.word	0x2000098c
 8002fe8:	200006cc 	.word	0x200006cc
 8002fec:	3d4ccccd 	.word	0x3d4ccccd
 8002ff0:	20000684 	.word	0x20000684
 8002ff4:	399d4952 	.word	0x399d4952
 8002ff8:	37a7c5ac 	.word	0x37a7c5ac
 8002ffc:	387ba882 	.word	0x387ba882

08003000 <HUAN_MOTOR2_Init>:

static void HUAN_MOTOR2_Init(void) {
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	cmotor_rf.counter = &htim4;
 8003004:	4b11      	ldr	r3, [pc, #68]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003006:	4a12      	ldr	r2, [pc, #72]	; (8003050 <HUAN_MOTOR2_Init+0x50>)
 8003008:	601a      	str	r2, [r3, #0]
	cmotor_rf.dt = 0.05;
 800300a:	4b10      	ldr	r3, [pc, #64]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 800300c:	4a11      	ldr	r2, [pc, #68]	; (8003054 <HUAN_MOTOR2_Init+0x54>)
 800300e:	621a      	str	r2, [r3, #32]
	cmotor_rf.posTimer = &htim1;
 8003010:	4b0e      	ldr	r3, [pc, #56]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003012:	4a11      	ldr	r2, [pc, #68]	; (8003058 <HUAN_MOTOR2_Init+0x58>)
 8003014:	605a      	str	r2, [r3, #4]
	cmotor_rf.pos_channel = TIM_CHANNEL_1;
 8003016:	4b0d      	ldr	r3, [pc, #52]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003018:	2200      	movs	r2, #0
 800301a:	60da      	str	r2, [r3, #12]
	cmotor_rf.negTimer = &htim1;
 800301c:	4b0b      	ldr	r3, [pc, #44]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 800301e:	4a0e      	ldr	r2, [pc, #56]	; (8003058 <HUAN_MOTOR2_Init+0x58>)
 8003020:	609a      	str	r2, [r3, #8]
	cmotor_rf.neg_channel = TIM_CHANNEL_2;
 8003022:	4b0a      	ldr	r3, [pc, #40]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003024:	2204      	movs	r2, #4
 8003026:	611a      	str	r2, [r3, #16]
	cmotor_rf.encoderInverted = 0;
 8003028:	4b08      	ldr	r3, [pc, #32]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	cmotor_rf.kp = 0.0003;
 8003030:	4b06      	ldr	r3, [pc, #24]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003032:	4a0a      	ldr	r2, [pc, #40]	; (800305c <HUAN_MOTOR2_Init+0x5c>)
 8003034:	615a      	str	r2, [r3, #20]
	cmotor_rf.ki = 0.00002;
 8003036:	4b05      	ldr	r3, [pc, #20]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003038:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HUAN_MOTOR2_Init+0x60>)
 800303a:	619a      	str	r2, [r3, #24]
	cmotor_rf.kd = 0.00006;
 800303c:	4b03      	ldr	r3, [pc, #12]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 800303e:	4a09      	ldr	r2, [pc, #36]	; (8003064 <HUAN_MOTOR2_Init+0x64>)
 8003040:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_rf);
 8003042:	4802      	ldr	r0, [pc, #8]	; (800304c <HUAN_MOTOR2_Init+0x4c>)
 8003044:	f7fe fb94 	bl	8001770 <huansic_motor_init>
}
 8003048:	bf00      	nop
 800304a:	bd80      	pop	{r7, pc}
 800304c:	200009c8 	.word	0x200009c8
 8003050:	2000075c 	.word	0x2000075c
 8003054:	3d4ccccd 	.word	0x3d4ccccd
 8003058:	20000684 	.word	0x20000684
 800305c:	399d4952 	.word	0x399d4952
 8003060:	37a7c5ac 	.word	0x37a7c5ac
 8003064:	387ba882 	.word	0x387ba882

08003068 <HUAN_MOTOR3_Init>:

static void HUAN_MOTOR3_Init(void) {
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
	cmotor_lb.counter = &htim3;
 800306c:	4b11      	ldr	r3, [pc, #68]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 800306e:	4a12      	ldr	r2, [pc, #72]	; (80030b8 <HUAN_MOTOR3_Init+0x50>)
 8003070:	601a      	str	r2, [r3, #0]
	cmotor_lb.dt = 0.05;
 8003072:	4b10      	ldr	r3, [pc, #64]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 8003074:	4a11      	ldr	r2, [pc, #68]	; (80030bc <HUAN_MOTOR3_Init+0x54>)
 8003076:	621a      	str	r2, [r3, #32]
	cmotor_lb.posTimer = &htim8;
 8003078:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 800307a:	4a11      	ldr	r2, [pc, #68]	; (80030c0 <HUAN_MOTOR3_Init+0x58>)
 800307c:	605a      	str	r2, [r3, #4]
	cmotor_lb.pos_channel = TIM_CHANNEL_4;
 800307e:	4b0d      	ldr	r3, [pc, #52]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 8003080:	220c      	movs	r2, #12
 8003082:	60da      	str	r2, [r3, #12]
//	cmotor_lb.pos_channel = TIM_CHANNEL_3;
	cmotor_lb.negTimer = &htim8;
 8003084:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 8003086:	4a0e      	ldr	r2, [pc, #56]	; (80030c0 <HUAN_MOTOR3_Init+0x58>)
 8003088:	609a      	str	r2, [r3, #8]
	cmotor_lb.neg_channel = TIM_CHANNEL_3;
 800308a:	4b0a      	ldr	r3, [pc, #40]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 800308c:	2208      	movs	r2, #8
 800308e:	611a      	str	r2, [r3, #16]
//	cmotor_lb.neg_channel = TIM_CHANNEL_4;
	cmotor_lb.encoderInverted = 1;
 8003090:	4b08      	ldr	r3, [pc, #32]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	cmotor_lb.kp = 0.0003;
 8003098:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 800309a:	4a0a      	ldr	r2, [pc, #40]	; (80030c4 <HUAN_MOTOR3_Init+0x5c>)
 800309c:	615a      	str	r2, [r3, #20]
	cmotor_lb.ki = 0.00002;
 800309e:	4b05      	ldr	r3, [pc, #20]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 80030a0:	4a09      	ldr	r2, [pc, #36]	; (80030c8 <HUAN_MOTOR3_Init+0x60>)
 80030a2:	619a      	str	r2, [r3, #24]
	cmotor_lb.kd = 0.00006;
 80030a4:	4b03      	ldr	r3, [pc, #12]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 80030a6:	4a09      	ldr	r2, [pc, #36]	; (80030cc <HUAN_MOTOR3_Init+0x64>)
 80030a8:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_lb);
 80030aa:	4802      	ldr	r0, [pc, #8]	; (80030b4 <HUAN_MOTOR3_Init+0x4c>)
 80030ac:	f7fe fb60 	bl	8001770 <huansic_motor_init>
}
 80030b0:	bf00      	nop
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000a04 	.word	0x20000a04
 80030b8:	20000714 	.word	0x20000714
 80030bc:	3d4ccccd 	.word	0x3d4ccccd
 80030c0:	20000834 	.word	0x20000834
 80030c4:	399d4952 	.word	0x399d4952
 80030c8:	37a7c5ac 	.word	0x37a7c5ac
 80030cc:	387ba882 	.word	0x387ba882

080030d0 <HUAN_MOTOR4_Init>:

static void HUAN_MOTOR4_Init(void) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	af00      	add	r7, sp, #0
	cmotor_rb.counter = &htim5;
 80030d4:	4b11      	ldr	r3, [pc, #68]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030d6:	4a12      	ldr	r2, [pc, #72]	; (8003120 <HUAN_MOTOR4_Init+0x50>)
 80030d8:	601a      	str	r2, [r3, #0]
	cmotor_rb.dt = 0.05;
 80030da:	4b10      	ldr	r3, [pc, #64]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030dc:	4a11      	ldr	r2, [pc, #68]	; (8003124 <HUAN_MOTOR4_Init+0x54>)
 80030de:	621a      	str	r2, [r3, #32]
	cmotor_rb.posTimer = &htim8;
 80030e0:	4b0e      	ldr	r3, [pc, #56]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030e2:	4a11      	ldr	r2, [pc, #68]	; (8003128 <HUAN_MOTOR4_Init+0x58>)
 80030e4:	605a      	str	r2, [r3, #4]
	cmotor_rb.pos_channel = TIM_CHANNEL_1;
 80030e6:	4b0d      	ldr	r3, [pc, #52]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	60da      	str	r2, [r3, #12]
	cmotor_rb.negTimer = &htim8;
 80030ec:	4b0b      	ldr	r3, [pc, #44]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030ee:	4a0e      	ldr	r2, [pc, #56]	; (8003128 <HUAN_MOTOR4_Init+0x58>)
 80030f0:	609a      	str	r2, [r3, #8]
	cmotor_rb.neg_channel = TIM_CHANNEL_2;
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030f4:	2204      	movs	r2, #4
 80030f6:	611a      	str	r2, [r3, #16]
	cmotor_rb.encoderInverted = 0;
 80030f8:	4b08      	ldr	r3, [pc, #32]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	cmotor_rb.kp = 0.0003;
 8003100:	4b06      	ldr	r3, [pc, #24]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 8003102:	4a0a      	ldr	r2, [pc, #40]	; (800312c <HUAN_MOTOR4_Init+0x5c>)
 8003104:	615a      	str	r2, [r3, #20]
	cmotor_rb.ki = 0.00002;
 8003106:	4b05      	ldr	r3, [pc, #20]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 8003108:	4a09      	ldr	r2, [pc, #36]	; (8003130 <HUAN_MOTOR4_Init+0x60>)
 800310a:	619a      	str	r2, [r3, #24]
	cmotor_rb.kd = 0.00006;
 800310c:	4b03      	ldr	r3, [pc, #12]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 800310e:	4a09      	ldr	r2, [pc, #36]	; (8003134 <HUAN_MOTOR4_Init+0x64>)
 8003110:	61da      	str	r2, [r3, #28]
	huansic_motor_init(&cmotor_rb);
 8003112:	4802      	ldr	r0, [pc, #8]	; (800311c <HUAN_MOTOR4_Init+0x4c>)
 8003114:	f7fe fb2c 	bl	8001770 <huansic_motor_init>
}
 8003118:	bf00      	nop
 800311a:	bd80      	pop	{r7, pc}
 800311c:	20000a40 	.word	0x20000a40
 8003120:	200007a4 	.word	0x200007a4
 8003124:	3d4ccccd 	.word	0x3d4ccccd
 8003128:	20000834 	.word	0x20000834
 800312c:	399d4952 	.word	0x399d4952
 8003130:	37a7c5ac 	.word	0x37a7c5ac
 8003134:	387ba882 	.word	0x387ba882

08003138 <HUAN_IMU_Init>:

static void HUAN_IMU_Init(void) {
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
	himu.huart = &huart3;
 800313c:	4b03      	ldr	r3, [pc, #12]	; (800314c <HUAN_IMU_Init+0x14>)
 800313e:	4a04      	ldr	r2, [pc, #16]	; (8003150 <HUAN_IMU_Init+0x18>)
 8003140:	601a      	str	r2, [r3, #0]
	huansic_jy62_init(&himu);
 8003142:	4802      	ldr	r0, [pc, #8]	; (800314c <HUAN_IMU_Init+0x14>)
 8003144:	f7fd ff82 	bl	800104c <huansic_jy62_init>
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}
 800314c:	20000a7c 	.word	0x20000a7c
 8003150:	200008c0 	.word	0x200008c0

08003154 <HUAN_ZIGBEE_Init>:

static void HUAN_ZIGBEE_Init(void) {
 8003154:	b580      	push	{r7, lr}
 8003156:	af00      	add	r7, sp, #0
	hxb.uartPort = &huart2;
 8003158:	4b03      	ldr	r3, [pc, #12]	; (8003168 <HUAN_ZIGBEE_Init+0x14>)
 800315a:	4a04      	ldr	r2, [pc, #16]	; (800316c <HUAN_ZIGBEE_Init+0x18>)
 800315c:	601a      	str	r2, [r3, #0]
	huansic_xb_init(&hxb);
 800315e:	4802      	ldr	r0, [pc, #8]	; (8003168 <HUAN_ZIGBEE_Init+0x14>)
 8003160:	f7fe fcfe 	bl	8001b60 <huansic_xb_init>
}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}
 8003168:	20000ad4 	.word	0x20000ad4
 800316c:	2000087c 	.word	0x2000087c

08003170 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	if (himu.huart == huart) {
 8003178:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <HAL_UART_RxCpltCallback+0x34>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	429a      	cmp	r2, r3
 8003180:	d10b      	bne.n	800319a <HAL_UART_RxCpltCallback+0x2a>
		if (himu.pending_alignment)
 8003182:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <HAL_UART_RxCpltCallback+0x34>)
 8003184:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_UART_RxCpltCallback+0x24>
			huansic_jy62_isr(&himu);
 800318c:	4805      	ldr	r0, [pc, #20]	; (80031a4 <HAL_UART_RxCpltCallback+0x34>)
 800318e:	f7fe f8b3 	bl	80012f8 <huansic_jy62_isr>
		else
			huansic_jy62_dma_isr(&himu);
	} /*else if(){

	} */
}
 8003192:	e002      	b.n	800319a <HAL_UART_RxCpltCallback+0x2a>
			huansic_jy62_dma_isr(&himu);
 8003194:	4803      	ldr	r0, [pc, #12]	; (80031a4 <HAL_UART_RxCpltCallback+0x34>)
 8003196:	f7fd ff8f 	bl	80010b8 <huansic_jy62_dma_isr>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000a7c 	.word	0x20000a7c

080031a8 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	if (himu.huart == huart) {
 80031b0:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <HAL_UART_ErrorCallback+0x34>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d10b      	bne.n	80031d2 <HAL_UART_ErrorCallback+0x2a>
		if (himu.pending_alignment)
 80031ba:	4b08      	ldr	r3, [pc, #32]	; (80031dc <HAL_UART_ErrorCallback+0x34>)
 80031bc:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_UART_ErrorCallback+0x24>
			huansic_jy62_error(&himu);
 80031c4:	4805      	ldr	r0, [pc, #20]	; (80031dc <HAL_UART_ErrorCallback+0x34>)
 80031c6:	f7fe f8e2 	bl	800138e <huansic_jy62_error>
		else
			huansic_jy62_dma_error(&himu);
	} /*else if(){

	}*/
}
 80031ca:	e002      	b.n	80031d2 <HAL_UART_ErrorCallback+0x2a>
			huansic_jy62_dma_error(&himu);
 80031cc:	4803      	ldr	r0, [pc, #12]	; (80031dc <HAL_UART_ErrorCallback+0x34>)
 80031ce:	f7fe f8ca 	bl	8001366 <huansic_jy62_dma_error>
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000a7c 	.word	0x20000a7c

080031e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031e4:	b672      	cpsid	i
}
 80031e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80031e8:	e7fe      	b.n	80031e8 <Error_Handler+0x8>

080031ea <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80031ea:	b480      	push	{r7}
 80031ec:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80031ee:	bf00      	nop
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af04      	add	r7, sp, #16
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003202:	f04f 33ff 	mov.w	r3, #4294967295
 8003206:	9302      	str	r3, [sp, #8]
 8003208:	2301      	movs	r3, #1
 800320a:	9301      	str	r3, [sp, #4]
 800320c:	1dfb      	adds	r3, r7, #7
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	2301      	movs	r3, #1
 8003212:	2200      	movs	r2, #0
 8003214:	2178      	movs	r1, #120	; 0x78
 8003216:	4803      	ldr	r0, [pc, #12]	; (8003224 <ssd1306_WriteCommand+0x2c>)
 8003218:	f001 fe74 	bl	8004f04 <HAL_I2C_Mem_Write>
}
 800321c:	bf00      	nop
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000630 	.word	0x20000630

08003228 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af04      	add	r7, sp, #16
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	f04f 32ff 	mov.w	r2, #4294967295
 800323a:	9202      	str	r2, [sp, #8]
 800323c:	9301      	str	r3, [sp, #4]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	2301      	movs	r3, #1
 8003244:	2240      	movs	r2, #64	; 0x40
 8003246:	2178      	movs	r1, #120	; 0x78
 8003248:	4803      	ldr	r0, [pc, #12]	; (8003258 <ssd1306_WriteData+0x30>)
 800324a:	f001 fe5b 	bl	8004f04 <HAL_I2C_Mem_Write>
}
 800324e:	bf00      	nop
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000630 	.word	0x20000630

0800325c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8003260:	f7ff ffc3 	bl	80031ea <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003264:	2064      	movs	r0, #100	; 0x64
 8003266:	f000 fda9 	bl	8003dbc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800326a:	2000      	movs	r0, #0
 800326c:	f000 f8be 	bl	80033ec <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8003270:	2020      	movs	r0, #32
 8003272:	f7ff ffc1 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003276:	2000      	movs	r0, #0
 8003278:	f7ff ffbe 	bl	80031f8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800327c:	20b0      	movs	r0, #176	; 0xb0
 800327e:	f7ff ffbb 	bl	80031f8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003282:	20c8      	movs	r0, #200	; 0xc8
 8003284:	f7ff ffb8 	bl	80031f8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003288:	2000      	movs	r0, #0
 800328a:	f7ff ffb5 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800328e:	2010      	movs	r0, #16
 8003290:	f7ff ffb2 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003294:	2040      	movs	r0, #64	; 0x40
 8003296:	f7ff ffaf 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800329a:	20ff      	movs	r0, #255	; 0xff
 800329c:	f000 f892 	bl	80033c4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80032a0:	20a1      	movs	r0, #161	; 0xa1
 80032a2:	f7ff ffa9 	bl	80031f8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80032a6:	20a6      	movs	r0, #166	; 0xa6
 80032a8:	f7ff ffa6 	bl	80031f8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80032ac:	20a8      	movs	r0, #168	; 0xa8
 80032ae:	f7ff ffa3 	bl	80031f8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 80032b2:	201f      	movs	r0, #31
 80032b4:	f7ff ffa0 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80032b8:	20a4      	movs	r0, #164	; 0xa4
 80032ba:	f7ff ff9d 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80032be:	20d3      	movs	r0, #211	; 0xd3
 80032c0:	f7ff ff9a 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80032c4:	2000      	movs	r0, #0
 80032c6:	f7ff ff97 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80032ca:	20d5      	movs	r0, #213	; 0xd5
 80032cc:	f7ff ff94 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80032d0:	20f0      	movs	r0, #240	; 0xf0
 80032d2:	f7ff ff91 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80032d6:	20d9      	movs	r0, #217	; 0xd9
 80032d8:	f7ff ff8e 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80032dc:	2022      	movs	r0, #34	; 0x22
 80032de:	f7ff ff8b 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80032e2:	20da      	movs	r0, #218	; 0xda
 80032e4:	f7ff ff88 	bl	80031f8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80032e8:	2002      	movs	r0, #2
 80032ea:	f7ff ff85 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80032ee:	20db      	movs	r0, #219	; 0xdb
 80032f0:	f7ff ff82 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80032f4:	2020      	movs	r0, #32
 80032f6:	f7ff ff7f 	bl	80031f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80032fa:	208d      	movs	r0, #141	; 0x8d
 80032fc:	f7ff ff7c 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003300:	2014      	movs	r0, #20
 8003302:	f7ff ff79 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003306:	2001      	movs	r0, #1
 8003308:	f000 f870 	bl	80033ec <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800330c:	2000      	movs	r0, #0
 800330e:	f000 f80f 	bl	8003330 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003312:	f000 f82f 	bl	8003374 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003316:	4b05      	ldr	r3, [pc, #20]	; (800332c <ssd1306_Init+0xd0>)
 8003318:	2200      	movs	r2, #0
 800331a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <ssd1306_Init+0xd0>)
 800331e:	2200      	movs	r2, #0
 8003320:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8003322:	4b02      	ldr	r3, [pc, #8]	; (800332c <ssd1306_Init+0xd0>)
 8003324:	2201      	movs	r2, #1
 8003326:	711a      	strb	r2, [r3, #4]
}
 8003328:	bf00      	nop
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20000dd8 	.word	0x20000dd8

08003330 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	4603      	mov	r3, r0
 8003338:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	e00d      	b.n	800335c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003340:	79fb      	ldrb	r3, [r7, #7]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <ssd1306_Fill+0x1a>
 8003346:	2100      	movs	r1, #0
 8003348:	e000      	b.n	800334c <ssd1306_Fill+0x1c>
 800334a:	21ff      	movs	r1, #255	; 0xff
 800334c:	4a08      	ldr	r2, [pc, #32]	; (8003370 <ssd1306_Fill+0x40>)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	4413      	add	r3, r2
 8003352:	460a      	mov	r2, r1
 8003354:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3301      	adds	r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003362:	d3ed      	bcc.n	8003340 <ssd1306_Fill+0x10>
    }
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	bc80      	pop	{r7}
 800336e:	4770      	bx	lr
 8003370:	20000bd8 	.word	0x20000bd8

08003374 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800337a:	2300      	movs	r3, #0
 800337c:	71fb      	strb	r3, [r7, #7]
 800337e:	e016      	b.n	80033ae <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003380:	79fb      	ldrb	r3, [r7, #7]
 8003382:	3b50      	subs	r3, #80	; 0x50
 8003384:	b2db      	uxtb	r3, r3
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff ff36 	bl	80031f8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800338c:	2000      	movs	r0, #0
 800338e:	f7ff ff33 	bl	80031f8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8003392:	2010      	movs	r0, #16
 8003394:	f7ff ff30 	bl	80031f8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	01db      	lsls	r3, r3, #7
 800339c:	4a08      	ldr	r2, [pc, #32]	; (80033c0 <ssd1306_UpdateScreen+0x4c>)
 800339e:	4413      	add	r3, r2
 80033a0:	2180      	movs	r1, #128	; 0x80
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff ff40 	bl	8003228 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	3301      	adds	r3, #1
 80033ac:	71fb      	strb	r3, [r7, #7]
 80033ae:	79fb      	ldrb	r3, [r7, #7]
 80033b0:	2b03      	cmp	r3, #3
 80033b2:	d9e5      	bls.n	8003380 <ssd1306_UpdateScreen+0xc>
    }
}
 80033b4:	bf00      	nop
 80033b6:	bf00      	nop
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000bd8 	.word	0x20000bd8

080033c4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80033ce:	2381      	movs	r3, #129	; 0x81
 80033d0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff0f 	bl	80031f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80033da:	79fb      	ldrb	r3, [r7, #7]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff ff0b 	bl	80031f8 <ssd1306_WriteCommand>
}
 80033e2:	bf00      	nop
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
	...

080033ec <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d005      	beq.n	8003408 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 80033fc:	23af      	movs	r3, #175	; 0xaf
 80033fe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003400:	4b08      	ldr	r3, [pc, #32]	; (8003424 <ssd1306_SetDisplayOn+0x38>)
 8003402:	2201      	movs	r2, #1
 8003404:	715a      	strb	r2, [r3, #5]
 8003406:	e004      	b.n	8003412 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003408:	23ae      	movs	r3, #174	; 0xae
 800340a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800340c:	4b05      	ldr	r3, [pc, #20]	; (8003424 <ssd1306_SetDisplayOn+0x38>)
 800340e:	2200      	movs	r2, #0
 8003410:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003412:	7bfb      	ldrb	r3, [r7, #15]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff feef 	bl	80031f8 <ssd1306_WriteCommand>
}
 800341a:	bf00      	nop
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000dd8 	.word	0x20000dd8

08003428 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800342e:	4b15      	ldr	r3, [pc, #84]	; (8003484 <HAL_MspInit+0x5c>)
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	4a14      	ldr	r2, [pc, #80]	; (8003484 <HAL_MspInit+0x5c>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	6193      	str	r3, [r2, #24]
 800343a:	4b12      	ldr	r3, [pc, #72]	; (8003484 <HAL_MspInit+0x5c>)
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003446:	4b0f      	ldr	r3, [pc, #60]	; (8003484 <HAL_MspInit+0x5c>)
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	4a0e      	ldr	r2, [pc, #56]	; (8003484 <HAL_MspInit+0x5c>)
 800344c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003450:	61d3      	str	r3, [r2, #28]
 8003452:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <HAL_MspInit+0x5c>)
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800345e:	4b0a      	ldr	r3, [pc, #40]	; (8003488 <HAL_MspInit+0x60>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	4a04      	ldr	r2, [pc, #16]	; (8003488 <HAL_MspInit+0x60>)
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800347a:	bf00      	nop
 800347c:	3714      	adds	r7, #20
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr
 8003484:	40021000 	.word	0x40021000
 8003488:	40010000 	.word	0x40010000

0800348c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b08a      	sub	sp, #40	; 0x28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	f107 0314 	add.w	r3, r7, #20
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1d      	ldr	r2, [pc, #116]	; (800351c <HAL_I2C_MspInit+0x90>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d132      	bne.n	8003512 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ac:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <HAL_I2C_MspInit+0x94>)
 80034ae:	699b      	ldr	r3, [r3, #24]
 80034b0:	4a1b      	ldr	r2, [pc, #108]	; (8003520 <HAL_I2C_MspInit+0x94>)
 80034b2:	f043 0308 	orr.w	r3, r3, #8
 80034b6:	6193      	str	r3, [r2, #24]
 80034b8:	4b19      	ldr	r3, [pc, #100]	; (8003520 <HAL_I2C_MspInit+0x94>)
 80034ba:	699b      	ldr	r3, [r3, #24]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	613b      	str	r3, [r7, #16]
 80034c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80034c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80034c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034ca:	2312      	movs	r3, #18
 80034cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034ce:	2303      	movs	r3, #3
 80034d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034d2:	f107 0314 	add.w	r3, r7, #20
 80034d6:	4619      	mov	r1, r3
 80034d8:	4812      	ldr	r0, [pc, #72]	; (8003524 <HAL_I2C_MspInit+0x98>)
 80034da:	f001 fa23 	bl	8004924 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80034de:	4b12      	ldr	r3, [pc, #72]	; (8003528 <HAL_I2C_MspInit+0x9c>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	627b      	str	r3, [r7, #36]	; 0x24
 80034e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80034ea:	627b      	str	r3, [r7, #36]	; 0x24
 80034ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ee:	f043 0302 	orr.w	r3, r3, #2
 80034f2:	627b      	str	r3, [r7, #36]	; 0x24
 80034f4:	4a0c      	ldr	r2, [pc, #48]	; (8003528 <HAL_I2C_MspInit+0x9c>)
 80034f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034fa:	4b09      	ldr	r3, [pc, #36]	; (8003520 <HAL_I2C_MspInit+0x94>)
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	4a08      	ldr	r2, [pc, #32]	; (8003520 <HAL_I2C_MspInit+0x94>)
 8003500:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003504:	61d3      	str	r3, [r2, #28]
 8003506:	4b06      	ldr	r3, [pc, #24]	; (8003520 <HAL_I2C_MspInit+0x94>)
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003512:	bf00      	nop
 8003514:	3728      	adds	r7, #40	; 0x28
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40005400 	.word	0x40005400
 8003520:	40021000 	.word	0x40021000
 8003524:	40010c00 	.word	0x40010c00
 8003528:	40010000 	.word	0x40010000

0800352c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a1f      	ldr	r2, [pc, #124]	; (80035b8 <HAL_TIM_Base_MspInit+0x8c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d10c      	bne.n	8003558 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800353e:	4b1f      	ldr	r3, [pc, #124]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	4a1e      	ldr	r2, [pc, #120]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003544:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003548:	6193      	str	r3, [r2, #24]
 800354a:	4b1c      	ldr	r3, [pc, #112]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003552:	617b      	str	r3, [r7, #20]
 8003554:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003556:	e02a      	b.n	80035ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a18      	ldr	r2, [pc, #96]	; (80035c0 <HAL_TIM_Base_MspInit+0x94>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d114      	bne.n	800358c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003562:	4b16      	ldr	r3, [pc, #88]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	4a15      	ldr	r2, [pc, #84]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003568:	f043 0310 	orr.w	r3, r3, #16
 800356c:	61d3      	str	r3, [r2, #28]
 800356e:	4b13      	ldr	r3, [pc, #76]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	613b      	str	r3, [r7, #16]
 8003578:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 1, 0);
 800357a:	2200      	movs	r2, #0
 800357c:	2101      	movs	r1, #1
 800357e:	2036      	movs	r0, #54	; 0x36
 8003580:	f000 fd17 	bl	8003fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003584:	2036      	movs	r0, #54	; 0x36
 8003586:	f000 fd30 	bl	8003fea <HAL_NVIC_EnableIRQ>
}
 800358a:	e010      	b.n	80035ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a0c      	ldr	r2, [pc, #48]	; (80035c4 <HAL_TIM_Base_MspInit+0x98>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d10b      	bne.n	80035ae <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003596:	4b09      	ldr	r3, [pc, #36]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	4a08      	ldr	r2, [pc, #32]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 800359c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80035a0:	6193      	str	r3, [r2, #24]
 80035a2:	4b06      	ldr	r3, [pc, #24]	; (80035bc <HAL_TIM_Base_MspInit+0x90>)
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035aa:	60fb      	str	r3, [r7, #12]
 80035ac:	68fb      	ldr	r3, [r7, #12]
}
 80035ae:	bf00      	nop
 80035b0:	3718      	adds	r7, #24
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	40012c00 	.word	0x40012c00
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40001000 	.word	0x40001000
 80035c4:	40013400 	.word	0x40013400

080035c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b090      	sub	sp, #64	; 0x40
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	605a      	str	r2, [r3, #4]
 80035da:	609a      	str	r2, [r3, #8]
 80035dc:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035e6:	d14f      	bne.n	8003688 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035e8:	4b68      	ldr	r3, [pc, #416]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80035ea:	69db      	ldr	r3, [r3, #28]
 80035ec:	4a67      	ldr	r2, [pc, #412]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80035ee:	f043 0301 	orr.w	r3, r3, #1
 80035f2:	61d3      	str	r3, [r2, #28]
 80035f4:	4b65      	ldr	r3, [pc, #404]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80035fe:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003600:	4b62      	ldr	r3, [pc, #392]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	4a61      	ldr	r2, [pc, #388]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003606:	f043 0304 	orr.w	r3, r3, #4
 800360a:	6193      	str	r3, [r2, #24]
 800360c:	4b5f      	ldr	r3, [pc, #380]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	627b      	str	r3, [r7, #36]	; 0x24
 8003616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003618:	4b5c      	ldr	r3, [pc, #368]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	4a5b      	ldr	r2, [pc, #364]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800361e:	f043 0308 	orr.w	r3, r3, #8
 8003622:	6193      	str	r3, [r2, #24]
 8003624:	4b59      	ldr	r3, [pc, #356]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f003 0308 	and.w	r3, r3, #8
 800362c:	623b      	str	r3, [r7, #32]
 800362e:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003630:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003634:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003636:	2300      	movs	r3, #0
 8003638:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363a:	2300      	movs	r3, #0
 800363c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800363e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003642:	4619      	mov	r1, r3
 8003644:	4852      	ldr	r0, [pc, #328]	; (8003790 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8003646:	f001 f96d 	bl	8004924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800364a:	2308      	movs	r3, #8
 800364c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800364e:	2300      	movs	r3, #0
 8003650:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	2300      	movs	r3, #0
 8003654:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003656:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800365a:	4619      	mov	r1, r3
 800365c:	484d      	ldr	r0, [pc, #308]	; (8003794 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800365e:	f001 f961 	bl	8004924 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003662:	4b4d      	ldr	r3, [pc, #308]	; (8003798 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003668:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800366e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003672:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003676:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800367e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003680:	4a45      	ldr	r2, [pc, #276]	; (8003798 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003682:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003684:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003686:	e07c      	b.n	8003782 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM3)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a43      	ldr	r2, [pc, #268]	; (800379c <HAL_TIM_Encoder_MspInit+0x1d4>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d124      	bne.n	80036dc <HAL_TIM_Encoder_MspInit+0x114>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003692:	4b3e      	ldr	r3, [pc, #248]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	4a3d      	ldr	r2, [pc, #244]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	61d3      	str	r3, [r2, #28]
 800369e:	4b3b      	ldr	r3, [pc, #236]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	61fb      	str	r3, [r7, #28]
 80036a8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036aa:	4b38      	ldr	r3, [pc, #224]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	4a37      	ldr	r2, [pc, #220]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036b0:	f043 0304 	orr.w	r3, r3, #4
 80036b4:	6193      	str	r3, [r2, #24]
 80036b6:	4b35      	ldr	r3, [pc, #212]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	f003 0304 	and.w	r3, r3, #4
 80036be:	61bb      	str	r3, [r7, #24]
 80036c0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80036c2:	23c0      	movs	r3, #192	; 0xc0
 80036c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036c6:	2300      	movs	r3, #0
 80036c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ca:	2300      	movs	r3, #0
 80036cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80036d2:	4619      	mov	r1, r3
 80036d4:	482e      	ldr	r0, [pc, #184]	; (8003790 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80036d6:	f001 f925 	bl	8004924 <HAL_GPIO_Init>
}
 80036da:	e052      	b.n	8003782 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM4)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a2f      	ldr	r2, [pc, #188]	; (80037a0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d124      	bne.n	8003730 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80036e6:	4b29      	ldr	r3, [pc, #164]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	4a28      	ldr	r2, [pc, #160]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036ec:	f043 0304 	orr.w	r3, r3, #4
 80036f0:	61d3      	str	r3, [r2, #28]
 80036f2:	4b26      	ldr	r3, [pc, #152]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036fe:	4b23      	ldr	r3, [pc, #140]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003700:	699b      	ldr	r3, [r3, #24]
 8003702:	4a22      	ldr	r2, [pc, #136]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003704:	f043 0308 	orr.w	r3, r3, #8
 8003708:	6193      	str	r3, [r2, #24]
 800370a:	4b20      	ldr	r3, [pc, #128]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003716:	23c0      	movs	r3, #192	; 0xc0
 8003718:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800371a:	2300      	movs	r3, #0
 800371c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371e:	2300      	movs	r3, #0
 8003720:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003722:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003726:	4619      	mov	r1, r3
 8003728:	481a      	ldr	r0, [pc, #104]	; (8003794 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800372a:	f001 f8fb 	bl	8004924 <HAL_GPIO_Init>
}
 800372e:	e028      	b.n	8003782 <HAL_TIM_Encoder_MspInit+0x1ba>
  else if(htim_encoder->Instance==TIM5)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a1b      	ldr	r2, [pc, #108]	; (80037a4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d123      	bne.n	8003782 <HAL_TIM_Encoder_MspInit+0x1ba>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800373a:	4b14      	ldr	r3, [pc, #80]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	4a13      	ldr	r2, [pc, #76]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003740:	f043 0308 	orr.w	r3, r3, #8
 8003744:	61d3      	str	r3, [r2, #28]
 8003746:	4b11      	ldr	r3, [pc, #68]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	f003 0308 	and.w	r3, r3, #8
 800374e:	60fb      	str	r3, [r7, #12]
 8003750:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003752:	4b0e      	ldr	r3, [pc, #56]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	4a0d      	ldr	r2, [pc, #52]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003758:	f043 0304 	orr.w	r3, r3, #4
 800375c:	6193      	str	r3, [r2, #24]
 800375e:	4b0b      	ldr	r3, [pc, #44]	; (800378c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	f003 0304 	and.w	r3, r3, #4
 8003766:	60bb      	str	r3, [r7, #8]
 8003768:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800376a:	2303      	movs	r3, #3
 800376c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800376e:	2300      	movs	r3, #0
 8003770:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003772:	2300      	movs	r3, #0
 8003774:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003776:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800377a:	4619      	mov	r1, r3
 800377c:	4804      	ldr	r0, [pc, #16]	; (8003790 <HAL_TIM_Encoder_MspInit+0x1c8>)
 800377e:	f001 f8d1 	bl	8004924 <HAL_GPIO_Init>
}
 8003782:	bf00      	nop
 8003784:	3740      	adds	r7, #64	; 0x40
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40021000 	.word	0x40021000
 8003790:	40010800 	.word	0x40010800
 8003794:	40010c00 	.word	0x40010c00
 8003798:	40010000 	.word	0x40010000
 800379c:	40000400 	.word	0x40000400
 80037a0:	40000800 	.word	0x40000800
 80037a4:	40000c00 	.word	0x40000c00

080037a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b0:	f107 0310 	add.w	r3, r7, #16
 80037b4:	2200      	movs	r2, #0
 80037b6:	601a      	str	r2, [r3, #0]
 80037b8:	605a      	str	r2, [r3, #4]
 80037ba:	609a      	str	r2, [r3, #8]
 80037bc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a1f      	ldr	r2, [pc, #124]	; (8003840 <HAL_TIM_MspPostInit+0x98>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d119      	bne.n	80037fc <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c8:	4b1e      	ldr	r3, [pc, #120]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	4a1d      	ldr	r2, [pc, #116]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 80037ce:	f043 0304 	orr.w	r3, r3, #4
 80037d2:	6193      	str	r3, [r2, #24]
 80037d4:	4b1b      	ldr	r3, [pc, #108]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	60fb      	str	r3, [r7, #12]
 80037de:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80037e0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80037e4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e6:	2302      	movs	r3, #2
 80037e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ea:	2302      	movs	r3, #2
 80037ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ee:	f107 0310 	add.w	r3, r7, #16
 80037f2:	4619      	mov	r1, r3
 80037f4:	4814      	ldr	r0, [pc, #80]	; (8003848 <HAL_TIM_MspPostInit+0xa0>)
 80037f6:	f001 f895 	bl	8004924 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80037fa:	e01d      	b.n	8003838 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM8)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a12      	ldr	r2, [pc, #72]	; (800384c <HAL_TIM_MspPostInit+0xa4>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d118      	bne.n	8003838 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003806:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	4a0e      	ldr	r2, [pc, #56]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 800380c:	f043 0310 	orr.w	r3, r3, #16
 8003810:	6193      	str	r3, [r2, #24]
 8003812:	4b0c      	ldr	r3, [pc, #48]	; (8003844 <HAL_TIM_MspPostInit+0x9c>)
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	f003 0310 	and.w	r3, r3, #16
 800381a:	60bb      	str	r3, [r7, #8]
 800381c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800381e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003822:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003824:	2302      	movs	r3, #2
 8003826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003828:	2302      	movs	r3, #2
 800382a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800382c:	f107 0310 	add.w	r3, r7, #16
 8003830:	4619      	mov	r1, r3
 8003832:	4807      	ldr	r0, [pc, #28]	; (8003850 <HAL_TIM_MspPostInit+0xa8>)
 8003834:	f001 f876 	bl	8004924 <HAL_GPIO_Init>
}
 8003838:	bf00      	nop
 800383a:	3720      	adds	r7, #32
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40012c00 	.word	0x40012c00
 8003844:	40021000 	.word	0x40021000
 8003848:	40010800 	.word	0x40010800
 800384c:	40013400 	.word	0x40013400
 8003850:	40011000 	.word	0x40011000

08003854 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b08c      	sub	sp, #48	; 0x30
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 031c 	add.w	r3, r7, #28
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a6a      	ldr	r2, [pc, #424]	; (8003a18 <HAL_UART_MspInit+0x1c4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d156      	bne.n	8003922 <HAL_UART_MspInit+0xce>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003874:	4b69      	ldr	r3, [pc, #420]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003876:	69db      	ldr	r3, [r3, #28]
 8003878:	4a68      	ldr	r2, [pc, #416]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800387a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800387e:	61d3      	str	r3, [r2, #28]
 8003880:	4b66      	ldr	r3, [pc, #408]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003888:	61bb      	str	r3, [r7, #24]
 800388a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800388c:	4b63      	ldr	r3, [pc, #396]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	4a62      	ldr	r2, [pc, #392]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003892:	f043 0304 	orr.w	r3, r3, #4
 8003896:	6193      	str	r3, [r2, #24]
 8003898:	4b60      	ldr	r3, [pc, #384]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	617b      	str	r3, [r7, #20]
 80038a2:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = XB_TX_Pin;
 80038a4:	2304      	movs	r3, #4
 80038a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a8:	2302      	movs	r3, #2
 80038aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038ac:	2303      	movs	r3, #3
 80038ae:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(XB_TX_GPIO_Port, &GPIO_InitStruct);
 80038b0:	f107 031c 	add.w	r3, r7, #28
 80038b4:	4619      	mov	r1, r3
 80038b6:	485a      	ldr	r0, [pc, #360]	; (8003a20 <HAL_UART_MspInit+0x1cc>)
 80038b8:	f001 f834 	bl	8004924 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = XB_RX_Pin;
 80038bc:	2308      	movs	r3, #8
 80038be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038c0:	2300      	movs	r3, #0
 80038c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c4:	2300      	movs	r3, #0
 80038c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(XB_RX_GPIO_Port, &GPIO_InitStruct);
 80038c8:	f107 031c 	add.w	r3, r7, #28
 80038cc:	4619      	mov	r1, r3
 80038ce:	4854      	ldr	r0, [pc, #336]	; (8003a20 <HAL_UART_MspInit+0x1cc>)
 80038d0:	f001 f828 	bl	8004924 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80038d4:	4b53      	ldr	r3, [pc, #332]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038d6:	4a54      	ldr	r2, [pc, #336]	; (8003a28 <HAL_UART_MspInit+0x1d4>)
 80038d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80038da:	4b52      	ldr	r3, [pc, #328]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038dc:	2200      	movs	r2, #0
 80038de:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80038e0:	4b50      	ldr	r3, [pc, #320]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80038e6:	4b4f      	ldr	r3, [pc, #316]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038e8:	2280      	movs	r2, #128	; 0x80
 80038ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038ec:	4b4d      	ldr	r3, [pc, #308]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038f2:	4b4c      	ldr	r3, [pc, #304]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80038f8:	4b4a      	ldr	r3, [pc, #296]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80038fe:	4b49      	ldr	r3, [pc, #292]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 8003900:	2200      	movs	r2, #0
 8003902:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003904:	4847      	ldr	r0, [pc, #284]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 8003906:	f000 fb8b 	bl	8004020 <HAL_DMA_Init>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003910:	f7ff fc66 	bl	80031e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a43      	ldr	r2, [pc, #268]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 8003918:	639a      	str	r2, [r3, #56]	; 0x38
 800391a:	4a42      	ldr	r2, [pc, #264]	; (8003a24 <HAL_UART_MspInit+0x1d0>)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003920:	e076      	b.n	8003a10 <HAL_UART_MspInit+0x1bc>
  else if(huart->Instance==USART3)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a41      	ldr	r2, [pc, #260]	; (8003a2c <HAL_UART_MspInit+0x1d8>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d171      	bne.n	8003a10 <HAL_UART_MspInit+0x1bc>
    __HAL_RCC_USART3_CLK_ENABLE();
 800392c:	4b3b      	ldr	r3, [pc, #236]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	4a3a      	ldr	r2, [pc, #232]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003932:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003936:	61d3      	str	r3, [r2, #28]
 8003938:	4b38      	ldr	r3, [pc, #224]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800393a:	69db      	ldr	r3, [r3, #28]
 800393c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003940:	613b      	str	r3, [r7, #16]
 8003942:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003944:	4b35      	ldr	r3, [pc, #212]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	4a34      	ldr	r2, [pc, #208]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 800394a:	f043 0310 	orr.w	r3, r3, #16
 800394e:	6193      	str	r3, [r2, #24]
 8003950:	4b32      	ldr	r3, [pc, #200]	; (8003a1c <HAL_UART_MspInit+0x1c8>)
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = JY_TX_Pin;
 800395c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003962:	2302      	movs	r3, #2
 8003964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003966:	2303      	movs	r3, #3
 8003968:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(JY_TX_GPIO_Port, &GPIO_InitStruct);
 800396a:	f107 031c 	add.w	r3, r7, #28
 800396e:	4619      	mov	r1, r3
 8003970:	482f      	ldr	r0, [pc, #188]	; (8003a30 <HAL_UART_MspInit+0x1dc>)
 8003972:	f000 ffd7 	bl	8004924 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = JY_RX_Pin;
 8003976:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800397a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800397c:	2300      	movs	r3, #0
 800397e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(JY_RX_GPIO_Port, &GPIO_InitStruct);
 8003984:	f107 031c 	add.w	r3, r7, #28
 8003988:	4619      	mov	r1, r3
 800398a:	4829      	ldr	r0, [pc, #164]	; (8003a30 <HAL_UART_MspInit+0x1dc>)
 800398c:	f000 ffca 	bl	8004924 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8003990:	4b28      	ldr	r3, [pc, #160]	; (8003a34 <HAL_UART_MspInit+0x1e0>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003998:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800399c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80039a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039a8:	f043 0310 	orr.w	r3, r3, #16
 80039ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039ae:	4a21      	ldr	r2, [pc, #132]	; (8003a34 <HAL_UART_MspInit+0x1e0>)
 80039b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b2:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80039b4:	4b20      	ldr	r3, [pc, #128]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039b6:	4a21      	ldr	r2, [pc, #132]	; (8003a3c <HAL_UART_MspInit+0x1e8>)
 80039b8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039ba:	4b1f      	ldr	r3, [pc, #124]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039bc:	2200      	movs	r2, #0
 80039be:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039c0:	4b1d      	ldr	r3, [pc, #116]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039c6:	4b1c      	ldr	r3, [pc, #112]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039c8:	2280      	movs	r2, #128	; 0x80
 80039ca:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039cc:	4b1a      	ldr	r3, [pc, #104]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039d2:	4b19      	ldr	r3, [pc, #100]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80039d8:	4b17      	ldr	r3, [pc, #92]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039da:	2200      	movs	r2, #0
 80039dc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039de:	4b16      	ldr	r3, [pc, #88]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80039e4:	4814      	ldr	r0, [pc, #80]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039e6:	f000 fb1b 	bl	8004020 <HAL_DMA_Init>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 80039f0:	f7ff fbf6 	bl	80031e0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a10      	ldr	r2, [pc, #64]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039f8:	639a      	str	r2, [r3, #56]	; 0x38
 80039fa:	4a0f      	ldr	r2, [pc, #60]	; (8003a38 <HAL_UART_MspInit+0x1e4>)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8003a00:	2200      	movs	r2, #0
 8003a02:	2102      	movs	r1, #2
 8003a04:	2027      	movs	r0, #39	; 0x27
 8003a06:	f000 fad4 	bl	8003fb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003a0a:	2027      	movs	r0, #39	; 0x27
 8003a0c:	f000 faed 	bl	8003fea <HAL_NVIC_EnableIRQ>
}
 8003a10:	bf00      	nop
 8003a12:	3730      	adds	r7, #48	; 0x30
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	40004400 	.word	0x40004400
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	40010800 	.word	0x40010800
 8003a24:	20000904 	.word	0x20000904
 8003a28:	4002006c 	.word	0x4002006c
 8003a2c:	40004800 	.word	0x40004800
 8003a30:	40011000 	.word	0x40011000
 8003a34:	40010000 	.word	0x40010000
 8003a38:	20000948 	.word	0x20000948
 8003a3c:	40020030 	.word	0x40020030

08003a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8003a44:	e7fe      	b.n	8003a44 <NMI_Handler+0x4>

08003a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a46:	b480      	push	{r7}
 8003a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a4a:	e7fe      	b.n	8003a4a <HardFault_Handler+0x4>

08003a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a50:	e7fe      	b.n	8003a50 <MemManage_Handler+0x4>

08003a52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a52:	b480      	push	{r7}
 8003a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a56:	e7fe      	b.n	8003a56 <BusFault_Handler+0x4>

08003a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a5c:	e7fe      	b.n	8003a5c <UsageFault_Handler+0x4>

08003a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a62:	bf00      	nop
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bc80      	pop	{r7}
 8003a68:	4770      	bx	lr

08003a6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a6e:	bf00      	nop
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr

08003a76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a76:	b480      	push	{r7}
 8003a78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a7a:	bf00      	nop
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bc80      	pop	{r7}
 8003a80:	4770      	bx	lr

08003a82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a86:	f000 f97d 	bl	8003d84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a8a:	bf00      	nop
 8003a8c:	bd80      	pop	{r7, pc}
	...

08003a90 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003a94:	4802      	ldr	r0, [pc, #8]	; (8003aa0 <DMA1_Channel3_IRQHandler+0x10>)
 8003a96:	f000 fcdb 	bl	8004450 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003a9a:	bf00      	nop
 8003a9c:	bd80      	pop	{r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20000948 	.word	0x20000948

08003aa4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (hxb.nextPackageID == 0x00)
 8003aa8:	4b07      	ldr	r3, [pc, #28]	; (8003ac8 <DMA1_Channel6_IRQHandler+0x24>)
 8003aaa:	7a1b      	ldrb	r3, [r3, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d103      	bne.n	8003ab8 <DMA1_Channel6_IRQHandler+0x14>
		huansic_xb_decodeHeader(&hxb);
 8003ab0:	4805      	ldr	r0, [pc, #20]	; (8003ac8 <DMA1_Channel6_IRQHandler+0x24>)
 8003ab2:	f7fe f86b 	bl	8001b8c <huansic_xb_decodeHeader>
 8003ab6:	e002      	b.n	8003abe <DMA1_Channel6_IRQHandler+0x1a>
	else
		huansic_xb_decodeBody(&hxb);
 8003ab8:	4803      	ldr	r0, [pc, #12]	; (8003ac8 <DMA1_Channel6_IRQHandler+0x24>)
 8003aba:	f7fe f8a5 	bl	8001c08 <huansic_xb_decodeBody>
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003abe:	4803      	ldr	r0, [pc, #12]	; (8003acc <DMA1_Channel6_IRQHandler+0x28>)
 8003ac0:	f000 fcc6 	bl	8004450 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003ac4:	bf00      	nop
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	20000ad4 	.word	0x20000ad4
 8003acc:	20000904 	.word	0x20000904

08003ad0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003ad4:	4802      	ldr	r0, [pc, #8]	; (8003ae0 <USART3_IRQHandler+0x10>)
 8003ad6:	f003 fbdf 	bl	8007298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003ada:	bf00      	nop
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	200008c0 	.word	0x200008c0

08003ae4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */
	huansic_motor_pid(&cmotor_lf);
 8003ae8:	4808      	ldr	r0, [pc, #32]	; (8003b0c <TIM6_IRQHandler+0x28>)
 8003aea:	f7fd feff 	bl	80018ec <huansic_motor_pid>
	huansic_motor_pid(&cmotor_rf);
 8003aee:	4808      	ldr	r0, [pc, #32]	; (8003b10 <TIM6_IRQHandler+0x2c>)
 8003af0:	f7fd fefc 	bl	80018ec <huansic_motor_pid>
	huansic_motor_pid(&cmotor_lb);
 8003af4:	4807      	ldr	r0, [pc, #28]	; (8003b14 <TIM6_IRQHandler+0x30>)
 8003af6:	f7fd fef9 	bl	80018ec <huansic_motor_pid>
	huansic_motor_pid(&cmotor_rb);
 8003afa:	4807      	ldr	r0, [pc, #28]	; (8003b18 <TIM6_IRQHandler+0x34>)
 8003afc:	f7fd fef6 	bl	80018ec <huansic_motor_pid>
  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b00:	4806      	ldr	r0, [pc, #24]	; (8003b1c <TIM6_IRQHandler+0x38>)
 8003b02:	f002 fc23 	bl	800634c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	2000098c 	.word	0x2000098c
 8003b10:	200009c8 	.word	0x200009c8
 8003b14:	20000a04 	.word	0x20000a04
 8003b18:	20000a40 	.word	0x20000a40
 8003b1c:	200007ec 	.word	0x200007ec

08003b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
	return 1;
 8003b24:	2301      	movs	r3, #1
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr

08003b2e <_kill>:

int _kill(int pid, int sig)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b38:	f004 f91e 	bl	8007d78 <__errno>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2216      	movs	r2, #22
 8003b40:	601a      	str	r2, [r3, #0]
	return -1;
 8003b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <_exit>:

void _exit (int status)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b082      	sub	sp, #8
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b56:	f04f 31ff 	mov.w	r1, #4294967295
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff ffe7 	bl	8003b2e <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b60:	e7fe      	b.n	8003b60 <_exit+0x12>

08003b62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b086      	sub	sp, #24
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	60f8      	str	r0, [r7, #12]
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	e00a      	b.n	8003b8a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003b74:	f3af 8000 	nop.w
 8003b78:	4601      	mov	r1, r0
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	60ba      	str	r2, [r7, #8]
 8003b80:	b2ca      	uxtb	r2, r1
 8003b82:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	3301      	adds	r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	dbf0      	blt.n	8003b74 <_read+0x12>
	}

return len;
 8003b92:	687b      	ldr	r3, [r7, #4]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	e009      	b.n	8003bc2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	60ba      	str	r2, [r7, #8]
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	dbf1      	blt.n	8003bae <_write+0x12>
	}
	return len;
 8003bca:	687b      	ldr	r3, [r7, #4]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <_close>:

int _close(int file)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	return -1;
 8003bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr

08003bea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bfa:	605a      	str	r2, [r3, #4]
	return 0;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <_isatty>:

int _isatty(int file)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
	return 1;
 8003c10:	2301      	movs	r3, #1
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr

08003c1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
	return 0;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr

08003c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c3c:	4a14      	ldr	r2, [pc, #80]	; (8003c90 <_sbrk+0x5c>)
 8003c3e:	4b15      	ldr	r3, [pc, #84]	; (8003c94 <_sbrk+0x60>)
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c48:	4b13      	ldr	r3, [pc, #76]	; (8003c98 <_sbrk+0x64>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c50:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <_sbrk+0x64>)
 8003c52:	4a12      	ldr	r2, [pc, #72]	; (8003c9c <_sbrk+0x68>)
 8003c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c56:	4b10      	ldr	r3, [pc, #64]	; (8003c98 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d207      	bcs.n	8003c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c64:	f004 f888 	bl	8007d78 <__errno>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	220c      	movs	r2, #12
 8003c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	e009      	b.n	8003c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c74:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <_sbrk+0x64>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c7a:	4b07      	ldr	r3, [pc, #28]	; (8003c98 <_sbrk+0x64>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4413      	add	r3, r2
 8003c82:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <_sbrk+0x64>)
 8003c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c86:	68fb      	ldr	r3, [r7, #12]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	2000c000 	.word	0x2000c000
 8003c94:	00000400 	.word	0x00000400
 8003c98:	20000de0 	.word	0x20000de0
 8003c9c:	20000df8 	.word	0x20000df8

08003ca0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bc80      	pop	{r7}
 8003caa:	4770      	bx	lr

08003cac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cac:	480c      	ldr	r0, [pc, #48]	; (8003ce0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003cae:	490d      	ldr	r1, [pc, #52]	; (8003ce4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003cb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ce8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cb4:	e002      	b.n	8003cbc <LoopCopyDataInit>

08003cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cba:	3304      	adds	r3, #4

08003cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cc0:	d3f9      	bcc.n	8003cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cc2:	4a0a      	ldr	r2, [pc, #40]	; (8003cec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003cc4:	4c0a      	ldr	r4, [pc, #40]	; (8003cf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cc8:	e001      	b.n	8003cce <LoopFillZerobss>

08003cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ccc:	3204      	adds	r2, #4

08003cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cd0:	d3fb      	bcc.n	8003cca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003cd2:	f7ff ffe5 	bl	8003ca0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cd6:	f004 f867 	bl	8007da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003cda:	f7fe fc41 	bl	8002560 <main>
  bx lr
 8003cde:	4770      	bx	lr
  ldr r0, =_sdata
 8003ce0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ce4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8003ce8:	08008f64 	.word	0x08008f64
  ldr r2, =_sbss
 8003cec:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8003cf0:	20000df8 	.word	0x20000df8

08003cf4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003cf4:	e7fe      	b.n	8003cf4 <ADC1_2_IRQHandler>
	...

08003cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003cfc:	4b08      	ldr	r3, [pc, #32]	; (8003d20 <HAL_Init+0x28>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a07      	ldr	r2, [pc, #28]	; (8003d20 <HAL_Init+0x28>)
 8003d02:	f043 0310 	orr.w	r3, r3, #16
 8003d06:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d08:	2003      	movs	r0, #3
 8003d0a:	f000 f947 	bl	8003f9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d0e:	200f      	movs	r0, #15
 8003d10:	f000 f808 	bl	8003d24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003d14:	f7ff fb88 	bl	8003428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40022000 	.word	0x40022000

08003d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003d2c:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <HAL_InitTick+0x54>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <HAL_InitTick+0x58>)
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	4619      	mov	r1, r3
 8003d36:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d42:	4618      	mov	r0, r3
 8003d44:	f000 f95f 	bl	8004006 <HAL_SYSTICK_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d001      	beq.n	8003d52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e00e      	b.n	8003d70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b0f      	cmp	r3, #15
 8003d56:	d80a      	bhi.n	8003d6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d58:	2200      	movs	r2, #0
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d60:	f000 f927 	bl	8003fb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d64:	4a06      	ldr	r2, [pc, #24]	; (8003d80 <HAL_InitTick+0x5c>)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	e000      	b.n	8003d70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	20000004 	.word	0x20000004
 8003d7c:	2000000c 	.word	0x2000000c
 8003d80:	20000008 	.word	0x20000008

08003d84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d88:	4b05      	ldr	r3, [pc, #20]	; (8003da0 <HAL_IncTick+0x1c>)
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <HAL_IncTick+0x20>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4413      	add	r3, r2
 8003d94:	4a03      	ldr	r2, [pc, #12]	; (8003da4 <HAL_IncTick+0x20>)
 8003d96:	6013      	str	r3, [r2, #0]
}
 8003d98:	bf00      	nop
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bc80      	pop	{r7}
 8003d9e:	4770      	bx	lr
 8003da0:	2000000c 	.word	0x2000000c
 8003da4:	20000de4 	.word	0x20000de4

08003da8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return uwTick;
 8003dac:	4b02      	ldr	r3, [pc, #8]	; (8003db8 <HAL_GetTick+0x10>)
 8003dae:	681b      	ldr	r3, [r3, #0]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bc80      	pop	{r7}
 8003db6:	4770      	bx	lr
 8003db8:	20000de4 	.word	0x20000de4

08003dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003dc4:	f7ff fff0 	bl	8003da8 <HAL_GetTick>
 8003dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd4:	d005      	beq.n	8003de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dd6:	4b0a      	ldr	r3, [pc, #40]	; (8003e00 <HAL_Delay+0x44>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	461a      	mov	r2, r3
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4413      	add	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003de2:	bf00      	nop
 8003de4:	f7ff ffe0 	bl	8003da8 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d8f7      	bhi.n	8003de4 <HAL_Delay+0x28>
  {
  }
}
 8003df4:	bf00      	nop
 8003df6:	bf00      	nop
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	2000000c 	.word	0x2000000c

08003e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e14:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <__NVIC_SetPriorityGrouping+0x44>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e20:	4013      	ands	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e36:	4a04      	ldr	r2, [pc, #16]	; (8003e48 <__NVIC_SetPriorityGrouping+0x44>)
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	60d3      	str	r3, [r2, #12]
}
 8003e3c:	bf00      	nop
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	e000ed00 	.word	0xe000ed00

08003e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e50:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <__NVIC_GetPriorityGrouping+0x18>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	0a1b      	lsrs	r3, r3, #8
 8003e56:	f003 0307 	and.w	r3, r3, #7
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	e000ed00 	.word	0xe000ed00

08003e68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	db0b      	blt.n	8003e92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e7a:	79fb      	ldrb	r3, [r7, #7]
 8003e7c:	f003 021f 	and.w	r2, r3, #31
 8003e80:	4906      	ldr	r1, [pc, #24]	; (8003e9c <__NVIC_EnableIRQ+0x34>)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	095b      	lsrs	r3, r3, #5
 8003e88:	2001      	movs	r0, #1
 8003e8a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr
 8003e9c:	e000e100 	.word	0xe000e100

08003ea0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	6039      	str	r1, [r7, #0]
 8003eaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	db0a      	blt.n	8003eca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	b2da      	uxtb	r2, r3
 8003eb8:	490c      	ldr	r1, [pc, #48]	; (8003eec <__NVIC_SetPriority+0x4c>)
 8003eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ebe:	0112      	lsls	r2, r2, #4
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ec8:	e00a      	b.n	8003ee0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	b2da      	uxtb	r2, r3
 8003ece:	4908      	ldr	r1, [pc, #32]	; (8003ef0 <__NVIC_SetPriority+0x50>)
 8003ed0:	79fb      	ldrb	r3, [r7, #7]
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	3b04      	subs	r3, #4
 8003ed8:	0112      	lsls	r2, r2, #4
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	440b      	add	r3, r1
 8003ede:	761a      	strb	r2, [r3, #24]
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bc80      	pop	{r7}
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	e000e100 	.word	0xe000e100
 8003ef0:	e000ed00 	.word	0xe000ed00

08003ef4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b089      	sub	sp, #36	; 0x24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f08:	69fb      	ldr	r3, [r7, #28]
 8003f0a:	f1c3 0307 	rsb	r3, r3, #7
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	bf28      	it	cs
 8003f12:	2304      	movcs	r3, #4
 8003f14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	3304      	adds	r3, #4
 8003f1a:	2b06      	cmp	r3, #6
 8003f1c:	d902      	bls.n	8003f24 <NVIC_EncodePriority+0x30>
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	3b03      	subs	r3, #3
 8003f22:	e000      	b.n	8003f26 <NVIC_EncodePriority+0x32>
 8003f24:	2300      	movs	r3, #0
 8003f26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f28:	f04f 32ff 	mov.w	r2, #4294967295
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43da      	mvns	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	401a      	ands	r2, r3
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	fa01 f303 	lsl.w	r3, r1, r3
 8003f46:	43d9      	mvns	r1, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f4c:	4313      	orrs	r3, r2
         );
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3724      	adds	r7, #36	; 0x24
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr

08003f58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f68:	d301      	bcc.n	8003f6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e00f      	b.n	8003f8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <SysTick_Config+0x40>)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3b01      	subs	r3, #1
 8003f74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f76:	210f      	movs	r1, #15
 8003f78:	f04f 30ff 	mov.w	r0, #4294967295
 8003f7c:	f7ff ff90 	bl	8003ea0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f80:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <SysTick_Config+0x40>)
 8003f82:	2200      	movs	r2, #0
 8003f84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f86:	4b04      	ldr	r3, [pc, #16]	; (8003f98 <SysTick_Config+0x40>)
 8003f88:	2207      	movs	r2, #7
 8003f8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	e000e010 	.word	0xe000e010

08003f9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7ff ff2d 	bl	8003e04 <__NVIC_SetPriorityGrouping>
}
 8003faa:	bf00      	nop
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b086      	sub	sp, #24
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	4603      	mov	r3, r0
 8003fba:	60b9      	str	r1, [r7, #8]
 8003fbc:	607a      	str	r2, [r7, #4]
 8003fbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fc4:	f7ff ff42 	bl	8003e4c <__NVIC_GetPriorityGrouping>
 8003fc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	6978      	ldr	r0, [r7, #20]
 8003fd0:	f7ff ff90 	bl	8003ef4 <NVIC_EncodePriority>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fda:	4611      	mov	r1, r2
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff ff5f 	bl	8003ea0 <__NVIC_SetPriority>
}
 8003fe2:	bf00      	nop
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b082      	sub	sp, #8
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ff4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff ff35 	bl	8003e68 <__NVIC_EnableIRQ>
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b082      	sub	sp, #8
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f7ff ffa2 	bl	8003f58 <SysTick_Config>
 8004014:	4603      	mov	r3, r0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
	...

08004020 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004020:	b480      	push	{r7}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e059      	b.n	80040ea <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	4b2d      	ldr	r3, [pc, #180]	; (80040f4 <HAL_DMA_Init+0xd4>)
 800403e:	429a      	cmp	r2, r3
 8004040:	d80f      	bhi.n	8004062 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	461a      	mov	r2, r3
 8004048:	4b2b      	ldr	r3, [pc, #172]	; (80040f8 <HAL_DMA_Init+0xd8>)
 800404a:	4413      	add	r3, r2
 800404c:	4a2b      	ldr	r2, [pc, #172]	; (80040fc <HAL_DMA_Init+0xdc>)
 800404e:	fba2 2303 	umull	r2, r3, r2, r3
 8004052:	091b      	lsrs	r3, r3, #4
 8004054:	009a      	lsls	r2, r3, #2
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	4a28      	ldr	r2, [pc, #160]	; (8004100 <HAL_DMA_Init+0xe0>)
 800405e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004060:	e00e      	b.n	8004080 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	4b26      	ldr	r3, [pc, #152]	; (8004104 <HAL_DMA_Init+0xe4>)
 800406a:	4413      	add	r3, r2
 800406c:	4a23      	ldr	r2, [pc, #140]	; (80040fc <HAL_DMA_Init+0xdc>)
 800406e:	fba2 2303 	umull	r2, r3, r2, r3
 8004072:	091b      	lsrs	r3, r3, #4
 8004074:	009a      	lsls	r2, r3, #2
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a22      	ldr	r2, [pc, #136]	; (8004108 <HAL_DMA_Init+0xe8>)
 800407e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2202      	movs	r2, #2
 8004084:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004096:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800409a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80040a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68fa      	ldr	r2, [r7, #12]
 80040d0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr
 80040f4:	40020407 	.word	0x40020407
 80040f8:	bffdfff8 	.word	0xbffdfff8
 80040fc:	cccccccd 	.word	0xcccccccd
 8004100:	40020000 	.word	0x40020000
 8004104:	bffdfbf8 	.word	0xbffdfbf8
 8004108:	40020400 	.word	0x40020400

0800410c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
 8004118:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_DMA_Start_IT+0x20>
 8004128:	2302      	movs	r3, #2
 800412a:	e04a      	b.n	80041c2 <HAL_DMA_Start_IT+0xb6>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800413a:	2b01      	cmp	r3, #1
 800413c:	d13a      	bne.n	80041b4 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2202      	movs	r2, #2
 8004142:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2200      	movs	r2, #0
 800414a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	68b9      	ldr	r1, [r7, #8]
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fbb0 	bl	80048c8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 020e 	orr.w	r2, r2, #14
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	e00f      	b.n	80041a2 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f022 0204 	bic.w	r2, r2, #4
 8004190:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f042 020a 	orr.w	r2, r2, #10
 80041a0:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f042 0201 	orr.w	r2, r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e005      	b.n	80041c0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
 80041be:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80041c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041ca:	b480      	push	{r7}
 80041cc:	b085      	sub	sp, #20
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d008      	beq.n	80041f2 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2204      	movs	r2, #4
 80041e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e020      	b.n	8004234 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 020e 	bic.w	r2, r2, #14
 8004200:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0201 	bic.w	r2, r2, #1
 8004210:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421a:	2101      	movs	r1, #1
 800421c:	fa01 f202 	lsl.w	r2, r1, r2
 8004220:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004232:	7bfb      	ldrb	r3, [r7, #15]
}
 8004234:	4618      	mov	r0, r3
 8004236:	3714      	adds	r7, #20
 8004238:	46bd      	mov	sp, r7
 800423a:	bc80      	pop	{r7}
 800423c:	4770      	bx	lr
	...

08004240 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004248:	2300      	movs	r3, #0
 800424a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004252:	2b02      	cmp	r3, #2
 8004254:	d005      	beq.n	8004262 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2204      	movs	r2, #4
 800425a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	73fb      	strb	r3, [r7, #15]
 8004260:	e0d6      	b.n	8004410 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 020e 	bic.w	r2, r2, #14
 8004270:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f022 0201 	bic.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	461a      	mov	r2, r3
 8004288:	4b64      	ldr	r3, [pc, #400]	; (800441c <HAL_DMA_Abort_IT+0x1dc>)
 800428a:	429a      	cmp	r2, r3
 800428c:	d958      	bls.n	8004340 <HAL_DMA_Abort_IT+0x100>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a63      	ldr	r2, [pc, #396]	; (8004420 <HAL_DMA_Abort_IT+0x1e0>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d04f      	beq.n	8004338 <HAL_DMA_Abort_IT+0xf8>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a61      	ldr	r2, [pc, #388]	; (8004424 <HAL_DMA_Abort_IT+0x1e4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d048      	beq.n	8004334 <HAL_DMA_Abort_IT+0xf4>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a60      	ldr	r2, [pc, #384]	; (8004428 <HAL_DMA_Abort_IT+0x1e8>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d040      	beq.n	800432e <HAL_DMA_Abort_IT+0xee>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a5e      	ldr	r2, [pc, #376]	; (800442c <HAL_DMA_Abort_IT+0x1ec>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d038      	beq.n	8004328 <HAL_DMA_Abort_IT+0xe8>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a5d      	ldr	r2, [pc, #372]	; (8004430 <HAL_DMA_Abort_IT+0x1f0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d030      	beq.n	8004322 <HAL_DMA_Abort_IT+0xe2>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a5b      	ldr	r2, [pc, #364]	; (8004434 <HAL_DMA_Abort_IT+0x1f4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d028      	beq.n	800431c <HAL_DMA_Abort_IT+0xdc>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a53      	ldr	r2, [pc, #332]	; (800441c <HAL_DMA_Abort_IT+0x1dc>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d020      	beq.n	8004316 <HAL_DMA_Abort_IT+0xd6>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a57      	ldr	r2, [pc, #348]	; (8004438 <HAL_DMA_Abort_IT+0x1f8>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d019      	beq.n	8004312 <HAL_DMA_Abort_IT+0xd2>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a56      	ldr	r2, [pc, #344]	; (800443c <HAL_DMA_Abort_IT+0x1fc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d012      	beq.n	800430e <HAL_DMA_Abort_IT+0xce>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a54      	ldr	r2, [pc, #336]	; (8004440 <HAL_DMA_Abort_IT+0x200>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d00a      	beq.n	8004308 <HAL_DMA_Abort_IT+0xc8>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a53      	ldr	r2, [pc, #332]	; (8004444 <HAL_DMA_Abort_IT+0x204>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d102      	bne.n	8004302 <HAL_DMA_Abort_IT+0xc2>
 80042fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004300:	e01b      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004306:	e018      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004308:	f44f 7380 	mov.w	r3, #256	; 0x100
 800430c:	e015      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 800430e:	2310      	movs	r3, #16
 8004310:	e013      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004312:	2301      	movs	r3, #1
 8004314:	e011      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004316:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800431a:	e00e      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 800431c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004320:	e00b      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004322:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004326:	e008      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004328:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800432c:	e005      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 800432e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004332:	e002      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004334:	2310      	movs	r3, #16
 8004336:	e000      	b.n	800433a <HAL_DMA_Abort_IT+0xfa>
 8004338:	2301      	movs	r3, #1
 800433a:	4a43      	ldr	r2, [pc, #268]	; (8004448 <HAL_DMA_Abort_IT+0x208>)
 800433c:	6053      	str	r3, [r2, #4]
 800433e:	e057      	b.n	80043f0 <HAL_DMA_Abort_IT+0x1b0>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a36      	ldr	r2, [pc, #216]	; (8004420 <HAL_DMA_Abort_IT+0x1e0>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d04f      	beq.n	80043ea <HAL_DMA_Abort_IT+0x1aa>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a35      	ldr	r2, [pc, #212]	; (8004424 <HAL_DMA_Abort_IT+0x1e4>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d048      	beq.n	80043e6 <HAL_DMA_Abort_IT+0x1a6>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a33      	ldr	r2, [pc, #204]	; (8004428 <HAL_DMA_Abort_IT+0x1e8>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d040      	beq.n	80043e0 <HAL_DMA_Abort_IT+0x1a0>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a32      	ldr	r2, [pc, #200]	; (800442c <HAL_DMA_Abort_IT+0x1ec>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d038      	beq.n	80043da <HAL_DMA_Abort_IT+0x19a>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a30      	ldr	r2, [pc, #192]	; (8004430 <HAL_DMA_Abort_IT+0x1f0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d030      	beq.n	80043d4 <HAL_DMA_Abort_IT+0x194>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4a2f      	ldr	r2, [pc, #188]	; (8004434 <HAL_DMA_Abort_IT+0x1f4>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d028      	beq.n	80043ce <HAL_DMA_Abort_IT+0x18e>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a26      	ldr	r2, [pc, #152]	; (800441c <HAL_DMA_Abort_IT+0x1dc>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d020      	beq.n	80043c8 <HAL_DMA_Abort_IT+0x188>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a2b      	ldr	r2, [pc, #172]	; (8004438 <HAL_DMA_Abort_IT+0x1f8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d019      	beq.n	80043c4 <HAL_DMA_Abort_IT+0x184>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a29      	ldr	r2, [pc, #164]	; (800443c <HAL_DMA_Abort_IT+0x1fc>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d012      	beq.n	80043c0 <HAL_DMA_Abort_IT+0x180>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a28      	ldr	r2, [pc, #160]	; (8004440 <HAL_DMA_Abort_IT+0x200>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00a      	beq.n	80043ba <HAL_DMA_Abort_IT+0x17a>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a26      	ldr	r2, [pc, #152]	; (8004444 <HAL_DMA_Abort_IT+0x204>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d102      	bne.n	80043b4 <HAL_DMA_Abort_IT+0x174>
 80043ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043b2:	e01b      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043b8:	e018      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043be:	e015      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043c0:	2310      	movs	r3, #16
 80043c2:	e013      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043c4:	2301      	movs	r3, #1
 80043c6:	e011      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80043cc:	e00e      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80043d2:	e00b      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80043d8:	e008      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043de:	e005      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043e4:	e002      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043e6:	2310      	movs	r3, #16
 80043e8:	e000      	b.n	80043ec <HAL_DMA_Abort_IT+0x1ac>
 80043ea:	2301      	movs	r3, #1
 80043ec:	4a17      	ldr	r2, [pc, #92]	; (800444c <HAL_DMA_Abort_IT+0x20c>)
 80043ee:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	4798      	blx	r3
    } 
  }
  return status;
 8004410:	7bfb      	ldrb	r3, [r7, #15]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40020080 	.word	0x40020080
 8004420:	40020008 	.word	0x40020008
 8004424:	4002001c 	.word	0x4002001c
 8004428:	40020030 	.word	0x40020030
 800442c:	40020044 	.word	0x40020044
 8004430:	40020058 	.word	0x40020058
 8004434:	4002006c 	.word	0x4002006c
 8004438:	40020408 	.word	0x40020408
 800443c:	4002041c 	.word	0x4002041c
 8004440:	40020430 	.word	0x40020430
 8004444:	40020444 	.word	0x40020444
 8004448:	40020400 	.word	0x40020400
 800444c:	40020000 	.word	0x40020000

08004450 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446c:	2204      	movs	r2, #4
 800446e:	409a      	lsls	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	4013      	ands	r3, r2
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 80f1 	beq.w	800465c <HAL_DMA_IRQHandler+0x20c>
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 80eb 	beq.w	800465c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b00      	cmp	r3, #0
 8004492:	d107      	bne.n	80044a4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0204 	bic.w	r2, r2, #4
 80044a2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	461a      	mov	r2, r3
 80044aa:	4b5f      	ldr	r3, [pc, #380]	; (8004628 <HAL_DMA_IRQHandler+0x1d8>)
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d958      	bls.n	8004562 <HAL_DMA_IRQHandler+0x112>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a5d      	ldr	r2, [pc, #372]	; (800462c <HAL_DMA_IRQHandler+0x1dc>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d04f      	beq.n	800455a <HAL_DMA_IRQHandler+0x10a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a5c      	ldr	r2, [pc, #368]	; (8004630 <HAL_DMA_IRQHandler+0x1e0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d048      	beq.n	8004556 <HAL_DMA_IRQHandler+0x106>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a5a      	ldr	r2, [pc, #360]	; (8004634 <HAL_DMA_IRQHandler+0x1e4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d040      	beq.n	8004550 <HAL_DMA_IRQHandler+0x100>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a59      	ldr	r2, [pc, #356]	; (8004638 <HAL_DMA_IRQHandler+0x1e8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d038      	beq.n	800454a <HAL_DMA_IRQHandler+0xfa>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a57      	ldr	r2, [pc, #348]	; (800463c <HAL_DMA_IRQHandler+0x1ec>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d030      	beq.n	8004544 <HAL_DMA_IRQHandler+0xf4>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a56      	ldr	r2, [pc, #344]	; (8004640 <HAL_DMA_IRQHandler+0x1f0>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d028      	beq.n	800453e <HAL_DMA_IRQHandler+0xee>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a4d      	ldr	r2, [pc, #308]	; (8004628 <HAL_DMA_IRQHandler+0x1d8>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d020      	beq.n	8004538 <HAL_DMA_IRQHandler+0xe8>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a52      	ldr	r2, [pc, #328]	; (8004644 <HAL_DMA_IRQHandler+0x1f4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d019      	beq.n	8004534 <HAL_DMA_IRQHandler+0xe4>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a50      	ldr	r2, [pc, #320]	; (8004648 <HAL_DMA_IRQHandler+0x1f8>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d012      	beq.n	8004530 <HAL_DMA_IRQHandler+0xe0>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a4f      	ldr	r2, [pc, #316]	; (800464c <HAL_DMA_IRQHandler+0x1fc>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00a      	beq.n	800452a <HAL_DMA_IRQHandler+0xda>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a4d      	ldr	r2, [pc, #308]	; (8004650 <HAL_DMA_IRQHandler+0x200>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d102      	bne.n	8004524 <HAL_DMA_IRQHandler+0xd4>
 800451e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004522:	e01b      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004524:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004528:	e018      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 800452a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800452e:	e015      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004530:	2340      	movs	r3, #64	; 0x40
 8004532:	e013      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004534:	2304      	movs	r3, #4
 8004536:	e011      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004538:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800453c:	e00e      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 800453e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004542:	e00b      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004544:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004548:	e008      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 800454a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800454e:	e005      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004554:	e002      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 8004556:	2340      	movs	r3, #64	; 0x40
 8004558:	e000      	b.n	800455c <HAL_DMA_IRQHandler+0x10c>
 800455a:	2304      	movs	r3, #4
 800455c:	4a3d      	ldr	r2, [pc, #244]	; (8004654 <HAL_DMA_IRQHandler+0x204>)
 800455e:	6053      	str	r3, [r2, #4]
 8004560:	e057      	b.n	8004612 <HAL_DMA_IRQHandler+0x1c2>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a31      	ldr	r2, [pc, #196]	; (800462c <HAL_DMA_IRQHandler+0x1dc>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d04f      	beq.n	800460c <HAL_DMA_IRQHandler+0x1bc>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a2f      	ldr	r2, [pc, #188]	; (8004630 <HAL_DMA_IRQHandler+0x1e0>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d048      	beq.n	8004608 <HAL_DMA_IRQHandler+0x1b8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a2e      	ldr	r2, [pc, #184]	; (8004634 <HAL_DMA_IRQHandler+0x1e4>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d040      	beq.n	8004602 <HAL_DMA_IRQHandler+0x1b2>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a2c      	ldr	r2, [pc, #176]	; (8004638 <HAL_DMA_IRQHandler+0x1e8>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d038      	beq.n	80045fc <HAL_DMA_IRQHandler+0x1ac>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a2b      	ldr	r2, [pc, #172]	; (800463c <HAL_DMA_IRQHandler+0x1ec>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d030      	beq.n	80045f6 <HAL_DMA_IRQHandler+0x1a6>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a29      	ldr	r2, [pc, #164]	; (8004640 <HAL_DMA_IRQHandler+0x1f0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d028      	beq.n	80045f0 <HAL_DMA_IRQHandler+0x1a0>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a21      	ldr	r2, [pc, #132]	; (8004628 <HAL_DMA_IRQHandler+0x1d8>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d020      	beq.n	80045ea <HAL_DMA_IRQHandler+0x19a>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a25      	ldr	r2, [pc, #148]	; (8004644 <HAL_DMA_IRQHandler+0x1f4>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d019      	beq.n	80045e6 <HAL_DMA_IRQHandler+0x196>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a24      	ldr	r2, [pc, #144]	; (8004648 <HAL_DMA_IRQHandler+0x1f8>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d012      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x192>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a22      	ldr	r2, [pc, #136]	; (800464c <HAL_DMA_IRQHandler+0x1fc>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00a      	beq.n	80045dc <HAL_DMA_IRQHandler+0x18c>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a21      	ldr	r2, [pc, #132]	; (8004650 <HAL_DMA_IRQHandler+0x200>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d102      	bne.n	80045d6 <HAL_DMA_IRQHandler+0x186>
 80045d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80045d4:	e01b      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045d6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80045da:	e018      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045e0:	e015      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045e2:	2340      	movs	r3, #64	; 0x40
 80045e4:	e013      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045e6:	2304      	movs	r3, #4
 80045e8:	e011      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80045ee:	e00e      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80045f4:	e00b      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045f6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80045fa:	e008      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 80045fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004600:	e005      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 8004602:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004606:	e002      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 8004608:	2340      	movs	r3, #64	; 0x40
 800460a:	e000      	b.n	800460e <HAL_DMA_IRQHandler+0x1be>
 800460c:	2304      	movs	r3, #4
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <HAL_DMA_IRQHandler+0x208>)
 8004610:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 8136 	beq.w	8004888 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004624:	e130      	b.n	8004888 <HAL_DMA_IRQHandler+0x438>
 8004626:	bf00      	nop
 8004628:	40020080 	.word	0x40020080
 800462c:	40020008 	.word	0x40020008
 8004630:	4002001c 	.word	0x4002001c
 8004634:	40020030 	.word	0x40020030
 8004638:	40020044 	.word	0x40020044
 800463c:	40020058 	.word	0x40020058
 8004640:	4002006c 	.word	0x4002006c
 8004644:	40020408 	.word	0x40020408
 8004648:	4002041c 	.word	0x4002041c
 800464c:	40020430 	.word	0x40020430
 8004650:	40020444 	.word	0x40020444
 8004654:	40020400 	.word	0x40020400
 8004658:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004660:	2202      	movs	r2, #2
 8004662:	409a      	lsls	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4013      	ands	r3, r2
 8004668:	2b00      	cmp	r3, #0
 800466a:	f000 80dd 	beq.w	8004828 <HAL_DMA_IRQHandler+0x3d8>
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 80d7 	beq.w	8004828 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b00      	cmp	r3, #0
 8004686:	d10b      	bne.n	80046a0 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f022 020a 	bic.w	r2, r2, #10
 8004696:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	461a      	mov	r2, r3
 80046a6:	4b7b      	ldr	r3, [pc, #492]	; (8004894 <HAL_DMA_IRQHandler+0x444>)
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d958      	bls.n	800475e <HAL_DMA_IRQHandler+0x30e>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a79      	ldr	r2, [pc, #484]	; (8004898 <HAL_DMA_IRQHandler+0x448>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d04f      	beq.n	8004756 <HAL_DMA_IRQHandler+0x306>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a78      	ldr	r2, [pc, #480]	; (800489c <HAL_DMA_IRQHandler+0x44c>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d048      	beq.n	8004752 <HAL_DMA_IRQHandler+0x302>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a76      	ldr	r2, [pc, #472]	; (80048a0 <HAL_DMA_IRQHandler+0x450>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d040      	beq.n	800474c <HAL_DMA_IRQHandler+0x2fc>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a75      	ldr	r2, [pc, #468]	; (80048a4 <HAL_DMA_IRQHandler+0x454>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d038      	beq.n	8004746 <HAL_DMA_IRQHandler+0x2f6>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a73      	ldr	r2, [pc, #460]	; (80048a8 <HAL_DMA_IRQHandler+0x458>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d030      	beq.n	8004740 <HAL_DMA_IRQHandler+0x2f0>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a72      	ldr	r2, [pc, #456]	; (80048ac <HAL_DMA_IRQHandler+0x45c>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d028      	beq.n	800473a <HAL_DMA_IRQHandler+0x2ea>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a69      	ldr	r2, [pc, #420]	; (8004894 <HAL_DMA_IRQHandler+0x444>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d020      	beq.n	8004734 <HAL_DMA_IRQHandler+0x2e4>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a6e      	ldr	r2, [pc, #440]	; (80048b0 <HAL_DMA_IRQHandler+0x460>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d019      	beq.n	8004730 <HAL_DMA_IRQHandler+0x2e0>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a6c      	ldr	r2, [pc, #432]	; (80048b4 <HAL_DMA_IRQHandler+0x464>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d012      	beq.n	800472c <HAL_DMA_IRQHandler+0x2dc>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a6b      	ldr	r2, [pc, #428]	; (80048b8 <HAL_DMA_IRQHandler+0x468>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d00a      	beq.n	8004726 <HAL_DMA_IRQHandler+0x2d6>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a69      	ldr	r2, [pc, #420]	; (80048bc <HAL_DMA_IRQHandler+0x46c>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d102      	bne.n	8004720 <HAL_DMA_IRQHandler+0x2d0>
 800471a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800471e:	e01b      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004720:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004724:	e018      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004726:	f44f 7300 	mov.w	r3, #512	; 0x200
 800472a:	e015      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 800472c:	2320      	movs	r3, #32
 800472e:	e013      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004730:	2302      	movs	r3, #2
 8004732:	e011      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004734:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004738:	e00e      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 800473a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800473e:	e00b      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004744:	e008      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800474a:	e005      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 800474c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004750:	e002      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004752:	2320      	movs	r3, #32
 8004754:	e000      	b.n	8004758 <HAL_DMA_IRQHandler+0x308>
 8004756:	2302      	movs	r3, #2
 8004758:	4a59      	ldr	r2, [pc, #356]	; (80048c0 <HAL_DMA_IRQHandler+0x470>)
 800475a:	6053      	str	r3, [r2, #4]
 800475c:	e057      	b.n	800480e <HAL_DMA_IRQHandler+0x3be>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a4d      	ldr	r2, [pc, #308]	; (8004898 <HAL_DMA_IRQHandler+0x448>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d04f      	beq.n	8004808 <HAL_DMA_IRQHandler+0x3b8>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a4b      	ldr	r2, [pc, #300]	; (800489c <HAL_DMA_IRQHandler+0x44c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d048      	beq.n	8004804 <HAL_DMA_IRQHandler+0x3b4>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a4a      	ldr	r2, [pc, #296]	; (80048a0 <HAL_DMA_IRQHandler+0x450>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d040      	beq.n	80047fe <HAL_DMA_IRQHandler+0x3ae>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a48      	ldr	r2, [pc, #288]	; (80048a4 <HAL_DMA_IRQHandler+0x454>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d038      	beq.n	80047f8 <HAL_DMA_IRQHandler+0x3a8>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a47      	ldr	r2, [pc, #284]	; (80048a8 <HAL_DMA_IRQHandler+0x458>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d030      	beq.n	80047f2 <HAL_DMA_IRQHandler+0x3a2>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a45      	ldr	r2, [pc, #276]	; (80048ac <HAL_DMA_IRQHandler+0x45c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d028      	beq.n	80047ec <HAL_DMA_IRQHandler+0x39c>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a3d      	ldr	r2, [pc, #244]	; (8004894 <HAL_DMA_IRQHandler+0x444>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d020      	beq.n	80047e6 <HAL_DMA_IRQHandler+0x396>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a41      	ldr	r2, [pc, #260]	; (80048b0 <HAL_DMA_IRQHandler+0x460>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d019      	beq.n	80047e2 <HAL_DMA_IRQHandler+0x392>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a40      	ldr	r2, [pc, #256]	; (80048b4 <HAL_DMA_IRQHandler+0x464>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d012      	beq.n	80047de <HAL_DMA_IRQHandler+0x38e>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a3e      	ldr	r2, [pc, #248]	; (80048b8 <HAL_DMA_IRQHandler+0x468>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00a      	beq.n	80047d8 <HAL_DMA_IRQHandler+0x388>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a3d      	ldr	r2, [pc, #244]	; (80048bc <HAL_DMA_IRQHandler+0x46c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d102      	bne.n	80047d2 <HAL_DMA_IRQHandler+0x382>
 80047cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047d0:	e01b      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047d6:	e018      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047dc:	e015      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047de:	2320      	movs	r3, #32
 80047e0:	e013      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e011      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047ea:	e00e      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80047f0:	e00b      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047f6:	e008      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80047fc:	e005      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 80047fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004802:	e002      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 8004804:	2320      	movs	r3, #32
 8004806:	e000      	b.n	800480a <HAL_DMA_IRQHandler+0x3ba>
 8004808:	2302      	movs	r3, #2
 800480a:	4a2e      	ldr	r2, [pc, #184]	; (80048c4 <HAL_DMA_IRQHandler+0x474>)
 800480c:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800481a:	2b00      	cmp	r3, #0
 800481c:	d034      	beq.n	8004888 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004826:	e02f      	b.n	8004888 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	2208      	movs	r2, #8
 800482e:	409a      	lsls	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d028      	beq.n	800488a <HAL_DMA_IRQHandler+0x43a>
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 0308 	and.w	r3, r3, #8
 800483e:	2b00      	cmp	r3, #0
 8004840:	d023      	beq.n	800488a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 020e 	bic.w	r2, r2, #14
 8004850:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485a:	2101      	movs	r1, #1
 800485c:	fa01 f202 	lsl.w	r2, r1, r2
 8004860:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487c:	2b00      	cmp	r3, #0
 800487e:	d004      	beq.n	800488a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	4798      	blx	r3
    }
  }
  return;
 8004888:	bf00      	nop
 800488a:	bf00      	nop
}
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	40020080 	.word	0x40020080
 8004898:	40020008 	.word	0x40020008
 800489c:	4002001c 	.word	0x4002001c
 80048a0:	40020030 	.word	0x40020030
 80048a4:	40020044 	.word	0x40020044
 80048a8:	40020058 	.word	0x40020058
 80048ac:	4002006c 	.word	0x4002006c
 80048b0:	40020408 	.word	0x40020408
 80048b4:	4002041c 	.word	0x4002041c
 80048b8:	40020430 	.word	0x40020430
 80048bc:	40020444 	.word	0x40020444
 80048c0:	40020400 	.word	0x40020400
 80048c4:	40020000 	.word	0x40020000

080048c8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048de:	2101      	movs	r1, #1
 80048e0:	fa01 f202 	lsl.w	r2, r1, r2
 80048e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b10      	cmp	r3, #16
 80048f4:	d108      	bne.n	8004908 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68ba      	ldr	r2, [r7, #8]
 8004904:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004906:	e007      	b.n	8004918 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	60da      	str	r2, [r3, #12]
}
 8004918:	bf00      	nop
 800491a:	3714      	adds	r7, #20
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
	...

08004924 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004924:	b480      	push	{r7}
 8004926:	b08b      	sub	sp, #44	; 0x2c
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800492e:	2300      	movs	r3, #0
 8004930:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004932:	2300      	movs	r3, #0
 8004934:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004936:	e179      	b.n	8004c2c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004938:	2201      	movs	r2, #1
 800493a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	69fa      	ldr	r2, [r7, #28]
 8004948:	4013      	ands	r3, r2
 800494a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	429a      	cmp	r2, r3
 8004952:	f040 8168 	bne.w	8004c26 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4a96      	ldr	r2, [pc, #600]	; (8004bb4 <HAL_GPIO_Init+0x290>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d05e      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
 8004960:	4a94      	ldr	r2, [pc, #592]	; (8004bb4 <HAL_GPIO_Init+0x290>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d875      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 8004966:	4a94      	ldr	r2, [pc, #592]	; (8004bb8 <HAL_GPIO_Init+0x294>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d058      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
 800496c:	4a92      	ldr	r2, [pc, #584]	; (8004bb8 <HAL_GPIO_Init+0x294>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d86f      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 8004972:	4a92      	ldr	r2, [pc, #584]	; (8004bbc <HAL_GPIO_Init+0x298>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d052      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
 8004978:	4a90      	ldr	r2, [pc, #576]	; (8004bbc <HAL_GPIO_Init+0x298>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d869      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 800497e:	4a90      	ldr	r2, [pc, #576]	; (8004bc0 <HAL_GPIO_Init+0x29c>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d04c      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
 8004984:	4a8e      	ldr	r2, [pc, #568]	; (8004bc0 <HAL_GPIO_Init+0x29c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d863      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 800498a:	4a8e      	ldr	r2, [pc, #568]	; (8004bc4 <HAL_GPIO_Init+0x2a0>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d046      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
 8004990:	4a8c      	ldr	r2, [pc, #560]	; (8004bc4 <HAL_GPIO_Init+0x2a0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d85d      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 8004996:	2b12      	cmp	r3, #18
 8004998:	d82a      	bhi.n	80049f0 <HAL_GPIO_Init+0xcc>
 800499a:	2b12      	cmp	r3, #18
 800499c:	d859      	bhi.n	8004a52 <HAL_GPIO_Init+0x12e>
 800499e:	a201      	add	r2, pc, #4	; (adr r2, 80049a4 <HAL_GPIO_Init+0x80>)
 80049a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a4:	08004a1f 	.word	0x08004a1f
 80049a8:	080049f9 	.word	0x080049f9
 80049ac:	08004a0b 	.word	0x08004a0b
 80049b0:	08004a4d 	.word	0x08004a4d
 80049b4:	08004a53 	.word	0x08004a53
 80049b8:	08004a53 	.word	0x08004a53
 80049bc:	08004a53 	.word	0x08004a53
 80049c0:	08004a53 	.word	0x08004a53
 80049c4:	08004a53 	.word	0x08004a53
 80049c8:	08004a53 	.word	0x08004a53
 80049cc:	08004a53 	.word	0x08004a53
 80049d0:	08004a53 	.word	0x08004a53
 80049d4:	08004a53 	.word	0x08004a53
 80049d8:	08004a53 	.word	0x08004a53
 80049dc:	08004a53 	.word	0x08004a53
 80049e0:	08004a53 	.word	0x08004a53
 80049e4:	08004a53 	.word	0x08004a53
 80049e8:	08004a01 	.word	0x08004a01
 80049ec:	08004a15 	.word	0x08004a15
 80049f0:	4a75      	ldr	r2, [pc, #468]	; (8004bc8 <HAL_GPIO_Init+0x2a4>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d013      	beq.n	8004a1e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80049f6:	e02c      	b.n	8004a52 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	623b      	str	r3, [r7, #32]
          break;
 80049fe:	e029      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	3304      	adds	r3, #4
 8004a06:	623b      	str	r3, [r7, #32]
          break;
 8004a08:	e024      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	3308      	adds	r3, #8
 8004a10:	623b      	str	r3, [r7, #32]
          break;
 8004a12:	e01f      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	330c      	adds	r3, #12
 8004a1a:	623b      	str	r3, [r7, #32]
          break;
 8004a1c:	e01a      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d102      	bne.n	8004a2c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004a26:	2304      	movs	r3, #4
 8004a28:	623b      	str	r3, [r7, #32]
          break;
 8004a2a:	e013      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d105      	bne.n	8004a40 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a34:	2308      	movs	r3, #8
 8004a36:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	611a      	str	r2, [r3, #16]
          break;
 8004a3e:	e009      	b.n	8004a54 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004a40:	2308      	movs	r3, #8
 8004a42:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	69fa      	ldr	r2, [r7, #28]
 8004a48:	615a      	str	r2, [r3, #20]
          break;
 8004a4a:	e003      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	623b      	str	r3, [r7, #32]
          break;
 8004a50:	e000      	b.n	8004a54 <HAL_GPIO_Init+0x130>
          break;
 8004a52:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	2bff      	cmp	r3, #255	; 0xff
 8004a58:	d801      	bhi.n	8004a5e <HAL_GPIO_Init+0x13a>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	e001      	b.n	8004a62 <HAL_GPIO_Init+0x13e>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	3304      	adds	r3, #4
 8004a62:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	2bff      	cmp	r3, #255	; 0xff
 8004a68:	d802      	bhi.n	8004a70 <HAL_GPIO_Init+0x14c>
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	e002      	b.n	8004a76 <HAL_GPIO_Init+0x152>
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	3b08      	subs	r3, #8
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a78:	697b      	ldr	r3, [r7, #20]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	210f      	movs	r1, #15
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	fa01 f303 	lsl.w	r3, r1, r3
 8004a84:	43db      	mvns	r3, r3
 8004a86:	401a      	ands	r2, r3
 8004a88:	6a39      	ldr	r1, [r7, #32]
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a90:	431a      	orrs	r2, r3
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	f000 80c1 	beq.w	8004c26 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004aa4:	4b49      	ldr	r3, [pc, #292]	; (8004bcc <HAL_GPIO_Init+0x2a8>)
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	4a48      	ldr	r2, [pc, #288]	; (8004bcc <HAL_GPIO_Init+0x2a8>)
 8004aaa:	f043 0301 	orr.w	r3, r3, #1
 8004aae:	6193      	str	r3, [r2, #24]
 8004ab0:	4b46      	ldr	r3, [pc, #280]	; (8004bcc <HAL_GPIO_Init+0x2a8>)
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	f003 0301 	and.w	r3, r3, #1
 8004ab8:	60bb      	str	r3, [r7, #8]
 8004aba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004abc:	4a44      	ldr	r2, [pc, #272]	; (8004bd0 <HAL_GPIO_Init+0x2ac>)
 8004abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac0:	089b      	lsrs	r3, r3, #2
 8004ac2:	3302      	adds	r3, #2
 8004ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004acc:	f003 0303 	and.w	r3, r3, #3
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	220f      	movs	r2, #15
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	43db      	mvns	r3, r3
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	4013      	ands	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a3c      	ldr	r2, [pc, #240]	; (8004bd4 <HAL_GPIO_Init+0x2b0>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d01f      	beq.n	8004b28 <HAL_GPIO_Init+0x204>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a3b      	ldr	r2, [pc, #236]	; (8004bd8 <HAL_GPIO_Init+0x2b4>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d019      	beq.n	8004b24 <HAL_GPIO_Init+0x200>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a3a      	ldr	r2, [pc, #232]	; (8004bdc <HAL_GPIO_Init+0x2b8>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d013      	beq.n	8004b20 <HAL_GPIO_Init+0x1fc>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4a39      	ldr	r2, [pc, #228]	; (8004be0 <HAL_GPIO_Init+0x2bc>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d00d      	beq.n	8004b1c <HAL_GPIO_Init+0x1f8>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a38      	ldr	r2, [pc, #224]	; (8004be4 <HAL_GPIO_Init+0x2c0>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d007      	beq.n	8004b18 <HAL_GPIO_Init+0x1f4>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a37      	ldr	r2, [pc, #220]	; (8004be8 <HAL_GPIO_Init+0x2c4>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d101      	bne.n	8004b14 <HAL_GPIO_Init+0x1f0>
 8004b10:	2305      	movs	r3, #5
 8004b12:	e00a      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b14:	2306      	movs	r3, #6
 8004b16:	e008      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b18:	2304      	movs	r3, #4
 8004b1a:	e006      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e004      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e002      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <HAL_GPIO_Init+0x206>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b2c:	f002 0203 	and.w	r2, r2, #3
 8004b30:	0092      	lsls	r2, r2, #2
 8004b32:	4093      	lsls	r3, r2
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004b3a:	4925      	ldr	r1, [pc, #148]	; (8004bd0 <HAL_GPIO_Init+0x2ac>)
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3e:	089b      	lsrs	r3, r3, #2
 8004b40:	3302      	adds	r3, #2
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d006      	beq.n	8004b62 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b54:	4b25      	ldr	r3, [pc, #148]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	4924      	ldr	r1, [pc, #144]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	600b      	str	r3, [r1, #0]
 8004b60:	e006      	b.n	8004b70 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b62:	4b22      	ldr	r3, [pc, #136]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	43db      	mvns	r3, r3
 8004b6a:	4920      	ldr	r1, [pc, #128]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d006      	beq.n	8004b8a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b7c:	4b1b      	ldr	r3, [pc, #108]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	491a      	ldr	r1, [pc, #104]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	604b      	str	r3, [r1, #4]
 8004b88:	e006      	b.n	8004b98 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b8a:	4b18      	ldr	r3, [pc, #96]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	43db      	mvns	r3, r3
 8004b92:	4916      	ldr	r1, [pc, #88]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004b94:	4013      	ands	r3, r2
 8004b96:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d025      	beq.n	8004bf0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ba4:	4b11      	ldr	r3, [pc, #68]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004ba6:	689a      	ldr	r2, [r3, #8]
 8004ba8:	4910      	ldr	r1, [pc, #64]	; (8004bec <HAL_GPIO_Init+0x2c8>)
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	608b      	str	r3, [r1, #8]
 8004bb0:	e025      	b.n	8004bfe <HAL_GPIO_Init+0x2da>
 8004bb2:	bf00      	nop
 8004bb4:	10320000 	.word	0x10320000
 8004bb8:	10310000 	.word	0x10310000
 8004bbc:	10220000 	.word	0x10220000
 8004bc0:	10210000 	.word	0x10210000
 8004bc4:	10120000 	.word	0x10120000
 8004bc8:	10110000 	.word	0x10110000
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	40010000 	.word	0x40010000
 8004bd4:	40010800 	.word	0x40010800
 8004bd8:	40010c00 	.word	0x40010c00
 8004bdc:	40011000 	.word	0x40011000
 8004be0:	40011400 	.word	0x40011400
 8004be4:	40011800 	.word	0x40011800
 8004be8:	40011c00 	.word	0x40011c00
 8004bec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004bf0:	4b15      	ldr	r3, [pc, #84]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	4913      	ldr	r1, [pc, #76]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d006      	beq.n	8004c18 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004c0a:	4b0f      	ldr	r3, [pc, #60]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004c0c:	68da      	ldr	r2, [r3, #12]
 8004c0e:	490e      	ldr	r1, [pc, #56]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004c10:	69bb      	ldr	r3, [r7, #24]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60cb      	str	r3, [r1, #12]
 8004c16:	e006      	b.n	8004c26 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004c18:	4b0b      	ldr	r3, [pc, #44]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004c1a:	68da      	ldr	r2, [r3, #12]
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	4909      	ldr	r1, [pc, #36]	; (8004c48 <HAL_GPIO_Init+0x324>)
 8004c22:	4013      	ands	r3, r2
 8004c24:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c28:	3301      	adds	r3, #1
 8004c2a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	fa22 f303 	lsr.w	r3, r2, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	f47f ae7e 	bne.w	8004938 <HAL_GPIO_Init+0x14>
  }
}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	372c      	adds	r7, #44	; 0x2c
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr
 8004c48:	40010400 	.word	0x40010400

08004c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	460b      	mov	r3, r1
 8004c56:	807b      	strh	r3, [r7, #2]
 8004c58:	4613      	mov	r3, r2
 8004c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c5c:	787b      	ldrb	r3, [r7, #1]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c62:	887a      	ldrh	r2, [r7, #2]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004c68:	e003      	b.n	8004c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004c6a:	887b      	ldrh	r3, [r7, #2]
 8004c6c:	041a      	lsls	r2, r3, #16
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	611a      	str	r2, [r3, #16]
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bc80      	pop	{r7}
 8004c7a:	4770      	bx	lr

08004c7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e12b      	b.n	8004ee6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7fe fbf2 	bl	800348c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2224      	movs	r2, #36	; 0x24
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0201 	bic.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cde:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ce0:	f000 fffc 	bl	8005cdc <HAL_RCC_GetPCLK1Freq>
 8004ce4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	4a81      	ldr	r2, [pc, #516]	; (8004ef0 <HAL_I2C_Init+0x274>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d807      	bhi.n	8004d00 <HAL_I2C_Init+0x84>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4a80      	ldr	r2, [pc, #512]	; (8004ef4 <HAL_I2C_Init+0x278>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	bf94      	ite	ls
 8004cf8:	2301      	movls	r3, #1
 8004cfa:	2300      	movhi	r3, #0
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	e006      	b.n	8004d0e <HAL_I2C_Init+0x92>
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4a7d      	ldr	r2, [pc, #500]	; (8004ef8 <HAL_I2C_Init+0x27c>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	bf94      	ite	ls
 8004d08:	2301      	movls	r3, #1
 8004d0a:	2300      	movhi	r3, #0
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e0e7      	b.n	8004ee6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4a78      	ldr	r2, [pc, #480]	; (8004efc <HAL_I2C_Init+0x280>)
 8004d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1e:	0c9b      	lsrs	r3, r3, #18
 8004d20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	4a6a      	ldr	r2, [pc, #424]	; (8004ef0 <HAL_I2C_Init+0x274>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d802      	bhi.n	8004d50 <HAL_I2C_Init+0xd4>
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	e009      	b.n	8004d64 <HAL_I2C_Init+0xe8>
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d56:	fb02 f303 	mul.w	r3, r2, r3
 8004d5a:	4a69      	ldr	r2, [pc, #420]	; (8004f00 <HAL_I2C_Init+0x284>)
 8004d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d60:	099b      	lsrs	r3, r3, #6
 8004d62:	3301      	adds	r3, #1
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6812      	ldr	r2, [r2, #0]
 8004d68:	430b      	orrs	r3, r1
 8004d6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	495c      	ldr	r1, [pc, #368]	; (8004ef0 <HAL_I2C_Init+0x274>)
 8004d80:	428b      	cmp	r3, r1
 8004d82:	d819      	bhi.n	8004db8 <HAL_I2C_Init+0x13c>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	1e59      	subs	r1, r3, #1
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	005b      	lsls	r3, r3, #1
 8004d8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d92:	1c59      	adds	r1, r3, #1
 8004d94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d98:	400b      	ands	r3, r1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_I2C_Init+0x138>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	1e59      	subs	r1, r3, #1
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	005b      	lsls	r3, r3, #1
 8004da8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004dac:	3301      	adds	r3, #1
 8004dae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004db2:	e051      	b.n	8004e58 <HAL_I2C_Init+0x1dc>
 8004db4:	2304      	movs	r3, #4
 8004db6:	e04f      	b.n	8004e58 <HAL_I2C_Init+0x1dc>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d111      	bne.n	8004de4 <HAL_I2C_Init+0x168>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	1e58      	subs	r0, r3, #1
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6859      	ldr	r1, [r3, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	440b      	add	r3, r1
 8004dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	bf0c      	ite	eq
 8004ddc:	2301      	moveq	r3, #1
 8004dde:	2300      	movne	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	e012      	b.n	8004e0a <HAL_I2C_Init+0x18e>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1e58      	subs	r0, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6859      	ldr	r1, [r3, #4]
 8004dec:	460b      	mov	r3, r1
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	440b      	add	r3, r1
 8004df2:	0099      	lsls	r1, r3, #2
 8004df4:	440b      	add	r3, r1
 8004df6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dfa:	3301      	adds	r3, #1
 8004dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	bf0c      	ite	eq
 8004e04:	2301      	moveq	r3, #1
 8004e06:	2300      	movne	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <HAL_I2C_Init+0x196>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e022      	b.n	8004e58 <HAL_I2C_Init+0x1dc>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10e      	bne.n	8004e38 <HAL_I2C_Init+0x1bc>
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1e58      	subs	r0, r3, #1
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6859      	ldr	r1, [r3, #4]
 8004e22:	460b      	mov	r3, r1
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	440b      	add	r3, r1
 8004e28:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e36:	e00f      	b.n	8004e58 <HAL_I2C_Init+0x1dc>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1e58      	subs	r0, r3, #1
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6859      	ldr	r1, [r3, #4]
 8004e40:	460b      	mov	r3, r1
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	0099      	lsls	r1, r3, #2
 8004e48:	440b      	add	r3, r1
 8004e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e4e:	3301      	adds	r3, #1
 8004e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	6809      	ldr	r1, [r1, #0]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	69da      	ldr	r2, [r3, #28]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	6911      	ldr	r1, [r2, #16]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	68d2      	ldr	r2, [r2, #12]
 8004e92:	4311      	orrs	r1, r2
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	6812      	ldr	r2, [r2, #0]
 8004e98:	430b      	orrs	r3, r1
 8004e9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	695a      	ldr	r2, [r3, #20]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0201 	orr.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	000186a0 	.word	0x000186a0
 8004ef4:	001e847f 	.word	0x001e847f
 8004ef8:	003d08ff 	.word	0x003d08ff
 8004efc:	431bde83 	.word	0x431bde83
 8004f00:	10624dd3 	.word	0x10624dd3

08004f04 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af02      	add	r7, sp, #8
 8004f0a:	60f8      	str	r0, [r7, #12]
 8004f0c:	4608      	mov	r0, r1
 8004f0e:	4611      	mov	r1, r2
 8004f10:	461a      	mov	r2, r3
 8004f12:	4603      	mov	r3, r0
 8004f14:	817b      	strh	r3, [r7, #10]
 8004f16:	460b      	mov	r3, r1
 8004f18:	813b      	strh	r3, [r7, #8]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f1e:	f7fe ff43 	bl	8003da8 <HAL_GetTick>
 8004f22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	2b20      	cmp	r3, #32
 8004f2e:	f040 80d9 	bne.w	80050e4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	2319      	movs	r3, #25
 8004f38:	2201      	movs	r2, #1
 8004f3a:	496d      	ldr	r1, [pc, #436]	; (80050f0 <HAL_I2C_Mem_Write+0x1ec>)
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f000 f971 	bl	8005224 <I2C_WaitOnFlagUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f48:	2302      	movs	r3, #2
 8004f4a:	e0cc      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d101      	bne.n	8004f5a <HAL_I2C_Mem_Write+0x56>
 8004f56:	2302      	movs	r3, #2
 8004f58:	e0c5      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0301 	and.w	r3, r3, #1
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d007      	beq.n	8004f80 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f042 0201 	orr.w	r2, r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f8e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2221      	movs	r2, #33	; 0x21
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2240      	movs	r2, #64	; 0x40
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a3a      	ldr	r2, [r7, #32]
 8004faa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004fb0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4a4d      	ldr	r2, [pc, #308]	; (80050f4 <HAL_I2C_Mem_Write+0x1f0>)
 8004fc0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fc2:	88f8      	ldrh	r0, [r7, #6]
 8004fc4:	893a      	ldrh	r2, [r7, #8]
 8004fc6:	8979      	ldrh	r1, [r7, #10]
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	9301      	str	r3, [sp, #4]
 8004fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fce:	9300      	str	r3, [sp, #0]
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f000 f890 	bl	80050f8 <I2C_RequestMemoryWrite>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d052      	beq.n	8005084 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e081      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 f9f2 	bl	80053d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00d      	beq.n	800500e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d107      	bne.n	800500a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005008:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e06b      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005012:	781a      	ldrb	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501e:	1c5a      	adds	r2, r3, #1
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005028:	3b01      	subs	r3, #1
 800502a:	b29a      	uxth	r2, r3
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005034:	b29b      	uxth	r3, r3
 8005036:	3b01      	subs	r3, #1
 8005038:	b29a      	uxth	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	695b      	ldr	r3, [r3, #20]
 8005044:	f003 0304 	and.w	r3, r3, #4
 8005048:	2b04      	cmp	r3, #4
 800504a:	d11b      	bne.n	8005084 <HAL_I2C_Mem_Write+0x180>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005050:	2b00      	cmp	r3, #0
 8005052:	d017      	beq.n	8005084 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005058:	781a      	ldrb	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800506e:	3b01      	subs	r3, #1
 8005070:	b29a      	uxth	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1aa      	bne.n	8004fe2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 f9de 	bl	8005452 <I2C_WaitOnBTFFlagUntilTimeout>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00d      	beq.n	80050b8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d107      	bne.n	80050b4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050b2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e016      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	e000      	b.n	80050e6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80050e4:	2302      	movs	r3, #2
  }
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	00100002 	.word	0x00100002
 80050f4:	ffff0000 	.word	0xffff0000

080050f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af02      	add	r7, sp, #8
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	4608      	mov	r0, r1
 8005102:	4611      	mov	r1, r2
 8005104:	461a      	mov	r2, r3
 8005106:	4603      	mov	r3, r0
 8005108:	817b      	strh	r3, [r7, #10]
 800510a:	460b      	mov	r3, r1
 800510c:	813b      	strh	r3, [r7, #8]
 800510e:	4613      	mov	r3, r2
 8005110:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005120:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	6a3b      	ldr	r3, [r7, #32]
 8005128:	2200      	movs	r2, #0
 800512a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f878 	bl	8005224 <I2C_WaitOnFlagUntilTimeout>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00d      	beq.n	8005156 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005148:	d103      	bne.n	8005152 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005150:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e05f      	b.n	8005216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005156:	897b      	ldrh	r3, [r7, #10]
 8005158:	b2db      	uxtb	r3, r3
 800515a:	461a      	mov	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005164:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005168:	6a3a      	ldr	r2, [r7, #32]
 800516a:	492d      	ldr	r1, [pc, #180]	; (8005220 <I2C_RequestMemoryWrite+0x128>)
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 f8b0 	bl	80052d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e04c      	b.n	8005216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	617b      	str	r3, [r7, #20]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	617b      	str	r3, [r7, #20]
 8005190:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005194:	6a39      	ldr	r1, [r7, #32]
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f91a 	bl	80053d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00d      	beq.n	80051be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d107      	bne.n	80051ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e02b      	b.n	8005216 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80051be:	88fb      	ldrh	r3, [r7, #6]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d105      	bne.n	80051d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80051c4:	893b      	ldrh	r3, [r7, #8]
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	611a      	str	r2, [r3, #16]
 80051ce:	e021      	b.n	8005214 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80051d0:	893b      	ldrh	r3, [r7, #8]
 80051d2:	0a1b      	lsrs	r3, r3, #8
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	b2da      	uxtb	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051e0:	6a39      	ldr	r1, [r7, #32]
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f8f4 	bl	80053d0 <I2C_WaitOnTXEFlagUntilTimeout>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d00d      	beq.n	800520a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d107      	bne.n	8005206 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005204:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e005      	b.n	8005216 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800520a:	893b      	ldrh	r3, [r7, #8]
 800520c:	b2da      	uxtb	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3718      	adds	r7, #24
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
 800521e:	bf00      	nop
 8005220:	00010002 	.word	0x00010002

08005224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	603b      	str	r3, [r7, #0]
 8005230:	4613      	mov	r3, r2
 8005232:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005234:	e025      	b.n	8005282 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523c:	d021      	beq.n	8005282 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800523e:	f7fe fdb3 	bl	8003da8 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	429a      	cmp	r2, r3
 800524c:	d302      	bcc.n	8005254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d116      	bne.n	8005282 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2220      	movs	r2, #32
 800525e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526e:	f043 0220 	orr.w	r2, r3, #32
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e023      	b.n	80052ca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	0c1b      	lsrs	r3, r3, #16
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2b01      	cmp	r3, #1
 800528a:	d10d      	bne.n	80052a8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	43da      	mvns	r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4013      	ands	r3, r2
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	bf0c      	ite	eq
 800529e:	2301      	moveq	r3, #1
 80052a0:	2300      	movne	r3, #0
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	461a      	mov	r2, r3
 80052a6:	e00c      	b.n	80052c2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	43da      	mvns	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bf0c      	ite	eq
 80052ba:	2301      	moveq	r3, #1
 80052bc:	2300      	movne	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d0b6      	beq.n	8005236 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b084      	sub	sp, #16
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	60f8      	str	r0, [r7, #12]
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	607a      	str	r2, [r7, #4]
 80052de:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052e0:	e051      	b.n	8005386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	695b      	ldr	r3, [r3, #20]
 80052e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052f0:	d123      	bne.n	800533a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005300:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800530a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2220      	movs	r2, #32
 8005316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005326:	f043 0204 	orr.w	r2, r3, #4
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	e046      	b.n	80053c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005340:	d021      	beq.n	8005386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005342:	f7fe fd31 	bl	8003da8 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	429a      	cmp	r2, r3
 8005350:	d302      	bcc.n	8005358 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d116      	bne.n	8005386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005372:	f043 0220 	orr.w	r2, r3, #32
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e020      	b.n	80053c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	0c1b      	lsrs	r3, r3, #16
 800538a:	b2db      	uxtb	r3, r3
 800538c:	2b01      	cmp	r3, #1
 800538e:	d10c      	bne.n	80053aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	695b      	ldr	r3, [r3, #20]
 8005396:	43da      	mvns	r2, r3
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	4013      	ands	r3, r2
 800539c:	b29b      	uxth	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	bf14      	ite	ne
 80053a2:	2301      	movne	r3, #1
 80053a4:	2300      	moveq	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	e00b      	b.n	80053c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	43da      	mvns	r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	4013      	ands	r3, r2
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	bf14      	ite	ne
 80053bc:	2301      	movne	r3, #1
 80053be:	2300      	moveq	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d18d      	bne.n	80052e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053dc:	e02d      	b.n	800543a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f000 f878 	bl	80054d4 <I2C_IsAcknowledgeFailed>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e02d      	b.n	800544a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f4:	d021      	beq.n	800543a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053f6:	f7fe fcd7 	bl	8003da8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	429a      	cmp	r2, r3
 8005404:	d302      	bcc.n	800540c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d116      	bne.n	800543a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2220      	movs	r2, #32
 8005416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	f043 0220 	orr.w	r2, r3, #32
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e007      	b.n	800544a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005444:	2b80      	cmp	r3, #128	; 0x80
 8005446:	d1ca      	bne.n	80053de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005448:	2300      	movs	r3, #0
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	60f8      	str	r0, [r7, #12]
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800545e:	e02d      	b.n	80054bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 f837 	bl	80054d4 <I2C_IsAcknowledgeFailed>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e02d      	b.n	80054cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005476:	d021      	beq.n	80054bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005478:	f7fe fc96 	bl	8003da8 <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	68ba      	ldr	r2, [r7, #8]
 8005484:	429a      	cmp	r2, r3
 8005486:	d302      	bcc.n	800548e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d116      	bne.n	80054bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a8:	f043 0220 	orr.w	r2, r3, #32
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e007      	b.n	80054cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	f003 0304 	and.w	r3, r3, #4
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d1ca      	bne.n	8005460 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054ea:	d11b      	bne.n	8005524 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2220      	movs	r2, #32
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005510:	f043 0204 	orr.w	r2, r3, #4
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e000      	b.n	8005526 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e272      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b00      	cmp	r3, #0
 800554c:	f000 8087 	beq.w	800565e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005550:	4b92      	ldr	r3, [pc, #584]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f003 030c 	and.w	r3, r3, #12
 8005558:	2b04      	cmp	r3, #4
 800555a:	d00c      	beq.n	8005576 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800555c:	4b8f      	ldr	r3, [pc, #572]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 030c 	and.w	r3, r3, #12
 8005564:	2b08      	cmp	r3, #8
 8005566:	d112      	bne.n	800558e <HAL_RCC_OscConfig+0x5e>
 8005568:	4b8c      	ldr	r3, [pc, #560]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005574:	d10b      	bne.n	800558e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005576:	4b89      	ldr	r3, [pc, #548]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d06c      	beq.n	800565c <HAL_RCC_OscConfig+0x12c>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d168      	bne.n	800565c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e24c      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005596:	d106      	bne.n	80055a6 <HAL_RCC_OscConfig+0x76>
 8005598:	4b80      	ldr	r3, [pc, #512]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a7f      	ldr	r2, [pc, #508]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 800559e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055a2:	6013      	str	r3, [r2, #0]
 80055a4:	e02e      	b.n	8005604 <HAL_RCC_OscConfig+0xd4>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10c      	bne.n	80055c8 <HAL_RCC_OscConfig+0x98>
 80055ae:	4b7b      	ldr	r3, [pc, #492]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a7a      	ldr	r2, [pc, #488]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	4b78      	ldr	r3, [pc, #480]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a77      	ldr	r2, [pc, #476]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055c4:	6013      	str	r3, [r2, #0]
 80055c6:	e01d      	b.n	8005604 <HAL_RCC_OscConfig+0xd4>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055d0:	d10c      	bne.n	80055ec <HAL_RCC_OscConfig+0xbc>
 80055d2:	4b72      	ldr	r3, [pc, #456]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a71      	ldr	r2, [pc, #452]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055dc:	6013      	str	r3, [r2, #0]
 80055de:	4b6f      	ldr	r3, [pc, #444]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a6e      	ldr	r2, [pc, #440]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e8:	6013      	str	r3, [r2, #0]
 80055ea:	e00b      	b.n	8005604 <HAL_RCC_OscConfig+0xd4>
 80055ec:	4b6b      	ldr	r3, [pc, #428]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a6a      	ldr	r2, [pc, #424]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f6:	6013      	str	r3, [r2, #0]
 80055f8:	4b68      	ldr	r3, [pc, #416]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a67      	ldr	r2, [pc, #412]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80055fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005602:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d013      	beq.n	8005634 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800560c:	f7fe fbcc 	bl	8003da8 <HAL_GetTick>
 8005610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005612:	e008      	b.n	8005626 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005614:	f7fe fbc8 	bl	8003da8 <HAL_GetTick>
 8005618:	4602      	mov	r2, r0
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	1ad3      	subs	r3, r2, r3
 800561e:	2b64      	cmp	r3, #100	; 0x64
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e200      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005626:	4b5d      	ldr	r3, [pc, #372]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0f0      	beq.n	8005614 <HAL_RCC_OscConfig+0xe4>
 8005632:	e014      	b.n	800565e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005634:	f7fe fbb8 	bl	8003da8 <HAL_GetTick>
 8005638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800563a:	e008      	b.n	800564e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800563c:	f7fe fbb4 	bl	8003da8 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	2b64      	cmp	r3, #100	; 0x64
 8005648:	d901      	bls.n	800564e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e1ec      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800564e:	4b53      	ldr	r3, [pc, #332]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1f0      	bne.n	800563c <HAL_RCC_OscConfig+0x10c>
 800565a:	e000      	b.n	800565e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800565c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d063      	beq.n	8005732 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800566a:	4b4c      	ldr	r3, [pc, #304]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	f003 030c 	and.w	r3, r3, #12
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00b      	beq.n	800568e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005676:	4b49      	ldr	r3, [pc, #292]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f003 030c 	and.w	r3, r3, #12
 800567e:	2b08      	cmp	r3, #8
 8005680:	d11c      	bne.n	80056bc <HAL_RCC_OscConfig+0x18c>
 8005682:	4b46      	ldr	r3, [pc, #280]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d116      	bne.n	80056bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800568e:	4b43      	ldr	r3, [pc, #268]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <HAL_RCC_OscConfig+0x176>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d001      	beq.n	80056a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e1c0      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a6:	4b3d      	ldr	r3, [pc, #244]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	00db      	lsls	r3, r3, #3
 80056b4:	4939      	ldr	r1, [pc, #228]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80056b6:	4313      	orrs	r3, r2
 80056b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ba:	e03a      	b.n	8005732 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d020      	beq.n	8005706 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056c4:	4b36      	ldr	r3, [pc, #216]	; (80057a0 <HAL_RCC_OscConfig+0x270>)
 80056c6:	2201      	movs	r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ca:	f7fe fb6d 	bl	8003da8 <HAL_GetTick>
 80056ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056d0:	e008      	b.n	80056e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056d2:	f7fe fb69 	bl	8003da8 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d901      	bls.n	80056e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80056e0:	2303      	movs	r3, #3
 80056e2:	e1a1      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e4:	4b2d      	ldr	r3, [pc, #180]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d0f0      	beq.n	80056d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056f0:	4b2a      	ldr	r3, [pc, #168]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	4927      	ldr	r1, [pc, #156]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005700:	4313      	orrs	r3, r2
 8005702:	600b      	str	r3, [r1, #0]
 8005704:	e015      	b.n	8005732 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005706:	4b26      	ldr	r3, [pc, #152]	; (80057a0 <HAL_RCC_OscConfig+0x270>)
 8005708:	2200      	movs	r2, #0
 800570a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570c:	f7fe fb4c 	bl	8003da8 <HAL_GetTick>
 8005710:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005712:	e008      	b.n	8005726 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005714:	f7fe fb48 	bl	8003da8 <HAL_GetTick>
 8005718:	4602      	mov	r2, r0
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	2b02      	cmp	r3, #2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e180      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005726:	4b1d      	ldr	r3, [pc, #116]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1f0      	bne.n	8005714 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b00      	cmp	r3, #0
 800573c:	d03a      	beq.n	80057b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d019      	beq.n	800577a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005746:	4b17      	ldr	r3, [pc, #92]	; (80057a4 <HAL_RCC_OscConfig+0x274>)
 8005748:	2201      	movs	r2, #1
 800574a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800574c:	f7fe fb2c 	bl	8003da8 <HAL_GetTick>
 8005750:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005752:	e008      	b.n	8005766 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005754:	f7fe fb28 	bl	8003da8 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	2b02      	cmp	r3, #2
 8005760:	d901      	bls.n	8005766 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e160      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005766:	4b0d      	ldr	r3, [pc, #52]	; (800579c <HAL_RCC_OscConfig+0x26c>)
 8005768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d0f0      	beq.n	8005754 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005772:	2001      	movs	r0, #1
 8005774:	f000 fada 	bl	8005d2c <RCC_Delay>
 8005778:	e01c      	b.n	80057b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800577a:	4b0a      	ldr	r3, [pc, #40]	; (80057a4 <HAL_RCC_OscConfig+0x274>)
 800577c:	2200      	movs	r2, #0
 800577e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005780:	f7fe fb12 	bl	8003da8 <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005786:	e00f      	b.n	80057a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005788:	f7fe fb0e 	bl	8003da8 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d908      	bls.n	80057a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e146      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
 800579a:	bf00      	nop
 800579c:	40021000 	.word	0x40021000
 80057a0:	42420000 	.word	0x42420000
 80057a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a8:	4b92      	ldr	r3, [pc, #584]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80057aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e9      	bne.n	8005788 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f000 80a6 	beq.w	800590e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057c2:	2300      	movs	r3, #0
 80057c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057c6:	4b8b      	ldr	r3, [pc, #556]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80057c8:	69db      	ldr	r3, [r3, #28]
 80057ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10d      	bne.n	80057ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057d2:	4b88      	ldr	r3, [pc, #544]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	4a87      	ldr	r2, [pc, #540]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80057d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057dc:	61d3      	str	r3, [r2, #28]
 80057de:	4b85      	ldr	r3, [pc, #532]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80057e0:	69db      	ldr	r3, [r3, #28]
 80057e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e6:	60bb      	str	r3, [r7, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057ea:	2301      	movs	r3, #1
 80057ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057ee:	4b82      	ldr	r3, [pc, #520]	; (80059f8 <HAL_RCC_OscConfig+0x4c8>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d118      	bne.n	800582c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057fa:	4b7f      	ldr	r3, [pc, #508]	; (80059f8 <HAL_RCC_OscConfig+0x4c8>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a7e      	ldr	r2, [pc, #504]	; (80059f8 <HAL_RCC_OscConfig+0x4c8>)
 8005800:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005804:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005806:	f7fe facf 	bl	8003da8 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800580e:	f7fe facb 	bl	8003da8 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b64      	cmp	r3, #100	; 0x64
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e103      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005820:	4b75      	ldr	r3, [pc, #468]	; (80059f8 <HAL_RCC_OscConfig+0x4c8>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0f0      	beq.n	800580e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d106      	bne.n	8005842 <HAL_RCC_OscConfig+0x312>
 8005834:	4b6f      	ldr	r3, [pc, #444]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005836:	6a1b      	ldr	r3, [r3, #32]
 8005838:	4a6e      	ldr	r2, [pc, #440]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800583a:	f043 0301 	orr.w	r3, r3, #1
 800583e:	6213      	str	r3, [r2, #32]
 8005840:	e02d      	b.n	800589e <HAL_RCC_OscConfig+0x36e>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	68db      	ldr	r3, [r3, #12]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10c      	bne.n	8005864 <HAL_RCC_OscConfig+0x334>
 800584a:	4b6a      	ldr	r3, [pc, #424]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	4a69      	ldr	r2, [pc, #420]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005850:	f023 0301 	bic.w	r3, r3, #1
 8005854:	6213      	str	r3, [r2, #32]
 8005856:	4b67      	ldr	r3, [pc, #412]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005858:	6a1b      	ldr	r3, [r3, #32]
 800585a:	4a66      	ldr	r2, [pc, #408]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800585c:	f023 0304 	bic.w	r3, r3, #4
 8005860:	6213      	str	r3, [r2, #32]
 8005862:	e01c      	b.n	800589e <HAL_RCC_OscConfig+0x36e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b05      	cmp	r3, #5
 800586a:	d10c      	bne.n	8005886 <HAL_RCC_OscConfig+0x356>
 800586c:	4b61      	ldr	r3, [pc, #388]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	4a60      	ldr	r2, [pc, #384]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005872:	f043 0304 	orr.w	r3, r3, #4
 8005876:	6213      	str	r3, [r2, #32]
 8005878:	4b5e      	ldr	r3, [pc, #376]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	4a5d      	ldr	r2, [pc, #372]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800587e:	f043 0301 	orr.w	r3, r3, #1
 8005882:	6213      	str	r3, [r2, #32]
 8005884:	e00b      	b.n	800589e <HAL_RCC_OscConfig+0x36e>
 8005886:	4b5b      	ldr	r3, [pc, #364]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005888:	6a1b      	ldr	r3, [r3, #32]
 800588a:	4a5a      	ldr	r2, [pc, #360]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800588c:	f023 0301 	bic.w	r3, r3, #1
 8005890:	6213      	str	r3, [r2, #32]
 8005892:	4b58      	ldr	r3, [pc, #352]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005894:	6a1b      	ldr	r3, [r3, #32]
 8005896:	4a57      	ldr	r2, [pc, #348]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005898:	f023 0304 	bic.w	r3, r3, #4
 800589c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d015      	beq.n	80058d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058a6:	f7fe fa7f 	bl	8003da8 <HAL_GetTick>
 80058aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ac:	e00a      	b.n	80058c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058ae:	f7fe fa7b 	bl	8003da8 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80058bc:	4293      	cmp	r3, r2
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e0b1      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058c4:	4b4b      	ldr	r3, [pc, #300]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	f003 0302 	and.w	r3, r3, #2
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0ee      	beq.n	80058ae <HAL_RCC_OscConfig+0x37e>
 80058d0:	e014      	b.n	80058fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d2:	f7fe fa69 	bl	8003da8 <HAL_GetTick>
 80058d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058d8:	e00a      	b.n	80058f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058da:	f7fe fa65 	bl	8003da8 <HAL_GetTick>
 80058de:	4602      	mov	r2, r0
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1ad3      	subs	r3, r2, r3
 80058e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d901      	bls.n	80058f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e09b      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058f0:	4b40      	ldr	r3, [pc, #256]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80058f2:	6a1b      	ldr	r3, [r3, #32]
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1ee      	bne.n	80058da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d105      	bne.n	800590e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005902:	4b3c      	ldr	r3, [pc, #240]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	4a3b      	ldr	r2, [pc, #236]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005908:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800590c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	2b00      	cmp	r3, #0
 8005914:	f000 8087 	beq.w	8005a26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005918:	4b36      	ldr	r3, [pc, #216]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	f003 030c 	and.w	r3, r3, #12
 8005920:	2b08      	cmp	r3, #8
 8005922:	d061      	beq.n	80059e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	69db      	ldr	r3, [r3, #28]
 8005928:	2b02      	cmp	r3, #2
 800592a:	d146      	bne.n	80059ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800592c:	4b33      	ldr	r3, [pc, #204]	; (80059fc <HAL_RCC_OscConfig+0x4cc>)
 800592e:	2200      	movs	r2, #0
 8005930:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005932:	f7fe fa39 	bl	8003da8 <HAL_GetTick>
 8005936:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005938:	e008      	b.n	800594c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800593a:	f7fe fa35 	bl	8003da8 <HAL_GetTick>
 800593e:	4602      	mov	r2, r0
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	1ad3      	subs	r3, r2, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d901      	bls.n	800594c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e06d      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800594c:	4b29      	ldr	r3, [pc, #164]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1f0      	bne.n	800593a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005960:	d108      	bne.n	8005974 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005962:	4b24      	ldr	r3, [pc, #144]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	689b      	ldr	r3, [r3, #8]
 800596e:	4921      	ldr	r1, [pc, #132]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005970:	4313      	orrs	r3, r2
 8005972:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005974:	4b1f      	ldr	r3, [pc, #124]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a19      	ldr	r1, [r3, #32]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	430b      	orrs	r3, r1
 8005986:	491b      	ldr	r1, [pc, #108]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 8005988:	4313      	orrs	r3, r2
 800598a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800598c:	4b1b      	ldr	r3, [pc, #108]	; (80059fc <HAL_RCC_OscConfig+0x4cc>)
 800598e:	2201      	movs	r2, #1
 8005990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005992:	f7fe fa09 	bl	8003da8 <HAL_GetTick>
 8005996:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005998:	e008      	b.n	80059ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800599a:	f7fe fa05 	bl	8003da8 <HAL_GetTick>
 800599e:	4602      	mov	r2, r0
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	1ad3      	subs	r3, r2, r3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d901      	bls.n	80059ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e03d      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059ac:	4b11      	ldr	r3, [pc, #68]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d0f0      	beq.n	800599a <HAL_RCC_OscConfig+0x46a>
 80059b8:	e035      	b.n	8005a26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059ba:	4b10      	ldr	r3, [pc, #64]	; (80059fc <HAL_RCC_OscConfig+0x4cc>)
 80059bc:	2200      	movs	r2, #0
 80059be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c0:	f7fe f9f2 	bl	8003da8 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059c8:	f7fe f9ee 	bl	8003da8 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e026      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80059da:	4b06      	ldr	r3, [pc, #24]	; (80059f4 <HAL_RCC_OscConfig+0x4c4>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1f0      	bne.n	80059c8 <HAL_RCC_OscConfig+0x498>
 80059e6:	e01e      	b.n	8005a26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	69db      	ldr	r3, [r3, #28]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d107      	bne.n	8005a00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e019      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
 80059f4:	40021000 	.word	0x40021000
 80059f8:	40007000 	.word	0x40007000
 80059fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005a00:	4b0b      	ldr	r3, [pc, #44]	; (8005a30 <HAL_RCC_OscConfig+0x500>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d106      	bne.n	8005a22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d001      	beq.n	8005a26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e000      	b.n	8005a28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3718      	adds	r7, #24
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40021000 	.word	0x40021000

08005a34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d101      	bne.n	8005a48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e0d0      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a48:	4b6a      	ldr	r3, [pc, #424]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0307 	and.w	r3, r3, #7
 8005a50:	683a      	ldr	r2, [r7, #0]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d910      	bls.n	8005a78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a56:	4b67      	ldr	r3, [pc, #412]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f023 0207 	bic.w	r2, r3, #7
 8005a5e:	4965      	ldr	r1, [pc, #404]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a66:	4b63      	ldr	r3, [pc, #396]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0307 	and.w	r3, r3, #7
 8005a6e:	683a      	ldr	r2, [r7, #0]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d001      	beq.n	8005a78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0b8      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d020      	beq.n	8005ac6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0304 	and.w	r3, r3, #4
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d005      	beq.n	8005a9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a90:	4b59      	ldr	r3, [pc, #356]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a92:	685b      	ldr	r3, [r3, #4]
 8005a94:	4a58      	ldr	r2, [pc, #352]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005a9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f003 0308 	and.w	r3, r3, #8
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d005      	beq.n	8005ab4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005aa8:	4b53      	ldr	r3, [pc, #332]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	4a52      	ldr	r2, [pc, #328]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005aae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005ab2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ab4:	4b50      	ldr	r3, [pc, #320]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	494d      	ldr	r1, [pc, #308]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d040      	beq.n	8005b54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d107      	bne.n	8005aea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ada:	4b47      	ldr	r3, [pc, #284]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d115      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e07f      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d107      	bne.n	8005b02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005af2:	4b41      	ldr	r3, [pc, #260]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d109      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e073      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b02:	4b3d      	ldr	r3, [pc, #244]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0302 	and.w	r3, r3, #2
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e06b      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b12:	4b39      	ldr	r3, [pc, #228]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f023 0203 	bic.w	r2, r3, #3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	4936      	ldr	r1, [pc, #216]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b20:	4313      	orrs	r3, r2
 8005b22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b24:	f7fe f940 	bl	8003da8 <HAL_GetTick>
 8005b28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b2a:	e00a      	b.n	8005b42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b2c:	f7fe f93c 	bl	8003da8 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e053      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b42:	4b2d      	ldr	r3, [pc, #180]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	f003 020c 	and.w	r2, r3, #12
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d1eb      	bne.n	8005b2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b54:	4b27      	ldr	r3, [pc, #156]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	683a      	ldr	r2, [r7, #0]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d210      	bcs.n	8005b84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b62:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f023 0207 	bic.w	r2, r3, #7
 8005b6a:	4922      	ldr	r1, [pc, #136]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b72:	4b20      	ldr	r3, [pc, #128]	; (8005bf4 <HAL_RCC_ClockConfig+0x1c0>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 0307 	and.w	r3, r3, #7
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d001      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e032      	b.n	8005bea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d008      	beq.n	8005ba2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b90:	4b19      	ldr	r3, [pc, #100]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	4916      	ldr	r1, [pc, #88]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d009      	beq.n	8005bc2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005bae:	4b12      	ldr	r3, [pc, #72]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	00db      	lsls	r3, r3, #3
 8005bbc:	490e      	ldr	r1, [pc, #56]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bc2:	f000 f821 	bl	8005c08 <HAL_RCC_GetSysClockFreq>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	4b0b      	ldr	r3, [pc, #44]	; (8005bf8 <HAL_RCC_ClockConfig+0x1c4>)
 8005bca:	685b      	ldr	r3, [r3, #4]
 8005bcc:	091b      	lsrs	r3, r3, #4
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	490a      	ldr	r1, [pc, #40]	; (8005bfc <HAL_RCC_ClockConfig+0x1c8>)
 8005bd4:	5ccb      	ldrb	r3, [r1, r3]
 8005bd6:	fa22 f303 	lsr.w	r3, r2, r3
 8005bda:	4a09      	ldr	r2, [pc, #36]	; (8005c00 <HAL_RCC_ClockConfig+0x1cc>)
 8005bdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bde:	4b09      	ldr	r3, [pc, #36]	; (8005c04 <HAL_RCC_ClockConfig+0x1d0>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fe f89e 	bl	8003d24 <HAL_InitTick>

  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	40022000 	.word	0x40022000
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	08008e70 	.word	0x08008e70
 8005c00:	20000004 	.word	0x20000004
 8005c04:	20000008 	.word	0x20000008

08005c08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c08:	b490      	push	{r4, r7}
 8005c0a:	b08a      	sub	sp, #40	; 0x28
 8005c0c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005c0e:	4b29      	ldr	r3, [pc, #164]	; (8005cb4 <HAL_RCC_GetSysClockFreq+0xac>)
 8005c10:	1d3c      	adds	r4, r7, #4
 8005c12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c14:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005c18:	f240 2301 	movw	r3, #513	; 0x201
 8005c1c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	61fb      	str	r3, [r7, #28]
 8005c22:	2300      	movs	r3, #0
 8005c24:	61bb      	str	r3, [r7, #24]
 8005c26:	2300      	movs	r3, #0
 8005c28:	627b      	str	r3, [r7, #36]	; 0x24
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005c32:	4b21      	ldr	r3, [pc, #132]	; (8005cb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	f003 030c 	and.w	r3, r3, #12
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	d002      	beq.n	8005c48 <HAL_RCC_GetSysClockFreq+0x40>
 8005c42:	2b08      	cmp	r3, #8
 8005c44:	d003      	beq.n	8005c4e <HAL_RCC_GetSysClockFreq+0x46>
 8005c46:	e02b      	b.n	8005ca0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005c48:	4b1c      	ldr	r3, [pc, #112]	; (8005cbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005c4a:	623b      	str	r3, [r7, #32]
      break;
 8005c4c:	e02b      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	0c9b      	lsrs	r3, r3, #18
 8005c52:	f003 030f 	and.w	r3, r3, #15
 8005c56:	3328      	adds	r3, #40	; 0x28
 8005c58:	443b      	add	r3, r7
 8005c5a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005c5e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d012      	beq.n	8005c90 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005c6a:	4b13      	ldr	r3, [pc, #76]	; (8005cb8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	0c5b      	lsrs	r3, r3, #17
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	3328      	adds	r3, #40	; 0x28
 8005c76:	443b      	add	r3, r7
 8005c78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005c7c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	4a0e      	ldr	r2, [pc, #56]	; (8005cbc <HAL_RCC_GetSysClockFreq+0xb4>)
 8005c82:	fb03 f202 	mul.w	r2, r3, r2
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c8e:	e004      	b.n	8005c9a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	4a0b      	ldr	r2, [pc, #44]	; (8005cc0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	623b      	str	r3, [r7, #32]
      break;
 8005c9e:	e002      	b.n	8005ca6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ca0:	4b08      	ldr	r3, [pc, #32]	; (8005cc4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ca2:	623b      	str	r3, [r7, #32]
      break;
 8005ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3728      	adds	r7, #40	; 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bc90      	pop	{r4, r7}
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	08008e4c 	.word	0x08008e4c
 8005cb8:	40021000 	.word	0x40021000
 8005cbc:	00f42400 	.word	0x00f42400
 8005cc0:	003d0900 	.word	0x003d0900
 8005cc4:	007a1200 	.word	0x007a1200

08005cc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ccc:	4b02      	ldr	r3, [pc, #8]	; (8005cd8 <HAL_RCC_GetHCLKFreq+0x10>)
 8005cce:	681b      	ldr	r3, [r3, #0]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr
 8005cd8:	20000004 	.word	0x20000004

08005cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005ce0:	f7ff fff2 	bl	8005cc8 <HAL_RCC_GetHCLKFreq>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	4b05      	ldr	r3, [pc, #20]	; (8005cfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	0a1b      	lsrs	r3, r3, #8
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	4903      	ldr	r1, [pc, #12]	; (8005d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005cf2:	5ccb      	ldrb	r3, [r1, r3]
 8005cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	40021000 	.word	0x40021000
 8005d00:	08008e80 	.word	0x08008e80

08005d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d08:	f7ff ffde 	bl	8005cc8 <HAL_RCC_GetHCLKFreq>
 8005d0c:	4602      	mov	r2, r0
 8005d0e:	4b05      	ldr	r3, [pc, #20]	; (8005d24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	0adb      	lsrs	r3, r3, #11
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	4903      	ldr	r1, [pc, #12]	; (8005d28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d1a:	5ccb      	ldrb	r3, [r1, r3]
 8005d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40021000 	.word	0x40021000
 8005d28:	08008e80 	.word	0x08008e80

08005d2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005d34:	4b0a      	ldr	r3, [pc, #40]	; (8005d60 <RCC_Delay+0x34>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a0a      	ldr	r2, [pc, #40]	; (8005d64 <RCC_Delay+0x38>)
 8005d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d3e:	0a5b      	lsrs	r3, r3, #9
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	fb02 f303 	mul.w	r3, r2, r3
 8005d46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005d48:	bf00      	nop
  }
  while (Delay --);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	1e5a      	subs	r2, r3, #1
 8005d4e:	60fa      	str	r2, [r7, #12]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d1f9      	bne.n	8005d48 <RCC_Delay+0x1c>
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bc80      	pop	{r7}
 8005d5e:	4770      	bx	lr
 8005d60:	20000004 	.word	0x20000004
 8005d64:	10624dd3 	.word	0x10624dd3

08005d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e041      	b.n	8005dfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d106      	bne.n	8005d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7fd fbcc 	bl	800352c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2202      	movs	r2, #2
 8005d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3304      	adds	r3, #4
 8005da4:	4619      	mov	r1, r3
 8005da6:	4610      	mov	r0, r2
 8005da8:	f000 fd88 	bl	80068bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2201      	movs	r2, #1
 8005de0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b01      	cmp	r3, #1
 8005e1a:	d001      	beq.n	8005e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e044      	b.n	8005eaa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2202      	movs	r2, #2
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68da      	ldr	r2, [r3, #12]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f042 0201 	orr.w	r2, r2, #1
 8005e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1d      	ldr	r2, [pc, #116]	; (8005eb4 <HAL_TIM_Base_Start_IT+0xac>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d018      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1c      	ldr	r2, [pc, #112]	; (8005eb8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d013      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e54:	d00e      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a18      	ldr	r2, [pc, #96]	; (8005ebc <HAL_TIM_Base_Start_IT+0xb4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d009      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a16      	ldr	r2, [pc, #88]	; (8005ec0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d004      	beq.n	8005e74 <HAL_TIM_Base_Start_IT+0x6c>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a15      	ldr	r2, [pc, #84]	; (8005ec4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d111      	bne.n	8005e98 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f003 0307 	and.w	r3, r3, #7
 8005e7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2b06      	cmp	r3, #6
 8005e84:	d010      	beq.n	8005ea8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f042 0201 	orr.w	r2, r2, #1
 8005e94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e96:	e007      	b.n	8005ea8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	681a      	ldr	r2, [r3, #0]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f042 0201 	orr.w	r2, r2, #1
 8005ea6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bc80      	pop	{r7}
 8005eb2:	4770      	bx	lr
 8005eb4:	40012c00 	.word	0x40012c00
 8005eb8:	40013400 	.word	0x40013400
 8005ebc:	40000400 	.word	0x40000400
 8005ec0:	40000800 	.word	0x40000800
 8005ec4:	40000c00 	.word	0x40000c00

08005ec8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e041      	b.n	8005f5e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d106      	bne.n	8005ef4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f839 	bl	8005f66 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	3304      	adds	r3, #4
 8005f04:	4619      	mov	r1, r3
 8005f06:	4610      	mov	r0, r2
 8005f08:	f000 fcd8 	bl	80068bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2201      	movs	r2, #1
 8005f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2201      	movs	r2, #1
 8005f20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2201      	movs	r2, #1
 8005f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}

08005f66 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005f66:	b480      	push	{r7}
 8005f68:	b083      	sub	sp, #12
 8005f6a:	af00      	add	r7, sp, #0
 8005f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr

08005f78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d109      	bne.n	8005f9c <HAL_TIM_PWM_Start+0x24>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	bf14      	ite	ne
 8005f94:	2301      	movne	r3, #1
 8005f96:	2300      	moveq	r3, #0
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	e022      	b.n	8005fe2 <HAL_TIM_PWM_Start+0x6a>
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d109      	bne.n	8005fb6 <HAL_TIM_PWM_Start+0x3e>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	bf14      	ite	ne
 8005fae:	2301      	movne	r3, #1
 8005fb0:	2300      	moveq	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	e015      	b.n	8005fe2 <HAL_TIM_PWM_Start+0x6a>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b08      	cmp	r3, #8
 8005fba:	d109      	bne.n	8005fd0 <HAL_TIM_PWM_Start+0x58>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	bf14      	ite	ne
 8005fc8:	2301      	movne	r3, #1
 8005fca:	2300      	moveq	r3, #0
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	e008      	b.n	8005fe2 <HAL_TIM_PWM_Start+0x6a>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	bf14      	ite	ne
 8005fdc:	2301      	movne	r3, #1
 8005fde:	2300      	moveq	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d001      	beq.n	8005fea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e072      	b.n	80060d0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d104      	bne.n	8005ffa <HAL_TIM_PWM_Start+0x82>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2202      	movs	r2, #2
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ff8:	e013      	b.n	8006022 <HAL_TIM_PWM_Start+0xaa>
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d104      	bne.n	800600a <HAL_TIM_PWM_Start+0x92>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2202      	movs	r2, #2
 8006004:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006008:	e00b      	b.n	8006022 <HAL_TIM_PWM_Start+0xaa>
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	2b08      	cmp	r3, #8
 800600e:	d104      	bne.n	800601a <HAL_TIM_PWM_Start+0xa2>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006018:	e003      	b.n	8006022 <HAL_TIM_PWM_Start+0xaa>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2202      	movs	r2, #2
 800601e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2201      	movs	r2, #1
 8006028:	6839      	ldr	r1, [r7, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f000 ff02 	bl	8006e34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a28      	ldr	r2, [pc, #160]	; (80060d8 <HAL_TIM_PWM_Start+0x160>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d004      	beq.n	8006044 <HAL_TIM_PWM_Start+0xcc>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a27      	ldr	r2, [pc, #156]	; (80060dc <HAL_TIM_PWM_Start+0x164>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d101      	bne.n	8006048 <HAL_TIM_PWM_Start+0xd0>
 8006044:	2301      	movs	r3, #1
 8006046:	e000      	b.n	800604a <HAL_TIM_PWM_Start+0xd2>
 8006048:	2300      	movs	r3, #0
 800604a:	2b00      	cmp	r3, #0
 800604c:	d007      	beq.n	800605e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800605c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a1d      	ldr	r2, [pc, #116]	; (80060d8 <HAL_TIM_PWM_Start+0x160>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d018      	beq.n	800609a <HAL_TIM_PWM_Start+0x122>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a1b      	ldr	r2, [pc, #108]	; (80060dc <HAL_TIM_PWM_Start+0x164>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d013      	beq.n	800609a <HAL_TIM_PWM_Start+0x122>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800607a:	d00e      	beq.n	800609a <HAL_TIM_PWM_Start+0x122>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a17      	ldr	r2, [pc, #92]	; (80060e0 <HAL_TIM_PWM_Start+0x168>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d009      	beq.n	800609a <HAL_TIM_PWM_Start+0x122>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a16      	ldr	r2, [pc, #88]	; (80060e4 <HAL_TIM_PWM_Start+0x16c>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d004      	beq.n	800609a <HAL_TIM_PWM_Start+0x122>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a14      	ldr	r2, [pc, #80]	; (80060e8 <HAL_TIM_PWM_Start+0x170>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d111      	bne.n	80060be <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f003 0307 	and.w	r3, r3, #7
 80060a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2b06      	cmp	r3, #6
 80060aa:	d010      	beq.n	80060ce <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f042 0201 	orr.w	r2, r2, #1
 80060ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060bc:	e007      	b.n	80060ce <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0201 	orr.w	r2, r2, #1
 80060cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3710      	adds	r7, #16
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	40012c00 	.word	0x40012c00
 80060dc:	40013400 	.word	0x40013400
 80060e0:	40000400 	.word	0x40000400
 80060e4:	40000800 	.word	0x40000800
 80060e8:	40000c00 	.word	0x40000c00

080060ec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d101      	bne.n	8006100 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	e093      	b.n	8006228 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b00      	cmp	r3, #0
 800610a:	d106      	bne.n	800611a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7fd fa57 	bl	80035c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2202      	movs	r2, #2
 800611e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	6812      	ldr	r2, [r2, #0]
 800612c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006130:	f023 0307 	bic.w	r3, r3, #7
 8006134:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	4619      	mov	r1, r3
 8006140:	4610      	mov	r0, r2
 8006142:	f000 fbbb 	bl	80068bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4313      	orrs	r3, r2
 8006166:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616e:	f023 0303 	bic.w	r3, r3, #3
 8006172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	689a      	ldr	r2, [r3, #8]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	021b      	lsls	r3, r3, #8
 800617e:	4313      	orrs	r3, r2
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	4313      	orrs	r3, r2
 8006184:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800618c:	f023 030c 	bic.w	r3, r3, #12
 8006190:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006198:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800619c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	68da      	ldr	r2, [r3, #12]
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	69db      	ldr	r3, [r3, #28]
 80061a6:	021b      	lsls	r3, r3, #8
 80061a8:	4313      	orrs	r3, r2
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	011a      	lsls	r2, r3, #4
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	031b      	lsls	r3, r3, #12
 80061bc:	4313      	orrs	r3, r2
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80061ca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	685a      	ldr	r2, [r3, #4]
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	011b      	lsls	r3, r3, #4
 80061d6:	4313      	orrs	r3, r2
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	4313      	orrs	r3, r2
 80061dc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	697a      	ldr	r2, [r7, #20]
 80061e4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	693a      	ldr	r2, [r7, #16]
 80061ec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3718      	adds	r7, #24
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006240:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006248:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006250:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006258:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d110      	bne.n	8006282 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d102      	bne.n	800626c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006266:	7b7b      	ldrb	r3, [r7, #13]
 8006268:	2b01      	cmp	r3, #1
 800626a:	d001      	beq.n	8006270 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e069      	b.n	8006344 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2202      	movs	r2, #2
 800627c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006280:	e031      	b.n	80062e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	2b04      	cmp	r3, #4
 8006286:	d110      	bne.n	80062aa <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006288:	7bbb      	ldrb	r3, [r7, #14]
 800628a:	2b01      	cmp	r3, #1
 800628c:	d102      	bne.n	8006294 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800628e:	7b3b      	ldrb	r3, [r7, #12]
 8006290:	2b01      	cmp	r3, #1
 8006292:	d001      	beq.n	8006298 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e055      	b.n	8006344 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2202      	movs	r2, #2
 800629c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062a8:	e01d      	b.n	80062e6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062aa:	7bfb      	ldrb	r3, [r7, #15]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d108      	bne.n	80062c2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80062b0:	7bbb      	ldrb	r3, [r7, #14]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d105      	bne.n	80062c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80062b6:	7b7b      	ldrb	r3, [r7, #13]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d102      	bne.n	80062c2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80062bc:	7b3b      	ldrb	r3, [r7, #12]
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d001      	beq.n	80062c6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e03e      	b.n	8006344 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2202      	movs	r2, #2
 80062ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2202      	movs	r2, #2
 80062d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2202      	movs	r2, #2
 80062da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2202      	movs	r2, #2
 80062e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_TIM_Encoder_Start+0xc4>
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	d008      	beq.n	8006304 <HAL_TIM_Encoder_Start+0xd4>
 80062f2:	e00f      	b.n	8006314 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2201      	movs	r2, #1
 80062fa:	2100      	movs	r1, #0
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fd99 	bl	8006e34 <TIM_CCxChannelCmd>
      break;
 8006302:	e016      	b.n	8006332 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2201      	movs	r2, #1
 800630a:	2104      	movs	r1, #4
 800630c:	4618      	mov	r0, r3
 800630e:	f000 fd91 	bl	8006e34 <TIM_CCxChannelCmd>
      break;
 8006312:	e00e      	b.n	8006332 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	2201      	movs	r2, #1
 800631a:	2100      	movs	r1, #0
 800631c:	4618      	mov	r0, r3
 800631e:	f000 fd89 	bl	8006e34 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2201      	movs	r2, #1
 8006328:	2104      	movs	r1, #4
 800632a:	4618      	mov	r0, r3
 800632c:	f000 fd82 	bl	8006e34 <TIM_CCxChannelCmd>
      break;
 8006330:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681a      	ldr	r2, [r3, #0]
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f042 0201 	orr.w	r2, r2, #1
 8006340:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006342:	2300      	movs	r3, #0
}
 8006344:	4618      	mov	r0, r3
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b02      	cmp	r3, #2
 8006360:	d122      	bne.n	80063a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	f003 0302 	and.w	r3, r3, #2
 800636c:	2b02      	cmp	r3, #2
 800636e:	d11b      	bne.n	80063a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f06f 0202 	mvn.w	r2, #2
 8006378:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	699b      	ldr	r3, [r3, #24]
 8006386:	f003 0303 	and.w	r3, r3, #3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d003      	beq.n	8006396 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 fa78 	bl	8006884 <HAL_TIM_IC_CaptureCallback>
 8006394:	e005      	b.n	80063a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 fa6b 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f000 fa7a 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	f003 0304 	and.w	r3, r3, #4
 80063b2:	2b04      	cmp	r3, #4
 80063b4:	d122      	bne.n	80063fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b04      	cmp	r3, #4
 80063c2:	d11b      	bne.n	80063fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f06f 0204 	mvn.w	r2, #4
 80063cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2202      	movs	r2, #2
 80063d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	699b      	ldr	r3, [r3, #24]
 80063da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d003      	beq.n	80063ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f000 fa4e 	bl	8006884 <HAL_TIM_IC_CaptureCallback>
 80063e8:	e005      	b.n	80063f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 fa41 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 fa50 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	f003 0308 	and.w	r3, r3, #8
 8006406:	2b08      	cmp	r3, #8
 8006408:	d122      	bne.n	8006450 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	f003 0308 	and.w	r3, r3, #8
 8006414:	2b08      	cmp	r3, #8
 8006416:	d11b      	bne.n	8006450 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f06f 0208 	mvn.w	r2, #8
 8006420:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2204      	movs	r2, #4
 8006426:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d003      	beq.n	800643e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 fa24 	bl	8006884 <HAL_TIM_IC_CaptureCallback>
 800643c:	e005      	b.n	800644a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fa17 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	f000 fa26 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2200      	movs	r2, #0
 800644e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0310 	and.w	r3, r3, #16
 800645a:	2b10      	cmp	r3, #16
 800645c:	d122      	bne.n	80064a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	f003 0310 	and.w	r3, r3, #16
 8006468:	2b10      	cmp	r3, #16
 800646a:	d11b      	bne.n	80064a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0210 	mvn.w	r2, #16
 8006474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2208      	movs	r2, #8
 800647a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f9fa 	bl	8006884 <HAL_TIM_IC_CaptureCallback>
 8006490:	e005      	b.n	800649e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9ed 	bl	8006872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f9fc 	bl	8006896 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d10e      	bne.n	80064d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d107      	bne.n	80064d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f06f 0201 	mvn.w	r2, #1
 80064c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f000 f9c8 	bl	8006860 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	691b      	ldr	r3, [r3, #16]
 80064d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064da:	2b80      	cmp	r3, #128	; 0x80
 80064dc:	d10e      	bne.n	80064fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68db      	ldr	r3, [r3, #12]
 80064e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064e8:	2b80      	cmp	r3, #128	; 0x80
 80064ea:	d107      	bne.n	80064fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 fd86 	bl	8007008 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006506:	2b40      	cmp	r3, #64	; 0x40
 8006508:	d10e      	bne.n	8006528 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006514:	2b40      	cmp	r3, #64	; 0x40
 8006516:	d107      	bne.n	8006528 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f9c0 	bl	80068a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	f003 0320 	and.w	r3, r3, #32
 8006532:	2b20      	cmp	r3, #32
 8006534:	d10e      	bne.n	8006554 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f003 0320 	and.w	r3, r3, #32
 8006540:	2b20      	cmp	r3, #32
 8006542:	d107      	bne.n	8006554 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f06f 0220 	mvn.w	r2, #32
 800654c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fd51 	bl	8006ff6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006554:	bf00      	nop
 8006556:	3708      	adds	r7, #8
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800656e:	2b01      	cmp	r3, #1
 8006570:	d101      	bne.n	8006576 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006572:	2302      	movs	r3, #2
 8006574:	e0ac      	b.n	80066d0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2201      	movs	r2, #1
 800657a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2b0c      	cmp	r3, #12
 8006582:	f200 809f 	bhi.w	80066c4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006586:	a201      	add	r2, pc, #4	; (adr r2, 800658c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658c:	080065c1 	.word	0x080065c1
 8006590:	080066c5 	.word	0x080066c5
 8006594:	080066c5 	.word	0x080066c5
 8006598:	080066c5 	.word	0x080066c5
 800659c:	08006601 	.word	0x08006601
 80065a0:	080066c5 	.word	0x080066c5
 80065a4:	080066c5 	.word	0x080066c5
 80065a8:	080066c5 	.word	0x080066c5
 80065ac:	08006643 	.word	0x08006643
 80065b0:	080066c5 	.word	0x080066c5
 80065b4:	080066c5 	.word	0x080066c5
 80065b8:	080066c5 	.word	0x080066c5
 80065bc:	08006683 	.word	0x08006683
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68b9      	ldr	r1, [r7, #8]
 80065c6:	4618      	mov	r0, r3
 80065c8:	f000 f9f2 	bl	80069b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	699a      	ldr	r2, [r3, #24]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f042 0208 	orr.w	r2, r2, #8
 80065da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	699a      	ldr	r2, [r3, #24]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f022 0204 	bic.w	r2, r2, #4
 80065ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	6999      	ldr	r1, [r3, #24]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	691a      	ldr	r2, [r3, #16]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	619a      	str	r2, [r3, #24]
      break;
 80065fe:	e062      	b.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fa42 	bl	8006a90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	699a      	ldr	r2, [r3, #24]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800661a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	699a      	ldr	r2, [r3, #24]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800662a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6999      	ldr	r1, [r3, #24]
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	021a      	lsls	r2, r3, #8
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	619a      	str	r2, [r3, #24]
      break;
 8006640:	e041      	b.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	68b9      	ldr	r1, [r7, #8]
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fa95 	bl	8006b78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	69da      	ldr	r2, [r3, #28]
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f042 0208 	orr.w	r2, r2, #8
 800665c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	69da      	ldr	r2, [r3, #28]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f022 0204 	bic.w	r2, r2, #4
 800666c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69d9      	ldr	r1, [r3, #28]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	691a      	ldr	r2, [r3, #16]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	61da      	str	r2, [r3, #28]
      break;
 8006680:	e021      	b.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68b9      	ldr	r1, [r7, #8]
 8006688:	4618      	mov	r0, r3
 800668a:	f000 fae9 	bl	8006c60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	69da      	ldr	r2, [r3, #28]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800669c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	69d9      	ldr	r1, [r3, #28]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	021a      	lsls	r2, r3, #8
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	61da      	str	r2, [r3, #28]
      break;
 80066c2:	e000      	b.n	80066c6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80066c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066ce:	2300      	movs	r3, #0
}
 80066d0:	4618      	mov	r0, r3
 80066d2:	3710      	adds	r7, #16
 80066d4:	46bd      	mov	sp, r7
 80066d6:	bd80      	pop	{r7, pc}

080066d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d101      	bne.n	80066f0 <HAL_TIM_ConfigClockSource+0x18>
 80066ec:	2302      	movs	r3, #2
 80066ee:	e0b3      	b.n	8006858 <HAL_TIM_ConfigClockSource+0x180>
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800670e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006716:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006728:	d03e      	beq.n	80067a8 <HAL_TIM_ConfigClockSource+0xd0>
 800672a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800672e:	f200 8087 	bhi.w	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006736:	f000 8085 	beq.w	8006844 <HAL_TIM_ConfigClockSource+0x16c>
 800673a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800673e:	d87f      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006740:	2b70      	cmp	r3, #112	; 0x70
 8006742:	d01a      	beq.n	800677a <HAL_TIM_ConfigClockSource+0xa2>
 8006744:	2b70      	cmp	r3, #112	; 0x70
 8006746:	d87b      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006748:	2b60      	cmp	r3, #96	; 0x60
 800674a:	d050      	beq.n	80067ee <HAL_TIM_ConfigClockSource+0x116>
 800674c:	2b60      	cmp	r3, #96	; 0x60
 800674e:	d877      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006750:	2b50      	cmp	r3, #80	; 0x50
 8006752:	d03c      	beq.n	80067ce <HAL_TIM_ConfigClockSource+0xf6>
 8006754:	2b50      	cmp	r3, #80	; 0x50
 8006756:	d873      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006758:	2b40      	cmp	r3, #64	; 0x40
 800675a:	d058      	beq.n	800680e <HAL_TIM_ConfigClockSource+0x136>
 800675c:	2b40      	cmp	r3, #64	; 0x40
 800675e:	d86f      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006760:	2b30      	cmp	r3, #48	; 0x30
 8006762:	d064      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x156>
 8006764:	2b30      	cmp	r3, #48	; 0x30
 8006766:	d86b      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006768:	2b20      	cmp	r3, #32
 800676a:	d060      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x156>
 800676c:	2b20      	cmp	r3, #32
 800676e:	d867      	bhi.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
 8006770:	2b00      	cmp	r3, #0
 8006772:	d05c      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x156>
 8006774:	2b10      	cmp	r3, #16
 8006776:	d05a      	beq.n	800682e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006778:	e062      	b.n	8006840 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6818      	ldr	r0, [r3, #0]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	6899      	ldr	r1, [r3, #8]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	f000 fb34 	bl	8006df6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	689b      	ldr	r3, [r3, #8]
 8006794:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800679c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	609a      	str	r2, [r3, #8]
      break;
 80067a6:	e04e      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6818      	ldr	r0, [r3, #0]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	6899      	ldr	r1, [r3, #8]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685a      	ldr	r2, [r3, #4]
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f000 fb1d 	bl	8006df6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689a      	ldr	r2, [r3, #8]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067ca:	609a      	str	r2, [r3, #8]
      break;
 80067cc:	e03b      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6818      	ldr	r0, [r3, #0]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	6859      	ldr	r1, [r3, #4]
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	461a      	mov	r2, r3
 80067dc:	f000 fa94 	bl	8006d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2150      	movs	r1, #80	; 0x50
 80067e6:	4618      	mov	r0, r3
 80067e8:	f000 faeb 	bl	8006dc2 <TIM_ITRx_SetConfig>
      break;
 80067ec:	e02b      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6818      	ldr	r0, [r3, #0]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	6859      	ldr	r1, [r3, #4]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	461a      	mov	r2, r3
 80067fc:	f000 fab2 	bl	8006d64 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2160      	movs	r1, #96	; 0x60
 8006806:	4618      	mov	r0, r3
 8006808:	f000 fadb 	bl	8006dc2 <TIM_ITRx_SetConfig>
      break;
 800680c:	e01b      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6818      	ldr	r0, [r3, #0]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	6859      	ldr	r1, [r3, #4]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	461a      	mov	r2, r3
 800681c:	f000 fa74 	bl	8006d08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2140      	movs	r1, #64	; 0x40
 8006826:	4618      	mov	r0, r3
 8006828:	f000 facb 	bl	8006dc2 <TIM_ITRx_SetConfig>
      break;
 800682c:	e00b      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4619      	mov	r1, r3
 8006838:	4610      	mov	r0, r2
 800683a:	f000 fac2 	bl	8006dc2 <TIM_ITRx_SetConfig>
        break;
 800683e:	e002      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006840:	bf00      	nop
 8006842:	e000      	b.n	8006846 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006844:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2201      	movs	r2, #1
 800684a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	bc80      	pop	{r7}
 8006870:	4770      	bx	lr

08006872 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006872:	b480      	push	{r7}
 8006874:	b083      	sub	sp, #12
 8006876:	af00      	add	r7, sp, #0
 8006878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800687a:	bf00      	nop
 800687c:	370c      	adds	r7, #12
 800687e:	46bd      	mov	sp, r7
 8006880:	bc80      	pop	{r7}
 8006882:	4770      	bx	lr

08006884 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	bc80      	pop	{r7}
 8006894:	4770      	bx	lr

08006896 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006896:	b480      	push	{r7}
 8006898:	b083      	sub	sp, #12
 800689a:	af00      	add	r7, sp, #0
 800689c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800689e:	bf00      	nop
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bc80      	pop	{r7}
 80068a6:	4770      	bx	lr

080068a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bc80      	pop	{r7}
 80068b8:	4770      	bx	lr
	...

080068bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
 80068c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a33      	ldr	r2, [pc, #204]	; (800699c <TIM_Base_SetConfig+0xe0>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d013      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a32      	ldr	r2, [pc, #200]	; (80069a0 <TIM_Base_SetConfig+0xe4>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d00f      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068e2:	d00b      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	4a2f      	ldr	r2, [pc, #188]	; (80069a4 <TIM_Base_SetConfig+0xe8>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d007      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a2e      	ldr	r2, [pc, #184]	; (80069a8 <TIM_Base_SetConfig+0xec>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d003      	beq.n	80068fc <TIM_Base_SetConfig+0x40>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	4a2d      	ldr	r2, [pc, #180]	; (80069ac <TIM_Base_SetConfig+0xf0>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d108      	bne.n	800690e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	4313      	orrs	r3, r2
 800690c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a22      	ldr	r2, [pc, #136]	; (800699c <TIM_Base_SetConfig+0xe0>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d013      	beq.n	800693e <TIM_Base_SetConfig+0x82>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a21      	ldr	r2, [pc, #132]	; (80069a0 <TIM_Base_SetConfig+0xe4>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00f      	beq.n	800693e <TIM_Base_SetConfig+0x82>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006924:	d00b      	beq.n	800693e <TIM_Base_SetConfig+0x82>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a1e      	ldr	r2, [pc, #120]	; (80069a4 <TIM_Base_SetConfig+0xe8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d007      	beq.n	800693e <TIM_Base_SetConfig+0x82>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a1d      	ldr	r2, [pc, #116]	; (80069a8 <TIM_Base_SetConfig+0xec>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d003      	beq.n	800693e <TIM_Base_SetConfig+0x82>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a1c      	ldr	r2, [pc, #112]	; (80069ac <TIM_Base_SetConfig+0xf0>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d108      	bne.n	8006950 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006944:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	4313      	orrs	r3, r2
 800694e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	4313      	orrs	r3, r2
 800695c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	68fa      	ldr	r2, [r7, #12]
 8006962:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	689a      	ldr	r2, [r3, #8]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	4a09      	ldr	r2, [pc, #36]	; (800699c <TIM_Base_SetConfig+0xe0>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d003      	beq.n	8006984 <TIM_Base_SetConfig+0xc8>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	4a08      	ldr	r2, [pc, #32]	; (80069a0 <TIM_Base_SetConfig+0xe4>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d103      	bne.n	800698c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	691a      	ldr	r2, [r3, #16]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2201      	movs	r2, #1
 8006990:	615a      	str	r2, [r3, #20]
}
 8006992:	bf00      	nop
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	bc80      	pop	{r7}
 800699a:	4770      	bx	lr
 800699c:	40012c00 	.word	0x40012c00
 80069a0:	40013400 	.word	0x40013400
 80069a4:	40000400 	.word	0x40000400
 80069a8:	40000800 	.word	0x40000800
 80069ac:	40000c00 	.word	0x40000c00

080069b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b087      	sub	sp, #28
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6a1b      	ldr	r3, [r3, #32]
 80069be:	f023 0201 	bic.w	r2, r3, #1
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	685b      	ldr	r3, [r3, #4]
 80069d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	699b      	ldr	r3, [r3, #24]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0303 	bic.w	r3, r3, #3
 80069e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069f2:	697b      	ldr	r3, [r7, #20]
 80069f4:	f023 0302 	bic.w	r3, r3, #2
 80069f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	4a20      	ldr	r2, [pc, #128]	; (8006a88 <TIM_OC1_SetConfig+0xd8>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d003      	beq.n	8006a14 <TIM_OC1_SetConfig+0x64>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	4a1f      	ldr	r2, [pc, #124]	; (8006a8c <TIM_OC1_SetConfig+0xdc>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d10c      	bne.n	8006a2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	f023 0308 	bic.w	r3, r3, #8
 8006a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	4313      	orrs	r3, r2
 8006a24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f023 0304 	bic.w	r3, r3, #4
 8006a2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a15      	ldr	r2, [pc, #84]	; (8006a88 <TIM_OC1_SetConfig+0xd8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d003      	beq.n	8006a3e <TIM_OC1_SetConfig+0x8e>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a14      	ldr	r2, [pc, #80]	; (8006a8c <TIM_OC1_SetConfig+0xdc>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d111      	bne.n	8006a62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	693a      	ldr	r2, [r7, #16]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	693a      	ldr	r2, [r7, #16]
 8006a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68fa      	ldr	r2, [r7, #12]
 8006a6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	621a      	str	r2, [r3, #32]
}
 8006a7c:	bf00      	nop
 8006a7e:	371c      	adds	r7, #28
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bc80      	pop	{r7}
 8006a84:	4770      	bx	lr
 8006a86:	bf00      	nop
 8006a88:	40012c00 	.word	0x40012c00
 8006a8c:	40013400 	.word	0x40013400

08006a90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b087      	sub	sp, #28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
 8006a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a1b      	ldr	r3, [r3, #32]
 8006a9e:	f023 0210 	bic.w	r2, r3, #16
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a1b      	ldr	r3, [r3, #32]
 8006aaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	699b      	ldr	r3, [r3, #24]
 8006ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	021b      	lsls	r3, r3, #8
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f023 0320 	bic.w	r3, r3, #32
 8006ada:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	697a      	ldr	r2, [r7, #20]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	4a21      	ldr	r2, [pc, #132]	; (8006b70 <TIM_OC2_SetConfig+0xe0>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d003      	beq.n	8006af8 <TIM_OC2_SetConfig+0x68>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a20      	ldr	r2, [pc, #128]	; (8006b74 <TIM_OC2_SetConfig+0xe4>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d10d      	bne.n	8006b14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b12:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a16      	ldr	r2, [pc, #88]	; (8006b70 <TIM_OC2_SetConfig+0xe0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d003      	beq.n	8006b24 <TIM_OC2_SetConfig+0x94>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a15      	ldr	r2, [pc, #84]	; (8006b74 <TIM_OC2_SetConfig+0xe4>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d113      	bne.n	8006b4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	693a      	ldr	r2, [r7, #16]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	699b      	ldr	r3, [r3, #24]
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	693a      	ldr	r2, [r7, #16]
 8006b50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	685a      	ldr	r2, [r3, #4]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	621a      	str	r2, [r3, #32]
}
 8006b66:	bf00      	nop
 8006b68:	371c      	adds	r7, #28
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bc80      	pop	{r7}
 8006b6e:	4770      	bx	lr
 8006b70:	40012c00 	.word	0x40012c00
 8006b74:	40013400 	.word	0x40013400

08006b78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b087      	sub	sp, #28
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a1b      	ldr	r3, [r3, #32]
 8006b92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ba6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f023 0303 	bic.w	r3, r3, #3
 8006bae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	021b      	lsls	r3, r3, #8
 8006bc8:	697a      	ldr	r2, [r7, #20]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a21      	ldr	r2, [pc, #132]	; (8006c58 <TIM_OC3_SetConfig+0xe0>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d003      	beq.n	8006bde <TIM_OC3_SetConfig+0x66>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a20      	ldr	r2, [pc, #128]	; (8006c5c <TIM_OC3_SetConfig+0xe4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d10d      	bne.n	8006bfa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006be4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	68db      	ldr	r3, [r3, #12]
 8006bea:	021b      	lsls	r3, r3, #8
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bf8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a16      	ldr	r2, [pc, #88]	; (8006c58 <TIM_OC3_SetConfig+0xe0>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d003      	beq.n	8006c0a <TIM_OC3_SetConfig+0x92>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a15      	ldr	r2, [pc, #84]	; (8006c5c <TIM_OC3_SetConfig+0xe4>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d113      	bne.n	8006c32 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	011b      	lsls	r3, r3, #4
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	699b      	ldr	r3, [r3, #24]
 8006c2a:	011b      	lsls	r3, r3, #4
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	697a      	ldr	r2, [r7, #20]
 8006c4a:	621a      	str	r2, [r3, #32]
}
 8006c4c:	bf00      	nop
 8006c4e:	371c      	adds	r7, #28
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bc80      	pop	{r7}
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	40012c00 	.word	0x40012c00
 8006c5c:	40013400 	.word	0x40013400

08006c60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b087      	sub	sp, #28
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a1b      	ldr	r3, [r3, #32]
 8006c6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	69db      	ldr	r3, [r3, #28]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	021b      	lsls	r3, r3, #8
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006caa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	031b      	lsls	r3, r3, #12
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a11      	ldr	r2, [pc, #68]	; (8006d00 <TIM_OC4_SetConfig+0xa0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d003      	beq.n	8006cc8 <TIM_OC4_SetConfig+0x68>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a10      	ldr	r2, [pc, #64]	; (8006d04 <TIM_OC4_SetConfig+0xa4>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d109      	bne.n	8006cdc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	019b      	lsls	r3, r3, #6
 8006cd6:	697a      	ldr	r2, [r7, #20]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	621a      	str	r2, [r3, #32]
}
 8006cf6:	bf00      	nop
 8006cf8:	371c      	adds	r7, #28
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bc80      	pop	{r7}
 8006cfe:	4770      	bx	lr
 8006d00:	40012c00 	.word	0x40012c00
 8006d04:	40013400 	.word	0x40013400

08006d08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b087      	sub	sp, #28
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6a1b      	ldr	r3, [r3, #32]
 8006d1e:	f023 0201 	bic.w	r2, r3, #1
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	699b      	ldr	r3, [r3, #24]
 8006d2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d2c:	693b      	ldr	r3, [r7, #16]
 8006d2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	011b      	lsls	r3, r3, #4
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f023 030a 	bic.w	r3, r3, #10
 8006d44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	4313      	orrs	r3, r2
 8006d4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	693a      	ldr	r2, [r7, #16]
 8006d52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	621a      	str	r2, [r3, #32]
}
 8006d5a:	bf00      	nop
 8006d5c:	371c      	adds	r7, #28
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	bc80      	pop	{r7}
 8006d62:	4770      	bx	lr

08006d64 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	f023 0210 	bic.w	r2, r3, #16
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	699b      	ldr	r3, [r3, #24]
 8006d80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d8e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	031b      	lsls	r3, r3, #12
 8006d94:	697a      	ldr	r2, [r7, #20]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006da0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	693a      	ldr	r2, [r7, #16]
 8006db6:	621a      	str	r2, [r3, #32]
}
 8006db8:	bf00      	nop
 8006dba:	371c      	adds	r7, #28
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bc80      	pop	{r7}
 8006dc0:	4770      	bx	lr

08006dc2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006dc2:	b480      	push	{r7}
 8006dc4:	b085      	sub	sp, #20
 8006dc6:	af00      	add	r7, sp, #0
 8006dc8:	6078      	str	r0, [r7, #4]
 8006dca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dd8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	f043 0307 	orr.w	r3, r3, #7
 8006de4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	609a      	str	r2, [r3, #8]
}
 8006dec:	bf00      	nop
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bc80      	pop	{r7}
 8006df4:	4770      	bx	lr

08006df6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006df6:	b480      	push	{r7}
 8006df8:	b087      	sub	sp, #28
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	60f8      	str	r0, [r7, #12]
 8006dfe:	60b9      	str	r1, [r7, #8]
 8006e00:	607a      	str	r2, [r7, #4]
 8006e02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	021a      	lsls	r2, r3, #8
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	4313      	orrs	r3, r2
 8006e1e:	697a      	ldr	r2, [r7, #20]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	609a      	str	r2, [r3, #8]
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bc80      	pop	{r7}
 8006e32:	4770      	bx	lr

08006e34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	f003 031f 	and.w	r3, r3, #31
 8006e46:	2201      	movs	r2, #1
 8006e48:	fa02 f303 	lsl.w	r3, r2, r3
 8006e4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6a1a      	ldr	r2, [r3, #32]
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	43db      	mvns	r3, r3
 8006e56:	401a      	ands	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	6a1a      	ldr	r2, [r3, #32]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	f003 031f 	and.w	r3, r3, #31
 8006e66:	6879      	ldr	r1, [r7, #4]
 8006e68:	fa01 f303 	lsl.w	r3, r1, r3
 8006e6c:	431a      	orrs	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	621a      	str	r2, [r3, #32]
}
 8006e72:	bf00      	nop
 8006e74:	371c      	adds	r7, #28
 8006e76:	46bd      	mov	sp, r7
 8006e78:	bc80      	pop	{r7}
 8006e7a:	4770      	bx	lr

08006e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b085      	sub	sp, #20
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e050      	b.n	8006f36 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2202      	movs	r2, #2
 8006ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a1b      	ldr	r2, [pc, #108]	; (8006f40 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d018      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a19      	ldr	r2, [pc, #100]	; (8006f44 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d013      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eea:	d00e      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a15      	ldr	r2, [pc, #84]	; (8006f48 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d009      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a14      	ldr	r2, [pc, #80]	; (8006f4c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d004      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a12      	ldr	r2, [pc, #72]	; (8006f50 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d10c      	bne.n	8006f24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	68ba      	ldr	r2, [r7, #8]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2200      	movs	r2, #0
 8006f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bc80      	pop	{r7}
 8006f3e:	4770      	bx	lr
 8006f40:	40012c00 	.word	0x40012c00
 8006f44:	40013400 	.word	0x40013400
 8006f48:	40000400 	.word	0x40000400
 8006f4c:	40000800 	.word	0x40000800
 8006f50:	40000c00 	.word	0x40000c00

08006f54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d101      	bne.n	8006f70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e03d      	b.n	8006fec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	4313      	orrs	r3, r2
 8006f84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	689b      	ldr	r3, [r3, #8]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4313      	orrs	r3, r2
 8006fae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3714      	adds	r7, #20
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bc80      	pop	{r7}
 8006ff4:	4770      	bx	lr

08006ff6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b083      	sub	sp, #12
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ffe:	bf00      	nop
 8007000:	370c      	adds	r7, #12
 8007002:	46bd      	mov	sp, r7
 8007004:	bc80      	pop	{r7}
 8007006:	4770      	bx	lr

08007008 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	bc80      	pop	{r7}
 8007018:	4770      	bx	lr

0800701a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b082      	sub	sp, #8
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007028:	2301      	movs	r3, #1
 800702a:	e03f      	b.n	80070ac <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007032:	b2db      	uxtb	r3, r3
 8007034:	2b00      	cmp	r3, #0
 8007036:	d106      	bne.n	8007046 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f7fc fc07 	bl	8003854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2224      	movs	r2, #36	; 0x24
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68da      	ldr	r2, [r3, #12]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800705c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f000 fdde 	bl	8007c20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691a      	ldr	r2, [r3, #16]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007072:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	695a      	ldr	r2, [r3, #20]
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007082:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68da      	ldr	r2, [r3, #12]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007092:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2220      	movs	r2, #32
 800709e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	2220      	movs	r2, #32
 80070a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80070aa:	2300      	movs	r3, #0
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b08a      	sub	sp, #40	; 0x28
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	603b      	str	r3, [r7, #0]
 80070c0:	4613      	mov	r3, r2
 80070c2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070c4:	2300      	movs	r3, #0
 80070c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	2b20      	cmp	r3, #32
 80070d2:	d17c      	bne.n	80071ce <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d002      	beq.n	80070e0 <HAL_UART_Transmit+0x2c>
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d101      	bne.n	80070e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e075      	b.n	80071d0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_UART_Transmit+0x3e>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e06e      	b.n	80071d0 <HAL_UART_Transmit+0x11c>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2200      	movs	r2, #0
 80070fe:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2221      	movs	r2, #33	; 0x21
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007108:	f7fc fe4e 	bl	8003da8 <HAL_GetTick>
 800710c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	88fa      	ldrh	r2, [r7, #6]
 8007112:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	88fa      	ldrh	r2, [r7, #6]
 8007118:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	689b      	ldr	r3, [r3, #8]
 800711e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007122:	d108      	bne.n	8007136 <HAL_UART_Transmit+0x82>
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	691b      	ldr	r3, [r3, #16]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d104      	bne.n	8007136 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800712c:	2300      	movs	r3, #0
 800712e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	61bb      	str	r3, [r7, #24]
 8007134:	e003      	b.n	800713e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007146:	e02a      	b.n	800719e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	9300      	str	r3, [sp, #0]
 800714c:	697b      	ldr	r3, [r7, #20]
 800714e:	2200      	movs	r2, #0
 8007150:	2180      	movs	r1, #128	; 0x80
 8007152:	68f8      	ldr	r0, [r7, #12]
 8007154:	f000 fb17 	bl	8007786 <UART_WaitOnFlagUntilTimeout>
 8007158:	4603      	mov	r3, r0
 800715a:	2b00      	cmp	r3, #0
 800715c:	d001      	beq.n	8007162 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e036      	b.n	80071d0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	461a      	mov	r2, r3
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007176:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	3302      	adds	r3, #2
 800717c:	61bb      	str	r3, [r7, #24]
 800717e:	e007      	b.n	8007190 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	781a      	ldrb	r2, [r3, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	3301      	adds	r3, #1
 800718e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007194:	b29b      	uxth	r3, r3
 8007196:	3b01      	subs	r3, #1
 8007198:	b29a      	uxth	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1cf      	bne.n	8007148 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2200      	movs	r2, #0
 80071b0:	2140      	movs	r1, #64	; 0x40
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f000 fae7 	bl	8007786 <UART_WaitOnFlagUntilTimeout>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d001      	beq.n	80071c2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e006      	b.n	80071d0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2220      	movs	r2, #32
 80071c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80071ca:	2300      	movs	r3, #0
 80071cc:	e000      	b.n	80071d0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80071ce:	2302      	movs	r3, #2
  }
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3720      	adds	r7, #32
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b084      	sub	sp, #16
 80071dc:	af00      	add	r7, sp, #0
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	4613      	mov	r3, r2
 80071e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b20      	cmp	r3, #32
 80071f0:	d11d      	bne.n	800722e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d002      	beq.n	80071fe <HAL_UART_Receive_IT+0x26>
 80071f8:	88fb      	ldrh	r3, [r7, #6]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d101      	bne.n	8007202 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e016      	b.n	8007230 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_UART_Receive_IT+0x38>
 800720c:	2302      	movs	r3, #2
 800720e:	e00f      	b.n	8007230 <HAL_UART_Receive_IT+0x58>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800721e:	88fb      	ldrh	r3, [r7, #6]
 8007220:	461a      	mov	r2, r3
 8007222:	68b9      	ldr	r1, [r7, #8]
 8007224:	68f8      	ldr	r0, [r7, #12]
 8007226:	f000 faf8 	bl	800781a <UART_Start_Receive_IT>
 800722a:	4603      	mov	r3, r0
 800722c:	e000      	b.n	8007230 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800722e:	2302      	movs	r3, #2
  }
}
 8007230:	4618      	mov	r0, r3
 8007232:	3710      	adds	r7, #16
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	60f8      	str	r0, [r7, #12]
 8007240:	60b9      	str	r1, [r7, #8]
 8007242:	4613      	mov	r3, r2
 8007244:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800724c:	b2db      	uxtb	r3, r3
 800724e:	2b20      	cmp	r3, #32
 8007250:	d11d      	bne.n	800728e <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <HAL_UART_Receive_DMA+0x26>
 8007258:	88fb      	ldrh	r3, [r7, #6]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e016      	b.n	8007290 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007268:	2b01      	cmp	r3, #1
 800726a:	d101      	bne.n	8007270 <HAL_UART_Receive_DMA+0x38>
 800726c:	2302      	movs	r3, #2
 800726e:	e00f      	b.n	8007290 <HAL_UART_Receive_DMA+0x58>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 800727e:	88fb      	ldrh	r3, [r7, #6]
 8007280:	461a      	mov	r2, r3
 8007282:	68b9      	ldr	r1, [r7, #8]
 8007284:	68f8      	ldr	r0, [r7, #12]
 8007286:	f000 fb01 	bl	800788c <UART_Start_Receive_DMA>
 800728a:	4603      	mov	r3, r0
 800728c:	e000      	b.n	8007290 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800728e:	2302      	movs	r3, #2
  }
}
 8007290:	4618      	mov	r0, r3
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b08a      	sub	sp, #40	; 0x28
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68db      	ldr	r3, [r3, #12]
 80072ae:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	695b      	ldr	r3, [r3, #20]
 80072b6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80072b8:	2300      	movs	r3, #0
 80072ba:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80072bc:	2300      	movs	r3, #0
 80072be:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c2:	f003 030f 	and.w	r3, r3, #15
 80072c6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80072c8:	69bb      	ldr	r3, [r7, #24]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10d      	bne.n	80072ea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	f003 0320 	and.w	r3, r3, #32
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d008      	beq.n	80072ea <HAL_UART_IRQHandler+0x52>
 80072d8:	6a3b      	ldr	r3, [r7, #32]
 80072da:	f003 0320 	and.w	r3, r3, #32
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fbf2 	bl	8007acc <UART_Receive_IT>
      return;
 80072e8:	e17b      	b.n	80075e2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80072ea:	69bb      	ldr	r3, [r7, #24]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 80b1 	beq.w	8007454 <HAL_UART_IRQHandler+0x1bc>
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d105      	bne.n	8007308 <HAL_UART_IRQHandler+0x70>
 80072fc:	6a3b      	ldr	r3, [r7, #32]
 80072fe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007302:	2b00      	cmp	r3, #0
 8007304:	f000 80a6 	beq.w	8007454 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00a      	beq.n	8007328 <HAL_UART_IRQHandler+0x90>
 8007312:	6a3b      	ldr	r3, [r7, #32]
 8007314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007318:	2b00      	cmp	r3, #0
 800731a:	d005      	beq.n	8007328 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007320:	f043 0201 	orr.w	r2, r3, #1
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b00      	cmp	r3, #0
 8007330:	d00a      	beq.n	8007348 <HAL_UART_IRQHandler+0xb0>
 8007332:	69fb      	ldr	r3, [r7, #28]
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	2b00      	cmp	r3, #0
 800733a:	d005      	beq.n	8007348 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007340:	f043 0202 	orr.w	r2, r3, #2
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734a:	f003 0302 	and.w	r3, r3, #2
 800734e:	2b00      	cmp	r3, #0
 8007350:	d00a      	beq.n	8007368 <HAL_UART_IRQHandler+0xd0>
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	2b00      	cmp	r3, #0
 800735a:	d005      	beq.n	8007368 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007360:	f043 0204 	orr.w	r2, r3, #4
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	f003 0308 	and.w	r3, r3, #8
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00f      	beq.n	8007392 <HAL_UART_IRQHandler+0xfa>
 8007372:	6a3b      	ldr	r3, [r7, #32]
 8007374:	f003 0320 	and.w	r3, r3, #32
 8007378:	2b00      	cmp	r3, #0
 800737a:	d104      	bne.n	8007386 <HAL_UART_IRQHandler+0xee>
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d005      	beq.n	8007392 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	f043 0208 	orr.w	r2, r3, #8
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	2b00      	cmp	r3, #0
 8007398:	f000 811e 	beq.w	80075d8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800739c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739e:	f003 0320 	and.w	r3, r3, #32
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d007      	beq.n	80073b6 <HAL_UART_IRQHandler+0x11e>
 80073a6:	6a3b      	ldr	r3, [r7, #32]
 80073a8:	f003 0320 	and.w	r3, r3, #32
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d002      	beq.n	80073b6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fb8b 	bl	8007acc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	bf14      	ite	ne
 80073c4:	2301      	movne	r3, #1
 80073c6:	2300      	moveq	r3, #0
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d0:	f003 0308 	and.w	r3, r3, #8
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d102      	bne.n	80073de <HAL_UART_IRQHandler+0x146>
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d031      	beq.n	8007442 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f000 facd 	bl	800797e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d023      	beq.n	800743a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	695a      	ldr	r2, [r3, #20]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007400:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007406:	2b00      	cmp	r3, #0
 8007408:	d013      	beq.n	8007432 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800740e:	4a76      	ldr	r2, [pc, #472]	; (80075e8 <HAL_UART_IRQHandler+0x350>)
 8007410:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007416:	4618      	mov	r0, r3
 8007418:	f7fc ff12 	bl	8004240 <HAL_DMA_Abort_IT>
 800741c:	4603      	mov	r3, r0
 800741e:	2b00      	cmp	r3, #0
 8007420:	d016      	beq.n	8007450 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007426:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800742c:	4610      	mov	r0, r2
 800742e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007430:	e00e      	b.n	8007450 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f7fb feb8 	bl	80031a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007438:	e00a      	b.n	8007450 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7fb feb4 	bl	80031a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007440:	e006      	b.n	8007450 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7fb feb0 	bl	80031a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800744e:	e0c3      	b.n	80075d8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007450:	bf00      	nop
    return;
 8007452:	e0c1      	b.n	80075d8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007458:	2b01      	cmp	r3, #1
 800745a:	f040 80a1 	bne.w	80075a0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800745e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007460:	f003 0310 	and.w	r3, r3, #16
 8007464:	2b00      	cmp	r3, #0
 8007466:	f000 809b 	beq.w	80075a0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	f003 0310 	and.w	r3, r3, #16
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 8095 	beq.w	80075a0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007476:	2300      	movs	r3, #0
 8007478:	60fb      	str	r3, [r7, #12]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	60fb      	str	r3, [r7, #12]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	60fb      	str	r3, [r7, #12]
 800748a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007496:	2b00      	cmp	r3, #0
 8007498:	d04e      	beq.n	8007538 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80074a4:	8a3b      	ldrh	r3, [r7, #16]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f000 8098 	beq.w	80075dc <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80074b0:	8a3a      	ldrh	r2, [r7, #16]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	f080 8092 	bcs.w	80075dc <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	8a3a      	ldrh	r2, [r7, #16]
 80074bc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c2:	699b      	ldr	r3, [r3, #24]
 80074c4:	2b20      	cmp	r3, #32
 80074c6:	d02b      	beq.n	8007520 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68da      	ldr	r2, [r3, #12]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074d6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	695a      	ldr	r2, [r3, #20]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f022 0201 	bic.w	r2, r2, #1
 80074e6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	695a      	ldr	r2, [r3, #20]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074f6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2220      	movs	r2, #32
 80074fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	68da      	ldr	r2, [r3, #12]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f022 0210 	bic.w	r2, r2, #16
 8007514:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800751a:	4618      	mov	r0, r3
 800751c:	f7fc fe55 	bl	80041ca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007528:	b29b      	uxth	r3, r3
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	b29b      	uxth	r3, r3
 800752e:	4619      	mov	r1, r3
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 f86d 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007536:	e051      	b.n	80075dc <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007540:	b29b      	uxth	r3, r3
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800754a:	b29b      	uxth	r3, r3
 800754c:	2b00      	cmp	r3, #0
 800754e:	d047      	beq.n	80075e0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007550:	8a7b      	ldrh	r3, [r7, #18]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d044      	beq.n	80075e0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	68da      	ldr	r2, [r3, #12]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007564:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f022 0201 	bic.w	r2, r2, #1
 8007574:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2220      	movs	r2, #32
 800757a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f022 0210 	bic.w	r2, r2, #16
 8007592:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007594:	8a7b      	ldrh	r3, [r7, #18]
 8007596:	4619      	mov	r1, r3
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 f839 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800759e:	e01f      	b.n	80075e0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d008      	beq.n	80075bc <HAL_UART_IRQHandler+0x324>
 80075aa:	6a3b      	ldr	r3, [r7, #32]
 80075ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d003      	beq.n	80075bc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 fa22 	bl	80079fe <UART_Transmit_IT>
    return;
 80075ba:	e012      	b.n	80075e2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00d      	beq.n	80075e2 <HAL_UART_IRQHandler+0x34a>
 80075c6:	6a3b      	ldr	r3, [r7, #32]
 80075c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d008      	beq.n	80075e2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fa63 	bl	8007a9c <UART_EndTransmit_IT>
    return;
 80075d6:	e004      	b.n	80075e2 <HAL_UART_IRQHandler+0x34a>
    return;
 80075d8:	bf00      	nop
 80075da:	e002      	b.n	80075e2 <HAL_UART_IRQHandler+0x34a>
      return;
 80075dc:	bf00      	nop
 80075de:	e000      	b.n	80075e2 <HAL_UART_IRQHandler+0x34a>
      return;
 80075e0:	bf00      	nop
  }
}
 80075e2:	3728      	adds	r7, #40	; 0x28
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	080079d7 	.word	0x080079d7

080075ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b083      	sub	sp, #12
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80075f4:	bf00      	nop
 80075f6:	370c      	adds	r7, #12
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr

080075fe <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80075fe:	b480      	push	{r7}
 8007600:	b083      	sub	sp, #12
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	bc80      	pop	{r7}
 800760e:	4770      	bx	lr

08007610 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007610:	b480      	push	{r7}
 8007612:	b083      	sub	sp, #12
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	460b      	mov	r3, r1
 800761a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	bc80      	pop	{r7}
 8007624:	4770      	bx	lr

08007626 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b084      	sub	sp, #16
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007632:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f003 0320 	and.w	r3, r3, #32
 800763e:	2b00      	cmp	r3, #0
 8007640:	d12a      	bne.n	8007698 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68da      	ldr	r2, [r3, #12]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007656:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	695a      	ldr	r2, [r3, #20]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0201 	bic.w	r2, r2, #1
 8007666:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	695a      	ldr	r2, [r3, #20]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007676:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2220      	movs	r2, #32
 800767c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007684:	2b01      	cmp	r3, #1
 8007686:	d107      	bne.n	8007698 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68da      	ldr	r2, [r3, #12]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f022 0210 	bic.w	r2, r2, #16
 8007696:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800769c:	2b01      	cmp	r3, #1
 800769e:	d106      	bne.n	80076ae <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076a4:	4619      	mov	r1, r3
 80076a6:	68f8      	ldr	r0, [r7, #12]
 80076a8:	f7ff ffb2 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076ac:	e002      	b.n	80076b4 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80076ae:	68f8      	ldr	r0, [r7, #12]
 80076b0:	f7fb fd5e 	bl	8003170 <HAL_UART_RxCpltCallback>
}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076c8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d108      	bne.n	80076e4 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80076d6:	085b      	lsrs	r3, r3, #1
 80076d8:	b29b      	uxth	r3, r3
 80076da:	4619      	mov	r1, r3
 80076dc:	68f8      	ldr	r0, [r7, #12]
 80076de:	f7ff ff97 	bl	8007610 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80076e2:	e002      	b.n	80076ea <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f7ff ff8a 	bl	80075fe <HAL_UART_RxHalfCpltCallback>
}
 80076ea:	bf00      	nop
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b084      	sub	sp, #16
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800770e:	2b00      	cmp	r3, #0
 8007710:	bf14      	ite	ne
 8007712:	2301      	movne	r3, #1
 8007714:	2300      	moveq	r3, #0
 8007716:	b2db      	uxtb	r3, r3
 8007718:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007720:	b2db      	uxtb	r3, r3
 8007722:	2b21      	cmp	r3, #33	; 0x21
 8007724:	d108      	bne.n	8007738 <UART_DMAError+0x46>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d005      	beq.n	8007738 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2200      	movs	r2, #0
 8007730:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007732:	68b8      	ldr	r0, [r7, #8]
 8007734:	f000 f90e 	bl	8007954 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007742:	2b00      	cmp	r3, #0
 8007744:	bf14      	ite	ne
 8007746:	2301      	movne	r3, #1
 8007748:	2300      	moveq	r3, #0
 800774a:	b2db      	uxtb	r3, r3
 800774c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007754:	b2db      	uxtb	r3, r3
 8007756:	2b22      	cmp	r3, #34	; 0x22
 8007758:	d108      	bne.n	800776c <UART_DMAError+0x7a>
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d005      	beq.n	800776c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	2200      	movs	r2, #0
 8007764:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007766:	68b8      	ldr	r0, [r7, #8]
 8007768:	f000 f909 	bl	800797e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007770:	f043 0210 	orr.w	r2, r3, #16
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007778:	68b8      	ldr	r0, [r7, #8]
 800777a:	f7fb fd15 	bl	80031a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800777e:	bf00      	nop
 8007780:	3710      	adds	r7, #16
 8007782:	46bd      	mov	sp, r7
 8007784:	bd80      	pop	{r7, pc}

08007786 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007786:	b580      	push	{r7, lr}
 8007788:	b084      	sub	sp, #16
 800778a:	af00      	add	r7, sp, #0
 800778c:	60f8      	str	r0, [r7, #12]
 800778e:	60b9      	str	r1, [r7, #8]
 8007790:	603b      	str	r3, [r7, #0]
 8007792:	4613      	mov	r3, r2
 8007794:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007796:	e02c      	b.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779e:	d028      	beq.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d007      	beq.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x30>
 80077a6:	f7fc faff 	bl	8003da8 <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	69ba      	ldr	r2, [r7, #24]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d21d      	bcs.n	80077f2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68da      	ldr	r2, [r3, #12]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80077c4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	695a      	ldr	r2, [r3, #20]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f022 0201 	bic.w	r2, r2, #1
 80077d4:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2220      	movs	r2, #32
 80077da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2220      	movs	r2, #32
 80077e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e00f      	b.n	8007812 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	4013      	ands	r3, r2
 80077fc:	68ba      	ldr	r2, [r7, #8]
 80077fe:	429a      	cmp	r2, r3
 8007800:	bf0c      	ite	eq
 8007802:	2301      	moveq	r3, #1
 8007804:	2300      	movne	r3, #0
 8007806:	b2db      	uxtb	r3, r3
 8007808:	461a      	mov	r2, r3
 800780a:	79fb      	ldrb	r3, [r7, #7]
 800780c:	429a      	cmp	r2, r3
 800780e:	d0c3      	beq.n	8007798 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007810:	2300      	movs	r3, #0
}
 8007812:	4618      	mov	r0, r3
 8007814:	3710      	adds	r7, #16
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800781a:	b480      	push	{r7}
 800781c:	b085      	sub	sp, #20
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	60b9      	str	r1, [r7, #8]
 8007824:	4613      	mov	r3, r2
 8007826:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	88fa      	ldrh	r2, [r7, #6]
 8007832:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	88fa      	ldrh	r2, [r7, #6]
 8007838:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2200      	movs	r2, #0
 800783e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	2222      	movs	r2, #34	; 0x22
 8007844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68da      	ldr	r2, [r3, #12]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800785e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	695a      	ldr	r2, [r3, #20]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f042 0201 	orr.w	r2, r2, #1
 800786e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0220 	orr.w	r2, r2, #32
 800787e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3714      	adds	r7, #20
 8007886:	46bd      	mov	sp, r7
 8007888:	bc80      	pop	{r7}
 800788a:	4770      	bx	lr

0800788c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	4613      	mov	r3, r2
 8007898:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	88fa      	ldrh	r2, [r7, #6]
 80078a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2200      	movs	r2, #0
 80078aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2222      	movs	r2, #34	; 0x22
 80078b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b8:	4a23      	ldr	r2, [pc, #140]	; (8007948 <UART_Start_Receive_DMA+0xbc>)
 80078ba:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c0:	4a22      	ldr	r2, [pc, #136]	; (800794c <UART_Start_Receive_DMA+0xc0>)
 80078c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c8:	4a21      	ldr	r2, [pc, #132]	; (8007950 <UART_Start_Receive_DMA+0xc4>)
 80078ca:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078d0:	2200      	movs	r2, #0
 80078d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80078d4:	f107 0308 	add.w	r3, r7, #8
 80078d8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	3304      	adds	r3, #4
 80078e4:	4619      	mov	r1, r3
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	88fb      	ldrh	r3, [r7, #6]
 80078ec:	f7fc fc0e 	bl	800410c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80078f0:	2300      	movs	r3, #0
 80078f2:	613b      	str	r3, [r7, #16]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	613b      	str	r3, [r7, #16]
 8007904:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68da      	ldr	r2, [r3, #12]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800791c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	695a      	ldr	r2, [r3, #20]
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f042 0201 	orr.w	r2, r2, #1
 800792c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695a      	ldr	r2, [r3, #20]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800793c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800793e:	2300      	movs	r3, #0
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	08007627 	.word	0x08007627
 800794c:	080076bd 	.word	0x080076bd
 8007950:	080076f3 	.word	0x080076f3

08007954 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68da      	ldr	r2, [r3, #12]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800796a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2220      	movs	r2, #32
 8007970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007974:	bf00      	nop
 8007976:	370c      	adds	r7, #12
 8007978:	46bd      	mov	sp, r7
 800797a:	bc80      	pop	{r7}
 800797c:	4770      	bx	lr

0800797e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800797e:	b480      	push	{r7}
 8007980:	b083      	sub	sp, #12
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68da      	ldr	r2, [r3, #12]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007994:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695a      	ldr	r2, [r3, #20]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f022 0201 	bic.w	r2, r2, #1
 80079a4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079aa:	2b01      	cmp	r3, #1
 80079ac:	d107      	bne.n	80079be <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	68da      	ldr	r2, [r3, #12]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f022 0210 	bic.w	r2, r2, #16
 80079bc:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2220      	movs	r2, #32
 80079c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	631a      	str	r2, [r3, #48]	; 0x30
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bc80      	pop	{r7}
 80079d4:	4770      	bx	lr

080079d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b084      	sub	sp, #16
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2200      	movs	r2, #0
 80079e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	2200      	movs	r2, #0
 80079ee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079f0:	68f8      	ldr	r0, [r7, #12]
 80079f2:	f7fb fbd9 	bl	80031a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079f6:	bf00      	nop
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b21      	cmp	r3, #33	; 0x21
 8007a10:	d13e      	bne.n	8007a90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a1a:	d114      	bne.n	8007a46 <UART_Transmit_IT+0x48>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	691b      	ldr	r3, [r3, #16]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d110      	bne.n	8007a46 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6a1b      	ldr	r3, [r3, #32]
 8007a28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	461a      	mov	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	1c9a      	adds	r2, r3, #2
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	621a      	str	r2, [r3, #32]
 8007a44:	e008      	b.n	8007a58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	1c59      	adds	r1, r3, #1
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6211      	str	r1, [r2, #32]
 8007a50:	781a      	ldrb	r2, [r3, #0]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	4619      	mov	r1, r3
 8007a66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d10f      	bne.n	8007a8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	68da      	ldr	r2, [r3, #12]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	e000      	b.n	8007a92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a90:	2302      	movs	r3, #2
  }
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3714      	adds	r7, #20
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bc80      	pop	{r7}
 8007a9a:	4770      	bx	lr

08007a9c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68da      	ldr	r2, [r3, #12]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ab2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f7ff fd95 	bl	80075ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b086      	sub	sp, #24
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	2b22      	cmp	r3, #34	; 0x22
 8007ade:	f040 8099 	bne.w	8007c14 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007aea:	d117      	bne.n	8007b1c <UART_Receive_IT+0x50>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d113      	bne.n	8007b1c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007af4:	2300      	movs	r3, #0
 8007af6:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afc:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	b29b      	uxth	r3, r3
 8007b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b0a:	b29a      	uxth	r2, r3
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b14:	1c9a      	adds	r2, r3, #2
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	629a      	str	r2, [r3, #40]	; 0x28
 8007b1a:	e026      	b.n	8007b6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b20:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b2e:	d007      	beq.n	8007b40 <UART_Receive_IT+0x74>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10a      	bne.n	8007b4e <UART_Receive_IT+0x82>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d106      	bne.n	8007b4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	685b      	ldr	r3, [r3, #4]
 8007b46:	b2da      	uxtb	r2, r3
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	701a      	strb	r2, [r3, #0]
 8007b4c:	e008      	b.n	8007b60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685b      	ldr	r3, [r3, #4]
 8007b54:	b2db      	uxtb	r3, r3
 8007b56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b5a:	b2da      	uxtb	r2, r3
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b64:	1c5a      	adds	r2, r3, #1
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	3b01      	subs	r3, #1
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	4619      	mov	r1, r3
 8007b78:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d148      	bne.n	8007c10 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f022 0220 	bic.w	r2, r2, #32
 8007b8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	695a      	ldr	r2, [r3, #20]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 0201 	bic.w	r2, r2, #1
 8007bac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bba:	2b01      	cmp	r3, #1
 8007bbc:	d123      	bne.n	8007c06 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	68da      	ldr	r2, [r3, #12]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	f022 0210 	bic.w	r2, r2, #16
 8007bd2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0310 	and.w	r3, r3, #16
 8007bde:	2b10      	cmp	r3, #16
 8007be0:	d10a      	bne.n	8007bf8 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007be2:	2300      	movs	r3, #0
 8007be4:	60fb      	str	r3, [r7, #12]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f7ff fd06 	bl	8007610 <HAL_UARTEx_RxEventCallback>
 8007c04:	e002      	b.n	8007c0c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f7fb fab2 	bl	8003170 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	e002      	b.n	8007c16 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007c10:	2300      	movs	r3, #0
 8007c12:	e000      	b.n	8007c16 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007c14:	2302      	movs	r3, #2
  }
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3718      	adds	r7, #24
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
	...

08007c20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b084      	sub	sp, #16
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68da      	ldr	r2, [r3, #12]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	689a      	ldr	r2, [r3, #8]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	431a      	orrs	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	695b      	ldr	r3, [r3, #20]
 8007c4c:	4313      	orrs	r3, r2
 8007c4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68db      	ldr	r3, [r3, #12]
 8007c56:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007c5a:	f023 030c 	bic.w	r3, r3, #12
 8007c5e:	687a      	ldr	r2, [r7, #4]
 8007c60:	6812      	ldr	r2, [r2, #0]
 8007c62:	68b9      	ldr	r1, [r7, #8]
 8007c64:	430b      	orrs	r3, r1
 8007c66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	695b      	ldr	r3, [r3, #20]
 8007c6e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	699a      	ldr	r2, [r3, #24]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	430a      	orrs	r2, r1
 8007c7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a2c      	ldr	r2, [pc, #176]	; (8007d34 <UART_SetConfig+0x114>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d103      	bne.n	8007c90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c88:	f7fe f83c 	bl	8005d04 <HAL_RCC_GetPCLK2Freq>
 8007c8c:	60f8      	str	r0, [r7, #12]
 8007c8e:	e002      	b.n	8007c96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c90:	f7fe f824 	bl	8005cdc <HAL_RCC_GetPCLK1Freq>
 8007c94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	009a      	lsls	r2, r3, #2
 8007ca0:	441a      	add	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cac:	4a22      	ldr	r2, [pc, #136]	; (8007d38 <UART_SetConfig+0x118>)
 8007cae:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb2:	095b      	lsrs	r3, r3, #5
 8007cb4:	0119      	lsls	r1, r3, #4
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	4613      	mov	r3, r2
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	4413      	add	r3, r2
 8007cbe:	009a      	lsls	r2, r3, #2
 8007cc0:	441a      	add	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ccc:	4b1a      	ldr	r3, [pc, #104]	; (8007d38 <UART_SetConfig+0x118>)
 8007cce:	fba3 0302 	umull	r0, r3, r3, r2
 8007cd2:	095b      	lsrs	r3, r3, #5
 8007cd4:	2064      	movs	r0, #100	; 0x64
 8007cd6:	fb00 f303 	mul.w	r3, r0, r3
 8007cda:	1ad3      	subs	r3, r2, r3
 8007cdc:	011b      	lsls	r3, r3, #4
 8007cde:	3332      	adds	r3, #50	; 0x32
 8007ce0:	4a15      	ldr	r2, [pc, #84]	; (8007d38 <UART_SetConfig+0x118>)
 8007ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce6:	095b      	lsrs	r3, r3, #5
 8007ce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007cec:	4419      	add	r1, r3
 8007cee:	68fa      	ldr	r2, [r7, #12]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	009a      	lsls	r2, r3, #2
 8007cf8:	441a      	add	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	fbb2 f2f3 	udiv	r2, r2, r3
 8007d04:	4b0c      	ldr	r3, [pc, #48]	; (8007d38 <UART_SetConfig+0x118>)
 8007d06:	fba3 0302 	umull	r0, r3, r3, r2
 8007d0a:	095b      	lsrs	r3, r3, #5
 8007d0c:	2064      	movs	r0, #100	; 0x64
 8007d0e:	fb00 f303 	mul.w	r3, r0, r3
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	011b      	lsls	r3, r3, #4
 8007d16:	3332      	adds	r3, #50	; 0x32
 8007d18:	4a07      	ldr	r2, [pc, #28]	; (8007d38 <UART_SetConfig+0x118>)
 8007d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d1e:	095b      	lsrs	r3, r3, #5
 8007d20:	f003 020f 	and.w	r2, r3, #15
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	440a      	add	r2, r1
 8007d2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007d2c:	bf00      	nop
 8007d2e:	3710      	adds	r7, #16
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	40013800 	.word	0x40013800
 8007d38:	51eb851f 	.word	0x51eb851f

08007d3c <__assert_func>:
 8007d3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d3e:	4614      	mov	r4, r2
 8007d40:	461a      	mov	r2, r3
 8007d42:	4b09      	ldr	r3, [pc, #36]	; (8007d68 <__assert_func+0x2c>)
 8007d44:	4605      	mov	r5, r0
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68d8      	ldr	r0, [r3, #12]
 8007d4a:	b14c      	cbz	r4, 8007d60 <__assert_func+0x24>
 8007d4c:	4b07      	ldr	r3, [pc, #28]	; (8007d6c <__assert_func+0x30>)
 8007d4e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d52:	9100      	str	r1, [sp, #0]
 8007d54:	462b      	mov	r3, r5
 8007d56:	4906      	ldr	r1, [pc, #24]	; (8007d70 <__assert_func+0x34>)
 8007d58:	f000 f814 	bl	8007d84 <fiprintf>
 8007d5c:	f000 fbfe 	bl	800855c <abort>
 8007d60:	4b04      	ldr	r3, [pc, #16]	; (8007d74 <__assert_func+0x38>)
 8007d62:	461c      	mov	r4, r3
 8007d64:	e7f3      	b.n	8007d4e <__assert_func+0x12>
 8007d66:	bf00      	nop
 8007d68:	20000010 	.word	0x20000010
 8007d6c:	08008e88 	.word	0x08008e88
 8007d70:	08008e95 	.word	0x08008e95
 8007d74:	08008ec3 	.word	0x08008ec3

08007d78 <__errno>:
 8007d78:	4b01      	ldr	r3, [pc, #4]	; (8007d80 <__errno+0x8>)
 8007d7a:	6818      	ldr	r0, [r3, #0]
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	20000010 	.word	0x20000010

08007d84 <fiprintf>:
 8007d84:	b40e      	push	{r1, r2, r3}
 8007d86:	b503      	push	{r0, r1, lr}
 8007d88:	4601      	mov	r1, r0
 8007d8a:	ab03      	add	r3, sp, #12
 8007d8c:	4805      	ldr	r0, [pc, #20]	; (8007da4 <fiprintf+0x20>)
 8007d8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d92:	6800      	ldr	r0, [r0, #0]
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	f000 f85b 	bl	8007e50 <_vfiprintf_r>
 8007d9a:	b002      	add	sp, #8
 8007d9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007da0:	b003      	add	sp, #12
 8007da2:	4770      	bx	lr
 8007da4:	20000010 	.word	0x20000010

08007da8 <__libc_init_array>:
 8007da8:	b570      	push	{r4, r5, r6, lr}
 8007daa:	2600      	movs	r6, #0
 8007dac:	4d0c      	ldr	r5, [pc, #48]	; (8007de0 <__libc_init_array+0x38>)
 8007dae:	4c0d      	ldr	r4, [pc, #52]	; (8007de4 <__libc_init_array+0x3c>)
 8007db0:	1b64      	subs	r4, r4, r5
 8007db2:	10a4      	asrs	r4, r4, #2
 8007db4:	42a6      	cmp	r6, r4
 8007db6:	d109      	bne.n	8007dcc <__libc_init_array+0x24>
 8007db8:	f001 f810 	bl	8008ddc <_init>
 8007dbc:	2600      	movs	r6, #0
 8007dbe:	4d0a      	ldr	r5, [pc, #40]	; (8007de8 <__libc_init_array+0x40>)
 8007dc0:	4c0a      	ldr	r4, [pc, #40]	; (8007dec <__libc_init_array+0x44>)
 8007dc2:	1b64      	subs	r4, r4, r5
 8007dc4:	10a4      	asrs	r4, r4, #2
 8007dc6:	42a6      	cmp	r6, r4
 8007dc8:	d105      	bne.n	8007dd6 <__libc_init_array+0x2e>
 8007dca:	bd70      	pop	{r4, r5, r6, pc}
 8007dcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dd0:	4798      	blx	r3
 8007dd2:	3601      	adds	r6, #1
 8007dd4:	e7ee      	b.n	8007db4 <__libc_init_array+0xc>
 8007dd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dda:	4798      	blx	r3
 8007ddc:	3601      	adds	r6, #1
 8007dde:	e7f2      	b.n	8007dc6 <__libc_init_array+0x1e>
 8007de0:	08008f5c 	.word	0x08008f5c
 8007de4:	08008f5c 	.word	0x08008f5c
 8007de8:	08008f5c 	.word	0x08008f5c
 8007dec:	08008f60 	.word	0x08008f60

08007df0 <memset>:
 8007df0:	4603      	mov	r3, r0
 8007df2:	4402      	add	r2, r0
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d100      	bne.n	8007dfa <memset+0xa>
 8007df8:	4770      	bx	lr
 8007dfa:	f803 1b01 	strb.w	r1, [r3], #1
 8007dfe:	e7f9      	b.n	8007df4 <memset+0x4>

08007e00 <__sfputc_r>:
 8007e00:	6893      	ldr	r3, [r2, #8]
 8007e02:	b410      	push	{r4}
 8007e04:	3b01      	subs	r3, #1
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	6093      	str	r3, [r2, #8]
 8007e0a:	da07      	bge.n	8007e1c <__sfputc_r+0x1c>
 8007e0c:	6994      	ldr	r4, [r2, #24]
 8007e0e:	42a3      	cmp	r3, r4
 8007e10:	db01      	blt.n	8007e16 <__sfputc_r+0x16>
 8007e12:	290a      	cmp	r1, #10
 8007e14:	d102      	bne.n	8007e1c <__sfputc_r+0x1c>
 8007e16:	bc10      	pop	{r4}
 8007e18:	f000 bae0 	b.w	80083dc <__swbuf_r>
 8007e1c:	6813      	ldr	r3, [r2, #0]
 8007e1e:	1c58      	adds	r0, r3, #1
 8007e20:	6010      	str	r0, [r2, #0]
 8007e22:	7019      	strb	r1, [r3, #0]
 8007e24:	4608      	mov	r0, r1
 8007e26:	bc10      	pop	{r4}
 8007e28:	4770      	bx	lr

08007e2a <__sfputs_r>:
 8007e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	460f      	mov	r7, r1
 8007e30:	4614      	mov	r4, r2
 8007e32:	18d5      	adds	r5, r2, r3
 8007e34:	42ac      	cmp	r4, r5
 8007e36:	d101      	bne.n	8007e3c <__sfputs_r+0x12>
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e007      	b.n	8007e4c <__sfputs_r+0x22>
 8007e3c:	463a      	mov	r2, r7
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e44:	f7ff ffdc 	bl	8007e00 <__sfputc_r>
 8007e48:	1c43      	adds	r3, r0, #1
 8007e4a:	d1f3      	bne.n	8007e34 <__sfputs_r+0xa>
 8007e4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e50 <_vfiprintf_r>:
 8007e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	460d      	mov	r5, r1
 8007e56:	4614      	mov	r4, r2
 8007e58:	4698      	mov	r8, r3
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	b09d      	sub	sp, #116	; 0x74
 8007e5e:	b118      	cbz	r0, 8007e68 <_vfiprintf_r+0x18>
 8007e60:	6983      	ldr	r3, [r0, #24]
 8007e62:	b90b      	cbnz	r3, 8007e68 <_vfiprintf_r+0x18>
 8007e64:	f000 fc98 	bl	8008798 <__sinit>
 8007e68:	4b89      	ldr	r3, [pc, #548]	; (8008090 <_vfiprintf_r+0x240>)
 8007e6a:	429d      	cmp	r5, r3
 8007e6c:	d11b      	bne.n	8007ea6 <_vfiprintf_r+0x56>
 8007e6e:	6875      	ldr	r5, [r6, #4]
 8007e70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e72:	07d9      	lsls	r1, r3, #31
 8007e74:	d405      	bmi.n	8007e82 <_vfiprintf_r+0x32>
 8007e76:	89ab      	ldrh	r3, [r5, #12]
 8007e78:	059a      	lsls	r2, r3, #22
 8007e7a:	d402      	bmi.n	8007e82 <_vfiprintf_r+0x32>
 8007e7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e7e:	f000 fd29 	bl	80088d4 <__retarget_lock_acquire_recursive>
 8007e82:	89ab      	ldrh	r3, [r5, #12]
 8007e84:	071b      	lsls	r3, r3, #28
 8007e86:	d501      	bpl.n	8007e8c <_vfiprintf_r+0x3c>
 8007e88:	692b      	ldr	r3, [r5, #16]
 8007e8a:	b9eb      	cbnz	r3, 8007ec8 <_vfiprintf_r+0x78>
 8007e8c:	4629      	mov	r1, r5
 8007e8e:	4630      	mov	r0, r6
 8007e90:	f000 faf6 	bl	8008480 <__swsetup_r>
 8007e94:	b1c0      	cbz	r0, 8007ec8 <_vfiprintf_r+0x78>
 8007e96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e98:	07dc      	lsls	r4, r3, #31
 8007e9a:	d50e      	bpl.n	8007eba <_vfiprintf_r+0x6a>
 8007e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ea0:	b01d      	add	sp, #116	; 0x74
 8007ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea6:	4b7b      	ldr	r3, [pc, #492]	; (8008094 <_vfiprintf_r+0x244>)
 8007ea8:	429d      	cmp	r5, r3
 8007eaa:	d101      	bne.n	8007eb0 <_vfiprintf_r+0x60>
 8007eac:	68b5      	ldr	r5, [r6, #8]
 8007eae:	e7df      	b.n	8007e70 <_vfiprintf_r+0x20>
 8007eb0:	4b79      	ldr	r3, [pc, #484]	; (8008098 <_vfiprintf_r+0x248>)
 8007eb2:	429d      	cmp	r5, r3
 8007eb4:	bf08      	it	eq
 8007eb6:	68f5      	ldreq	r5, [r6, #12]
 8007eb8:	e7da      	b.n	8007e70 <_vfiprintf_r+0x20>
 8007eba:	89ab      	ldrh	r3, [r5, #12]
 8007ebc:	0598      	lsls	r0, r3, #22
 8007ebe:	d4ed      	bmi.n	8007e9c <_vfiprintf_r+0x4c>
 8007ec0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ec2:	f000 fd08 	bl	80088d6 <__retarget_lock_release_recursive>
 8007ec6:	e7e9      	b.n	8007e9c <_vfiprintf_r+0x4c>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	9309      	str	r3, [sp, #36]	; 0x24
 8007ecc:	2320      	movs	r3, #32
 8007ece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ed2:	2330      	movs	r3, #48	; 0x30
 8007ed4:	f04f 0901 	mov.w	r9, #1
 8007ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007edc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800809c <_vfiprintf_r+0x24c>
 8007ee0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ee4:	4623      	mov	r3, r4
 8007ee6:	469a      	mov	sl, r3
 8007ee8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eec:	b10a      	cbz	r2, 8007ef2 <_vfiprintf_r+0xa2>
 8007eee:	2a25      	cmp	r2, #37	; 0x25
 8007ef0:	d1f9      	bne.n	8007ee6 <_vfiprintf_r+0x96>
 8007ef2:	ebba 0b04 	subs.w	fp, sl, r4
 8007ef6:	d00b      	beq.n	8007f10 <_vfiprintf_r+0xc0>
 8007ef8:	465b      	mov	r3, fp
 8007efa:	4622      	mov	r2, r4
 8007efc:	4629      	mov	r1, r5
 8007efe:	4630      	mov	r0, r6
 8007f00:	f7ff ff93 	bl	8007e2a <__sfputs_r>
 8007f04:	3001      	adds	r0, #1
 8007f06:	f000 80aa 	beq.w	800805e <_vfiprintf_r+0x20e>
 8007f0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f0c:	445a      	add	r2, fp
 8007f0e:	9209      	str	r2, [sp, #36]	; 0x24
 8007f10:	f89a 3000 	ldrb.w	r3, [sl]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f000 80a2 	beq.w	800805e <_vfiprintf_r+0x20e>
 8007f1a:	2300      	movs	r3, #0
 8007f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f20:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f24:	f10a 0a01 	add.w	sl, sl, #1
 8007f28:	9304      	str	r3, [sp, #16]
 8007f2a:	9307      	str	r3, [sp, #28]
 8007f2c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f30:	931a      	str	r3, [sp, #104]	; 0x68
 8007f32:	4654      	mov	r4, sl
 8007f34:	2205      	movs	r2, #5
 8007f36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f3a:	4858      	ldr	r0, [pc, #352]	; (800809c <_vfiprintf_r+0x24c>)
 8007f3c:	f000 fd32 	bl	80089a4 <memchr>
 8007f40:	9a04      	ldr	r2, [sp, #16]
 8007f42:	b9d8      	cbnz	r0, 8007f7c <_vfiprintf_r+0x12c>
 8007f44:	06d1      	lsls	r1, r2, #27
 8007f46:	bf44      	itt	mi
 8007f48:	2320      	movmi	r3, #32
 8007f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f4e:	0713      	lsls	r3, r2, #28
 8007f50:	bf44      	itt	mi
 8007f52:	232b      	movmi	r3, #43	; 0x2b
 8007f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f58:	f89a 3000 	ldrb.w	r3, [sl]
 8007f5c:	2b2a      	cmp	r3, #42	; 0x2a
 8007f5e:	d015      	beq.n	8007f8c <_vfiprintf_r+0x13c>
 8007f60:	4654      	mov	r4, sl
 8007f62:	2000      	movs	r0, #0
 8007f64:	f04f 0c0a 	mov.w	ip, #10
 8007f68:	9a07      	ldr	r2, [sp, #28]
 8007f6a:	4621      	mov	r1, r4
 8007f6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f70:	3b30      	subs	r3, #48	; 0x30
 8007f72:	2b09      	cmp	r3, #9
 8007f74:	d94e      	bls.n	8008014 <_vfiprintf_r+0x1c4>
 8007f76:	b1b0      	cbz	r0, 8007fa6 <_vfiprintf_r+0x156>
 8007f78:	9207      	str	r2, [sp, #28]
 8007f7a:	e014      	b.n	8007fa6 <_vfiprintf_r+0x156>
 8007f7c:	eba0 0308 	sub.w	r3, r0, r8
 8007f80:	fa09 f303 	lsl.w	r3, r9, r3
 8007f84:	4313      	orrs	r3, r2
 8007f86:	46a2      	mov	sl, r4
 8007f88:	9304      	str	r3, [sp, #16]
 8007f8a:	e7d2      	b.n	8007f32 <_vfiprintf_r+0xe2>
 8007f8c:	9b03      	ldr	r3, [sp, #12]
 8007f8e:	1d19      	adds	r1, r3, #4
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	9103      	str	r1, [sp, #12]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	bfbb      	ittet	lt
 8007f98:	425b      	neglt	r3, r3
 8007f9a:	f042 0202 	orrlt.w	r2, r2, #2
 8007f9e:	9307      	strge	r3, [sp, #28]
 8007fa0:	9307      	strlt	r3, [sp, #28]
 8007fa2:	bfb8      	it	lt
 8007fa4:	9204      	strlt	r2, [sp, #16]
 8007fa6:	7823      	ldrb	r3, [r4, #0]
 8007fa8:	2b2e      	cmp	r3, #46	; 0x2e
 8007faa:	d10c      	bne.n	8007fc6 <_vfiprintf_r+0x176>
 8007fac:	7863      	ldrb	r3, [r4, #1]
 8007fae:	2b2a      	cmp	r3, #42	; 0x2a
 8007fb0:	d135      	bne.n	800801e <_vfiprintf_r+0x1ce>
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	3402      	adds	r4, #2
 8007fb6:	1d1a      	adds	r2, r3, #4
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	9203      	str	r2, [sp, #12]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	bfb8      	it	lt
 8007fc0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fc4:	9305      	str	r3, [sp, #20]
 8007fc6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80080a0 <_vfiprintf_r+0x250>
 8007fca:	2203      	movs	r2, #3
 8007fcc:	4650      	mov	r0, sl
 8007fce:	7821      	ldrb	r1, [r4, #0]
 8007fd0:	f000 fce8 	bl	80089a4 <memchr>
 8007fd4:	b140      	cbz	r0, 8007fe8 <_vfiprintf_r+0x198>
 8007fd6:	2340      	movs	r3, #64	; 0x40
 8007fd8:	eba0 000a 	sub.w	r0, r0, sl
 8007fdc:	fa03 f000 	lsl.w	r0, r3, r0
 8007fe0:	9b04      	ldr	r3, [sp, #16]
 8007fe2:	3401      	adds	r4, #1
 8007fe4:	4303      	orrs	r3, r0
 8007fe6:	9304      	str	r3, [sp, #16]
 8007fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fec:	2206      	movs	r2, #6
 8007fee:	482d      	ldr	r0, [pc, #180]	; (80080a4 <_vfiprintf_r+0x254>)
 8007ff0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ff4:	f000 fcd6 	bl	80089a4 <memchr>
 8007ff8:	2800      	cmp	r0, #0
 8007ffa:	d03f      	beq.n	800807c <_vfiprintf_r+0x22c>
 8007ffc:	4b2a      	ldr	r3, [pc, #168]	; (80080a8 <_vfiprintf_r+0x258>)
 8007ffe:	bb1b      	cbnz	r3, 8008048 <_vfiprintf_r+0x1f8>
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	3307      	adds	r3, #7
 8008004:	f023 0307 	bic.w	r3, r3, #7
 8008008:	3308      	adds	r3, #8
 800800a:	9303      	str	r3, [sp, #12]
 800800c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800e:	443b      	add	r3, r7
 8008010:	9309      	str	r3, [sp, #36]	; 0x24
 8008012:	e767      	b.n	8007ee4 <_vfiprintf_r+0x94>
 8008014:	460c      	mov	r4, r1
 8008016:	2001      	movs	r0, #1
 8008018:	fb0c 3202 	mla	r2, ip, r2, r3
 800801c:	e7a5      	b.n	8007f6a <_vfiprintf_r+0x11a>
 800801e:	2300      	movs	r3, #0
 8008020:	f04f 0c0a 	mov.w	ip, #10
 8008024:	4619      	mov	r1, r3
 8008026:	3401      	adds	r4, #1
 8008028:	9305      	str	r3, [sp, #20]
 800802a:	4620      	mov	r0, r4
 800802c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008030:	3a30      	subs	r2, #48	; 0x30
 8008032:	2a09      	cmp	r2, #9
 8008034:	d903      	bls.n	800803e <_vfiprintf_r+0x1ee>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d0c5      	beq.n	8007fc6 <_vfiprintf_r+0x176>
 800803a:	9105      	str	r1, [sp, #20]
 800803c:	e7c3      	b.n	8007fc6 <_vfiprintf_r+0x176>
 800803e:	4604      	mov	r4, r0
 8008040:	2301      	movs	r3, #1
 8008042:	fb0c 2101 	mla	r1, ip, r1, r2
 8008046:	e7f0      	b.n	800802a <_vfiprintf_r+0x1da>
 8008048:	ab03      	add	r3, sp, #12
 800804a:	9300      	str	r3, [sp, #0]
 800804c:	462a      	mov	r2, r5
 800804e:	4630      	mov	r0, r6
 8008050:	4b16      	ldr	r3, [pc, #88]	; (80080ac <_vfiprintf_r+0x25c>)
 8008052:	a904      	add	r1, sp, #16
 8008054:	f3af 8000 	nop.w
 8008058:	4607      	mov	r7, r0
 800805a:	1c78      	adds	r0, r7, #1
 800805c:	d1d6      	bne.n	800800c <_vfiprintf_r+0x1bc>
 800805e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008060:	07d9      	lsls	r1, r3, #31
 8008062:	d405      	bmi.n	8008070 <_vfiprintf_r+0x220>
 8008064:	89ab      	ldrh	r3, [r5, #12]
 8008066:	059a      	lsls	r2, r3, #22
 8008068:	d402      	bmi.n	8008070 <_vfiprintf_r+0x220>
 800806a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800806c:	f000 fc33 	bl	80088d6 <__retarget_lock_release_recursive>
 8008070:	89ab      	ldrh	r3, [r5, #12]
 8008072:	065b      	lsls	r3, r3, #25
 8008074:	f53f af12 	bmi.w	8007e9c <_vfiprintf_r+0x4c>
 8008078:	9809      	ldr	r0, [sp, #36]	; 0x24
 800807a:	e711      	b.n	8007ea0 <_vfiprintf_r+0x50>
 800807c:	ab03      	add	r3, sp, #12
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	462a      	mov	r2, r5
 8008082:	4630      	mov	r0, r6
 8008084:	4b09      	ldr	r3, [pc, #36]	; (80080ac <_vfiprintf_r+0x25c>)
 8008086:	a904      	add	r1, sp, #16
 8008088:	f000 f882 	bl	8008190 <_printf_i>
 800808c:	e7e4      	b.n	8008058 <_vfiprintf_r+0x208>
 800808e:	bf00      	nop
 8008090:	08008f1c 	.word	0x08008f1c
 8008094:	08008f3c 	.word	0x08008f3c
 8008098:	08008efc 	.word	0x08008efc
 800809c:	08008ec8 	.word	0x08008ec8
 80080a0:	08008ece 	.word	0x08008ece
 80080a4:	08008ed2 	.word	0x08008ed2
 80080a8:	00000000 	.word	0x00000000
 80080ac:	08007e2b 	.word	0x08007e2b

080080b0 <_printf_common>:
 80080b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b4:	4616      	mov	r6, r2
 80080b6:	4699      	mov	r9, r3
 80080b8:	688a      	ldr	r2, [r1, #8]
 80080ba:	690b      	ldr	r3, [r1, #16]
 80080bc:	4607      	mov	r7, r0
 80080be:	4293      	cmp	r3, r2
 80080c0:	bfb8      	it	lt
 80080c2:	4613      	movlt	r3, r2
 80080c4:	6033      	str	r3, [r6, #0]
 80080c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80080ca:	460c      	mov	r4, r1
 80080cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80080d0:	b10a      	cbz	r2, 80080d6 <_printf_common+0x26>
 80080d2:	3301      	adds	r3, #1
 80080d4:	6033      	str	r3, [r6, #0]
 80080d6:	6823      	ldr	r3, [r4, #0]
 80080d8:	0699      	lsls	r1, r3, #26
 80080da:	bf42      	ittt	mi
 80080dc:	6833      	ldrmi	r3, [r6, #0]
 80080de:	3302      	addmi	r3, #2
 80080e0:	6033      	strmi	r3, [r6, #0]
 80080e2:	6825      	ldr	r5, [r4, #0]
 80080e4:	f015 0506 	ands.w	r5, r5, #6
 80080e8:	d106      	bne.n	80080f8 <_printf_common+0x48>
 80080ea:	f104 0a19 	add.w	sl, r4, #25
 80080ee:	68e3      	ldr	r3, [r4, #12]
 80080f0:	6832      	ldr	r2, [r6, #0]
 80080f2:	1a9b      	subs	r3, r3, r2
 80080f4:	42ab      	cmp	r3, r5
 80080f6:	dc28      	bgt.n	800814a <_printf_common+0x9a>
 80080f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80080fc:	1e13      	subs	r3, r2, #0
 80080fe:	6822      	ldr	r2, [r4, #0]
 8008100:	bf18      	it	ne
 8008102:	2301      	movne	r3, #1
 8008104:	0692      	lsls	r2, r2, #26
 8008106:	d42d      	bmi.n	8008164 <_printf_common+0xb4>
 8008108:	4649      	mov	r1, r9
 800810a:	4638      	mov	r0, r7
 800810c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008110:	47c0      	blx	r8
 8008112:	3001      	adds	r0, #1
 8008114:	d020      	beq.n	8008158 <_printf_common+0xa8>
 8008116:	6823      	ldr	r3, [r4, #0]
 8008118:	68e5      	ldr	r5, [r4, #12]
 800811a:	f003 0306 	and.w	r3, r3, #6
 800811e:	2b04      	cmp	r3, #4
 8008120:	bf18      	it	ne
 8008122:	2500      	movne	r5, #0
 8008124:	6832      	ldr	r2, [r6, #0]
 8008126:	f04f 0600 	mov.w	r6, #0
 800812a:	68a3      	ldr	r3, [r4, #8]
 800812c:	bf08      	it	eq
 800812e:	1aad      	subeq	r5, r5, r2
 8008130:	6922      	ldr	r2, [r4, #16]
 8008132:	bf08      	it	eq
 8008134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008138:	4293      	cmp	r3, r2
 800813a:	bfc4      	itt	gt
 800813c:	1a9b      	subgt	r3, r3, r2
 800813e:	18ed      	addgt	r5, r5, r3
 8008140:	341a      	adds	r4, #26
 8008142:	42b5      	cmp	r5, r6
 8008144:	d11a      	bne.n	800817c <_printf_common+0xcc>
 8008146:	2000      	movs	r0, #0
 8008148:	e008      	b.n	800815c <_printf_common+0xac>
 800814a:	2301      	movs	r3, #1
 800814c:	4652      	mov	r2, sl
 800814e:	4649      	mov	r1, r9
 8008150:	4638      	mov	r0, r7
 8008152:	47c0      	blx	r8
 8008154:	3001      	adds	r0, #1
 8008156:	d103      	bne.n	8008160 <_printf_common+0xb0>
 8008158:	f04f 30ff 	mov.w	r0, #4294967295
 800815c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008160:	3501      	adds	r5, #1
 8008162:	e7c4      	b.n	80080ee <_printf_common+0x3e>
 8008164:	2030      	movs	r0, #48	; 0x30
 8008166:	18e1      	adds	r1, r4, r3
 8008168:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008172:	4422      	add	r2, r4
 8008174:	3302      	adds	r3, #2
 8008176:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800817a:	e7c5      	b.n	8008108 <_printf_common+0x58>
 800817c:	2301      	movs	r3, #1
 800817e:	4622      	mov	r2, r4
 8008180:	4649      	mov	r1, r9
 8008182:	4638      	mov	r0, r7
 8008184:	47c0      	blx	r8
 8008186:	3001      	adds	r0, #1
 8008188:	d0e6      	beq.n	8008158 <_printf_common+0xa8>
 800818a:	3601      	adds	r6, #1
 800818c:	e7d9      	b.n	8008142 <_printf_common+0x92>
	...

08008190 <_printf_i>:
 8008190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008194:	7e0f      	ldrb	r7, [r1, #24]
 8008196:	4691      	mov	r9, r2
 8008198:	2f78      	cmp	r7, #120	; 0x78
 800819a:	4680      	mov	r8, r0
 800819c:	460c      	mov	r4, r1
 800819e:	469a      	mov	sl, r3
 80081a0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80081a6:	d807      	bhi.n	80081b8 <_printf_i+0x28>
 80081a8:	2f62      	cmp	r7, #98	; 0x62
 80081aa:	d80a      	bhi.n	80081c2 <_printf_i+0x32>
 80081ac:	2f00      	cmp	r7, #0
 80081ae:	f000 80d9 	beq.w	8008364 <_printf_i+0x1d4>
 80081b2:	2f58      	cmp	r7, #88	; 0x58
 80081b4:	f000 80a4 	beq.w	8008300 <_printf_i+0x170>
 80081b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80081c0:	e03a      	b.n	8008238 <_printf_i+0xa8>
 80081c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80081c6:	2b15      	cmp	r3, #21
 80081c8:	d8f6      	bhi.n	80081b8 <_printf_i+0x28>
 80081ca:	a101      	add	r1, pc, #4	; (adr r1, 80081d0 <_printf_i+0x40>)
 80081cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80081d0:	08008229 	.word	0x08008229
 80081d4:	0800823d 	.word	0x0800823d
 80081d8:	080081b9 	.word	0x080081b9
 80081dc:	080081b9 	.word	0x080081b9
 80081e0:	080081b9 	.word	0x080081b9
 80081e4:	080081b9 	.word	0x080081b9
 80081e8:	0800823d 	.word	0x0800823d
 80081ec:	080081b9 	.word	0x080081b9
 80081f0:	080081b9 	.word	0x080081b9
 80081f4:	080081b9 	.word	0x080081b9
 80081f8:	080081b9 	.word	0x080081b9
 80081fc:	0800834b 	.word	0x0800834b
 8008200:	0800826d 	.word	0x0800826d
 8008204:	0800832d 	.word	0x0800832d
 8008208:	080081b9 	.word	0x080081b9
 800820c:	080081b9 	.word	0x080081b9
 8008210:	0800836d 	.word	0x0800836d
 8008214:	080081b9 	.word	0x080081b9
 8008218:	0800826d 	.word	0x0800826d
 800821c:	080081b9 	.word	0x080081b9
 8008220:	080081b9 	.word	0x080081b9
 8008224:	08008335 	.word	0x08008335
 8008228:	682b      	ldr	r3, [r5, #0]
 800822a:	1d1a      	adds	r2, r3, #4
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	602a      	str	r2, [r5, #0]
 8008230:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008234:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008238:	2301      	movs	r3, #1
 800823a:	e0a4      	b.n	8008386 <_printf_i+0x1f6>
 800823c:	6820      	ldr	r0, [r4, #0]
 800823e:	6829      	ldr	r1, [r5, #0]
 8008240:	0606      	lsls	r6, r0, #24
 8008242:	f101 0304 	add.w	r3, r1, #4
 8008246:	d50a      	bpl.n	800825e <_printf_i+0xce>
 8008248:	680e      	ldr	r6, [r1, #0]
 800824a:	602b      	str	r3, [r5, #0]
 800824c:	2e00      	cmp	r6, #0
 800824e:	da03      	bge.n	8008258 <_printf_i+0xc8>
 8008250:	232d      	movs	r3, #45	; 0x2d
 8008252:	4276      	negs	r6, r6
 8008254:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008258:	230a      	movs	r3, #10
 800825a:	485e      	ldr	r0, [pc, #376]	; (80083d4 <_printf_i+0x244>)
 800825c:	e019      	b.n	8008292 <_printf_i+0x102>
 800825e:	680e      	ldr	r6, [r1, #0]
 8008260:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008264:	602b      	str	r3, [r5, #0]
 8008266:	bf18      	it	ne
 8008268:	b236      	sxthne	r6, r6
 800826a:	e7ef      	b.n	800824c <_printf_i+0xbc>
 800826c:	682b      	ldr	r3, [r5, #0]
 800826e:	6820      	ldr	r0, [r4, #0]
 8008270:	1d19      	adds	r1, r3, #4
 8008272:	6029      	str	r1, [r5, #0]
 8008274:	0601      	lsls	r1, r0, #24
 8008276:	d501      	bpl.n	800827c <_printf_i+0xec>
 8008278:	681e      	ldr	r6, [r3, #0]
 800827a:	e002      	b.n	8008282 <_printf_i+0xf2>
 800827c:	0646      	lsls	r6, r0, #25
 800827e:	d5fb      	bpl.n	8008278 <_printf_i+0xe8>
 8008280:	881e      	ldrh	r6, [r3, #0]
 8008282:	2f6f      	cmp	r7, #111	; 0x6f
 8008284:	bf0c      	ite	eq
 8008286:	2308      	moveq	r3, #8
 8008288:	230a      	movne	r3, #10
 800828a:	4852      	ldr	r0, [pc, #328]	; (80083d4 <_printf_i+0x244>)
 800828c:	2100      	movs	r1, #0
 800828e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008292:	6865      	ldr	r5, [r4, #4]
 8008294:	2d00      	cmp	r5, #0
 8008296:	bfa8      	it	ge
 8008298:	6821      	ldrge	r1, [r4, #0]
 800829a:	60a5      	str	r5, [r4, #8]
 800829c:	bfa4      	itt	ge
 800829e:	f021 0104 	bicge.w	r1, r1, #4
 80082a2:	6021      	strge	r1, [r4, #0]
 80082a4:	b90e      	cbnz	r6, 80082aa <_printf_i+0x11a>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	d04d      	beq.n	8008346 <_printf_i+0x1b6>
 80082aa:	4615      	mov	r5, r2
 80082ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80082b0:	fb03 6711 	mls	r7, r3, r1, r6
 80082b4:	5dc7      	ldrb	r7, [r0, r7]
 80082b6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80082ba:	4637      	mov	r7, r6
 80082bc:	42bb      	cmp	r3, r7
 80082be:	460e      	mov	r6, r1
 80082c0:	d9f4      	bls.n	80082ac <_printf_i+0x11c>
 80082c2:	2b08      	cmp	r3, #8
 80082c4:	d10b      	bne.n	80082de <_printf_i+0x14e>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	07de      	lsls	r6, r3, #31
 80082ca:	d508      	bpl.n	80082de <_printf_i+0x14e>
 80082cc:	6923      	ldr	r3, [r4, #16]
 80082ce:	6861      	ldr	r1, [r4, #4]
 80082d0:	4299      	cmp	r1, r3
 80082d2:	bfde      	ittt	le
 80082d4:	2330      	movle	r3, #48	; 0x30
 80082d6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80082da:	f105 35ff 	addle.w	r5, r5, #4294967295
 80082de:	1b52      	subs	r2, r2, r5
 80082e0:	6122      	str	r2, [r4, #16]
 80082e2:	464b      	mov	r3, r9
 80082e4:	4621      	mov	r1, r4
 80082e6:	4640      	mov	r0, r8
 80082e8:	f8cd a000 	str.w	sl, [sp]
 80082ec:	aa03      	add	r2, sp, #12
 80082ee:	f7ff fedf 	bl	80080b0 <_printf_common>
 80082f2:	3001      	adds	r0, #1
 80082f4:	d14c      	bne.n	8008390 <_printf_i+0x200>
 80082f6:	f04f 30ff 	mov.w	r0, #4294967295
 80082fa:	b004      	add	sp, #16
 80082fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008300:	4834      	ldr	r0, [pc, #208]	; (80083d4 <_printf_i+0x244>)
 8008302:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008306:	6829      	ldr	r1, [r5, #0]
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	f851 6b04 	ldr.w	r6, [r1], #4
 800830e:	6029      	str	r1, [r5, #0]
 8008310:	061d      	lsls	r5, r3, #24
 8008312:	d514      	bpl.n	800833e <_printf_i+0x1ae>
 8008314:	07df      	lsls	r7, r3, #31
 8008316:	bf44      	itt	mi
 8008318:	f043 0320 	orrmi.w	r3, r3, #32
 800831c:	6023      	strmi	r3, [r4, #0]
 800831e:	b91e      	cbnz	r6, 8008328 <_printf_i+0x198>
 8008320:	6823      	ldr	r3, [r4, #0]
 8008322:	f023 0320 	bic.w	r3, r3, #32
 8008326:	6023      	str	r3, [r4, #0]
 8008328:	2310      	movs	r3, #16
 800832a:	e7af      	b.n	800828c <_printf_i+0xfc>
 800832c:	6823      	ldr	r3, [r4, #0]
 800832e:	f043 0320 	orr.w	r3, r3, #32
 8008332:	6023      	str	r3, [r4, #0]
 8008334:	2378      	movs	r3, #120	; 0x78
 8008336:	4828      	ldr	r0, [pc, #160]	; (80083d8 <_printf_i+0x248>)
 8008338:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800833c:	e7e3      	b.n	8008306 <_printf_i+0x176>
 800833e:	0659      	lsls	r1, r3, #25
 8008340:	bf48      	it	mi
 8008342:	b2b6      	uxthmi	r6, r6
 8008344:	e7e6      	b.n	8008314 <_printf_i+0x184>
 8008346:	4615      	mov	r5, r2
 8008348:	e7bb      	b.n	80082c2 <_printf_i+0x132>
 800834a:	682b      	ldr	r3, [r5, #0]
 800834c:	6826      	ldr	r6, [r4, #0]
 800834e:	1d18      	adds	r0, r3, #4
 8008350:	6961      	ldr	r1, [r4, #20]
 8008352:	6028      	str	r0, [r5, #0]
 8008354:	0635      	lsls	r5, r6, #24
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	d501      	bpl.n	800835e <_printf_i+0x1ce>
 800835a:	6019      	str	r1, [r3, #0]
 800835c:	e002      	b.n	8008364 <_printf_i+0x1d4>
 800835e:	0670      	lsls	r0, r6, #25
 8008360:	d5fb      	bpl.n	800835a <_printf_i+0x1ca>
 8008362:	8019      	strh	r1, [r3, #0]
 8008364:	2300      	movs	r3, #0
 8008366:	4615      	mov	r5, r2
 8008368:	6123      	str	r3, [r4, #16]
 800836a:	e7ba      	b.n	80082e2 <_printf_i+0x152>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	2100      	movs	r1, #0
 8008370:	1d1a      	adds	r2, r3, #4
 8008372:	602a      	str	r2, [r5, #0]
 8008374:	681d      	ldr	r5, [r3, #0]
 8008376:	6862      	ldr	r2, [r4, #4]
 8008378:	4628      	mov	r0, r5
 800837a:	f000 fb13 	bl	80089a4 <memchr>
 800837e:	b108      	cbz	r0, 8008384 <_printf_i+0x1f4>
 8008380:	1b40      	subs	r0, r0, r5
 8008382:	6060      	str	r0, [r4, #4]
 8008384:	6863      	ldr	r3, [r4, #4]
 8008386:	6123      	str	r3, [r4, #16]
 8008388:	2300      	movs	r3, #0
 800838a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800838e:	e7a8      	b.n	80082e2 <_printf_i+0x152>
 8008390:	462a      	mov	r2, r5
 8008392:	4649      	mov	r1, r9
 8008394:	4640      	mov	r0, r8
 8008396:	6923      	ldr	r3, [r4, #16]
 8008398:	47d0      	blx	sl
 800839a:	3001      	adds	r0, #1
 800839c:	d0ab      	beq.n	80082f6 <_printf_i+0x166>
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	079b      	lsls	r3, r3, #30
 80083a2:	d413      	bmi.n	80083cc <_printf_i+0x23c>
 80083a4:	68e0      	ldr	r0, [r4, #12]
 80083a6:	9b03      	ldr	r3, [sp, #12]
 80083a8:	4298      	cmp	r0, r3
 80083aa:	bfb8      	it	lt
 80083ac:	4618      	movlt	r0, r3
 80083ae:	e7a4      	b.n	80082fa <_printf_i+0x16a>
 80083b0:	2301      	movs	r3, #1
 80083b2:	4632      	mov	r2, r6
 80083b4:	4649      	mov	r1, r9
 80083b6:	4640      	mov	r0, r8
 80083b8:	47d0      	blx	sl
 80083ba:	3001      	adds	r0, #1
 80083bc:	d09b      	beq.n	80082f6 <_printf_i+0x166>
 80083be:	3501      	adds	r5, #1
 80083c0:	68e3      	ldr	r3, [r4, #12]
 80083c2:	9903      	ldr	r1, [sp, #12]
 80083c4:	1a5b      	subs	r3, r3, r1
 80083c6:	42ab      	cmp	r3, r5
 80083c8:	dcf2      	bgt.n	80083b0 <_printf_i+0x220>
 80083ca:	e7eb      	b.n	80083a4 <_printf_i+0x214>
 80083cc:	2500      	movs	r5, #0
 80083ce:	f104 0619 	add.w	r6, r4, #25
 80083d2:	e7f5      	b.n	80083c0 <_printf_i+0x230>
 80083d4:	08008ed9 	.word	0x08008ed9
 80083d8:	08008eea 	.word	0x08008eea

080083dc <__swbuf_r>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	460e      	mov	r6, r1
 80083e0:	4614      	mov	r4, r2
 80083e2:	4605      	mov	r5, r0
 80083e4:	b118      	cbz	r0, 80083ee <__swbuf_r+0x12>
 80083e6:	6983      	ldr	r3, [r0, #24]
 80083e8:	b90b      	cbnz	r3, 80083ee <__swbuf_r+0x12>
 80083ea:	f000 f9d5 	bl	8008798 <__sinit>
 80083ee:	4b21      	ldr	r3, [pc, #132]	; (8008474 <__swbuf_r+0x98>)
 80083f0:	429c      	cmp	r4, r3
 80083f2:	d12b      	bne.n	800844c <__swbuf_r+0x70>
 80083f4:	686c      	ldr	r4, [r5, #4]
 80083f6:	69a3      	ldr	r3, [r4, #24]
 80083f8:	60a3      	str	r3, [r4, #8]
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	071a      	lsls	r2, r3, #28
 80083fe:	d52f      	bpl.n	8008460 <__swbuf_r+0x84>
 8008400:	6923      	ldr	r3, [r4, #16]
 8008402:	b36b      	cbz	r3, 8008460 <__swbuf_r+0x84>
 8008404:	6923      	ldr	r3, [r4, #16]
 8008406:	6820      	ldr	r0, [r4, #0]
 8008408:	b2f6      	uxtb	r6, r6
 800840a:	1ac0      	subs	r0, r0, r3
 800840c:	6963      	ldr	r3, [r4, #20]
 800840e:	4637      	mov	r7, r6
 8008410:	4283      	cmp	r3, r0
 8008412:	dc04      	bgt.n	800841e <__swbuf_r+0x42>
 8008414:	4621      	mov	r1, r4
 8008416:	4628      	mov	r0, r5
 8008418:	f000 f92a 	bl	8008670 <_fflush_r>
 800841c:	bb30      	cbnz	r0, 800846c <__swbuf_r+0x90>
 800841e:	68a3      	ldr	r3, [r4, #8]
 8008420:	3001      	adds	r0, #1
 8008422:	3b01      	subs	r3, #1
 8008424:	60a3      	str	r3, [r4, #8]
 8008426:	6823      	ldr	r3, [r4, #0]
 8008428:	1c5a      	adds	r2, r3, #1
 800842a:	6022      	str	r2, [r4, #0]
 800842c:	701e      	strb	r6, [r3, #0]
 800842e:	6963      	ldr	r3, [r4, #20]
 8008430:	4283      	cmp	r3, r0
 8008432:	d004      	beq.n	800843e <__swbuf_r+0x62>
 8008434:	89a3      	ldrh	r3, [r4, #12]
 8008436:	07db      	lsls	r3, r3, #31
 8008438:	d506      	bpl.n	8008448 <__swbuf_r+0x6c>
 800843a:	2e0a      	cmp	r6, #10
 800843c:	d104      	bne.n	8008448 <__swbuf_r+0x6c>
 800843e:	4621      	mov	r1, r4
 8008440:	4628      	mov	r0, r5
 8008442:	f000 f915 	bl	8008670 <_fflush_r>
 8008446:	b988      	cbnz	r0, 800846c <__swbuf_r+0x90>
 8008448:	4638      	mov	r0, r7
 800844a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800844c:	4b0a      	ldr	r3, [pc, #40]	; (8008478 <__swbuf_r+0x9c>)
 800844e:	429c      	cmp	r4, r3
 8008450:	d101      	bne.n	8008456 <__swbuf_r+0x7a>
 8008452:	68ac      	ldr	r4, [r5, #8]
 8008454:	e7cf      	b.n	80083f6 <__swbuf_r+0x1a>
 8008456:	4b09      	ldr	r3, [pc, #36]	; (800847c <__swbuf_r+0xa0>)
 8008458:	429c      	cmp	r4, r3
 800845a:	bf08      	it	eq
 800845c:	68ec      	ldreq	r4, [r5, #12]
 800845e:	e7ca      	b.n	80083f6 <__swbuf_r+0x1a>
 8008460:	4621      	mov	r1, r4
 8008462:	4628      	mov	r0, r5
 8008464:	f000 f80c 	bl	8008480 <__swsetup_r>
 8008468:	2800      	cmp	r0, #0
 800846a:	d0cb      	beq.n	8008404 <__swbuf_r+0x28>
 800846c:	f04f 37ff 	mov.w	r7, #4294967295
 8008470:	e7ea      	b.n	8008448 <__swbuf_r+0x6c>
 8008472:	bf00      	nop
 8008474:	08008f1c 	.word	0x08008f1c
 8008478:	08008f3c 	.word	0x08008f3c
 800847c:	08008efc 	.word	0x08008efc

08008480 <__swsetup_r>:
 8008480:	4b32      	ldr	r3, [pc, #200]	; (800854c <__swsetup_r+0xcc>)
 8008482:	b570      	push	{r4, r5, r6, lr}
 8008484:	681d      	ldr	r5, [r3, #0]
 8008486:	4606      	mov	r6, r0
 8008488:	460c      	mov	r4, r1
 800848a:	b125      	cbz	r5, 8008496 <__swsetup_r+0x16>
 800848c:	69ab      	ldr	r3, [r5, #24]
 800848e:	b913      	cbnz	r3, 8008496 <__swsetup_r+0x16>
 8008490:	4628      	mov	r0, r5
 8008492:	f000 f981 	bl	8008798 <__sinit>
 8008496:	4b2e      	ldr	r3, [pc, #184]	; (8008550 <__swsetup_r+0xd0>)
 8008498:	429c      	cmp	r4, r3
 800849a:	d10f      	bne.n	80084bc <__swsetup_r+0x3c>
 800849c:	686c      	ldr	r4, [r5, #4]
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80084a4:	0719      	lsls	r1, r3, #28
 80084a6:	d42c      	bmi.n	8008502 <__swsetup_r+0x82>
 80084a8:	06dd      	lsls	r5, r3, #27
 80084aa:	d411      	bmi.n	80084d0 <__swsetup_r+0x50>
 80084ac:	2309      	movs	r3, #9
 80084ae:	6033      	str	r3, [r6, #0]
 80084b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80084b4:	f04f 30ff 	mov.w	r0, #4294967295
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	e03e      	b.n	800853a <__swsetup_r+0xba>
 80084bc:	4b25      	ldr	r3, [pc, #148]	; (8008554 <__swsetup_r+0xd4>)
 80084be:	429c      	cmp	r4, r3
 80084c0:	d101      	bne.n	80084c6 <__swsetup_r+0x46>
 80084c2:	68ac      	ldr	r4, [r5, #8]
 80084c4:	e7eb      	b.n	800849e <__swsetup_r+0x1e>
 80084c6:	4b24      	ldr	r3, [pc, #144]	; (8008558 <__swsetup_r+0xd8>)
 80084c8:	429c      	cmp	r4, r3
 80084ca:	bf08      	it	eq
 80084cc:	68ec      	ldreq	r4, [r5, #12]
 80084ce:	e7e6      	b.n	800849e <__swsetup_r+0x1e>
 80084d0:	0758      	lsls	r0, r3, #29
 80084d2:	d512      	bpl.n	80084fa <__swsetup_r+0x7a>
 80084d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084d6:	b141      	cbz	r1, 80084ea <__swsetup_r+0x6a>
 80084d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084dc:	4299      	cmp	r1, r3
 80084de:	d002      	beq.n	80084e6 <__swsetup_r+0x66>
 80084e0:	4630      	mov	r0, r6
 80084e2:	f000 fa6d 	bl	80089c0 <_free_r>
 80084e6:	2300      	movs	r3, #0
 80084e8:	6363      	str	r3, [r4, #52]	; 0x34
 80084ea:	89a3      	ldrh	r3, [r4, #12]
 80084ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80084f0:	81a3      	strh	r3, [r4, #12]
 80084f2:	2300      	movs	r3, #0
 80084f4:	6063      	str	r3, [r4, #4]
 80084f6:	6923      	ldr	r3, [r4, #16]
 80084f8:	6023      	str	r3, [r4, #0]
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	f043 0308 	orr.w	r3, r3, #8
 8008500:	81a3      	strh	r3, [r4, #12]
 8008502:	6923      	ldr	r3, [r4, #16]
 8008504:	b94b      	cbnz	r3, 800851a <__swsetup_r+0x9a>
 8008506:	89a3      	ldrh	r3, [r4, #12]
 8008508:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800850c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008510:	d003      	beq.n	800851a <__swsetup_r+0x9a>
 8008512:	4621      	mov	r1, r4
 8008514:	4630      	mov	r0, r6
 8008516:	f000 fa05 	bl	8008924 <__smakebuf_r>
 800851a:	89a0      	ldrh	r0, [r4, #12]
 800851c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008520:	f010 0301 	ands.w	r3, r0, #1
 8008524:	d00a      	beq.n	800853c <__swsetup_r+0xbc>
 8008526:	2300      	movs	r3, #0
 8008528:	60a3      	str	r3, [r4, #8]
 800852a:	6963      	ldr	r3, [r4, #20]
 800852c:	425b      	negs	r3, r3
 800852e:	61a3      	str	r3, [r4, #24]
 8008530:	6923      	ldr	r3, [r4, #16]
 8008532:	b943      	cbnz	r3, 8008546 <__swsetup_r+0xc6>
 8008534:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008538:	d1ba      	bne.n	80084b0 <__swsetup_r+0x30>
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	0781      	lsls	r1, r0, #30
 800853e:	bf58      	it	pl
 8008540:	6963      	ldrpl	r3, [r4, #20]
 8008542:	60a3      	str	r3, [r4, #8]
 8008544:	e7f4      	b.n	8008530 <__swsetup_r+0xb0>
 8008546:	2000      	movs	r0, #0
 8008548:	e7f7      	b.n	800853a <__swsetup_r+0xba>
 800854a:	bf00      	nop
 800854c:	20000010 	.word	0x20000010
 8008550:	08008f1c 	.word	0x08008f1c
 8008554:	08008f3c 	.word	0x08008f3c
 8008558:	08008efc 	.word	0x08008efc

0800855c <abort>:
 800855c:	2006      	movs	r0, #6
 800855e:	b508      	push	{r3, lr}
 8008560:	f000 fb42 	bl	8008be8 <raise>
 8008564:	2001      	movs	r0, #1
 8008566:	f7fb faf2 	bl	8003b4e <_exit>
	...

0800856c <__sflush_r>:
 800856c:	898a      	ldrh	r2, [r1, #12]
 800856e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008570:	4605      	mov	r5, r0
 8008572:	0710      	lsls	r0, r2, #28
 8008574:	460c      	mov	r4, r1
 8008576:	d457      	bmi.n	8008628 <__sflush_r+0xbc>
 8008578:	684b      	ldr	r3, [r1, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	dc04      	bgt.n	8008588 <__sflush_r+0x1c>
 800857e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008580:	2b00      	cmp	r3, #0
 8008582:	dc01      	bgt.n	8008588 <__sflush_r+0x1c>
 8008584:	2000      	movs	r0, #0
 8008586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800858a:	2e00      	cmp	r6, #0
 800858c:	d0fa      	beq.n	8008584 <__sflush_r+0x18>
 800858e:	2300      	movs	r3, #0
 8008590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008594:	682f      	ldr	r7, [r5, #0]
 8008596:	602b      	str	r3, [r5, #0]
 8008598:	d032      	beq.n	8008600 <__sflush_r+0x94>
 800859a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	075a      	lsls	r2, r3, #29
 80085a0:	d505      	bpl.n	80085ae <__sflush_r+0x42>
 80085a2:	6863      	ldr	r3, [r4, #4]
 80085a4:	1ac0      	subs	r0, r0, r3
 80085a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085a8:	b10b      	cbz	r3, 80085ae <__sflush_r+0x42>
 80085aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085ac:	1ac0      	subs	r0, r0, r3
 80085ae:	2300      	movs	r3, #0
 80085b0:	4602      	mov	r2, r0
 80085b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085b4:	4628      	mov	r0, r5
 80085b6:	6a21      	ldr	r1, [r4, #32]
 80085b8:	47b0      	blx	r6
 80085ba:	1c43      	adds	r3, r0, #1
 80085bc:	89a3      	ldrh	r3, [r4, #12]
 80085be:	d106      	bne.n	80085ce <__sflush_r+0x62>
 80085c0:	6829      	ldr	r1, [r5, #0]
 80085c2:	291d      	cmp	r1, #29
 80085c4:	d82c      	bhi.n	8008620 <__sflush_r+0xb4>
 80085c6:	4a29      	ldr	r2, [pc, #164]	; (800866c <__sflush_r+0x100>)
 80085c8:	40ca      	lsrs	r2, r1
 80085ca:	07d6      	lsls	r6, r2, #31
 80085cc:	d528      	bpl.n	8008620 <__sflush_r+0xb4>
 80085ce:	2200      	movs	r2, #0
 80085d0:	6062      	str	r2, [r4, #4]
 80085d2:	6922      	ldr	r2, [r4, #16]
 80085d4:	04d9      	lsls	r1, r3, #19
 80085d6:	6022      	str	r2, [r4, #0]
 80085d8:	d504      	bpl.n	80085e4 <__sflush_r+0x78>
 80085da:	1c42      	adds	r2, r0, #1
 80085dc:	d101      	bne.n	80085e2 <__sflush_r+0x76>
 80085de:	682b      	ldr	r3, [r5, #0]
 80085e0:	b903      	cbnz	r3, 80085e4 <__sflush_r+0x78>
 80085e2:	6560      	str	r0, [r4, #84]	; 0x54
 80085e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085e6:	602f      	str	r7, [r5, #0]
 80085e8:	2900      	cmp	r1, #0
 80085ea:	d0cb      	beq.n	8008584 <__sflush_r+0x18>
 80085ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085f0:	4299      	cmp	r1, r3
 80085f2:	d002      	beq.n	80085fa <__sflush_r+0x8e>
 80085f4:	4628      	mov	r0, r5
 80085f6:	f000 f9e3 	bl	80089c0 <_free_r>
 80085fa:	2000      	movs	r0, #0
 80085fc:	6360      	str	r0, [r4, #52]	; 0x34
 80085fe:	e7c2      	b.n	8008586 <__sflush_r+0x1a>
 8008600:	6a21      	ldr	r1, [r4, #32]
 8008602:	2301      	movs	r3, #1
 8008604:	4628      	mov	r0, r5
 8008606:	47b0      	blx	r6
 8008608:	1c41      	adds	r1, r0, #1
 800860a:	d1c7      	bne.n	800859c <__sflush_r+0x30>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d0c4      	beq.n	800859c <__sflush_r+0x30>
 8008612:	2b1d      	cmp	r3, #29
 8008614:	d001      	beq.n	800861a <__sflush_r+0xae>
 8008616:	2b16      	cmp	r3, #22
 8008618:	d101      	bne.n	800861e <__sflush_r+0xb2>
 800861a:	602f      	str	r7, [r5, #0]
 800861c:	e7b2      	b.n	8008584 <__sflush_r+0x18>
 800861e:	89a3      	ldrh	r3, [r4, #12]
 8008620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008624:	81a3      	strh	r3, [r4, #12]
 8008626:	e7ae      	b.n	8008586 <__sflush_r+0x1a>
 8008628:	690f      	ldr	r7, [r1, #16]
 800862a:	2f00      	cmp	r7, #0
 800862c:	d0aa      	beq.n	8008584 <__sflush_r+0x18>
 800862e:	0793      	lsls	r3, r2, #30
 8008630:	bf18      	it	ne
 8008632:	2300      	movne	r3, #0
 8008634:	680e      	ldr	r6, [r1, #0]
 8008636:	bf08      	it	eq
 8008638:	694b      	ldreq	r3, [r1, #20]
 800863a:	1bf6      	subs	r6, r6, r7
 800863c:	600f      	str	r7, [r1, #0]
 800863e:	608b      	str	r3, [r1, #8]
 8008640:	2e00      	cmp	r6, #0
 8008642:	dd9f      	ble.n	8008584 <__sflush_r+0x18>
 8008644:	4633      	mov	r3, r6
 8008646:	463a      	mov	r2, r7
 8008648:	4628      	mov	r0, r5
 800864a:	6a21      	ldr	r1, [r4, #32]
 800864c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008650:	47e0      	blx	ip
 8008652:	2800      	cmp	r0, #0
 8008654:	dc06      	bgt.n	8008664 <__sflush_r+0xf8>
 8008656:	89a3      	ldrh	r3, [r4, #12]
 8008658:	f04f 30ff 	mov.w	r0, #4294967295
 800865c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	e790      	b.n	8008586 <__sflush_r+0x1a>
 8008664:	4407      	add	r7, r0
 8008666:	1a36      	subs	r6, r6, r0
 8008668:	e7ea      	b.n	8008640 <__sflush_r+0xd4>
 800866a:	bf00      	nop
 800866c:	20400001 	.word	0x20400001

08008670 <_fflush_r>:
 8008670:	b538      	push	{r3, r4, r5, lr}
 8008672:	690b      	ldr	r3, [r1, #16]
 8008674:	4605      	mov	r5, r0
 8008676:	460c      	mov	r4, r1
 8008678:	b913      	cbnz	r3, 8008680 <_fflush_r+0x10>
 800867a:	2500      	movs	r5, #0
 800867c:	4628      	mov	r0, r5
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	b118      	cbz	r0, 800868a <_fflush_r+0x1a>
 8008682:	6983      	ldr	r3, [r0, #24]
 8008684:	b90b      	cbnz	r3, 800868a <_fflush_r+0x1a>
 8008686:	f000 f887 	bl	8008798 <__sinit>
 800868a:	4b14      	ldr	r3, [pc, #80]	; (80086dc <_fflush_r+0x6c>)
 800868c:	429c      	cmp	r4, r3
 800868e:	d11b      	bne.n	80086c8 <_fflush_r+0x58>
 8008690:	686c      	ldr	r4, [r5, #4]
 8008692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d0ef      	beq.n	800867a <_fflush_r+0xa>
 800869a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800869c:	07d0      	lsls	r0, r2, #31
 800869e:	d404      	bmi.n	80086aa <_fflush_r+0x3a>
 80086a0:	0599      	lsls	r1, r3, #22
 80086a2:	d402      	bmi.n	80086aa <_fflush_r+0x3a>
 80086a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086a6:	f000 f915 	bl	80088d4 <__retarget_lock_acquire_recursive>
 80086aa:	4628      	mov	r0, r5
 80086ac:	4621      	mov	r1, r4
 80086ae:	f7ff ff5d 	bl	800856c <__sflush_r>
 80086b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086b4:	4605      	mov	r5, r0
 80086b6:	07da      	lsls	r2, r3, #31
 80086b8:	d4e0      	bmi.n	800867c <_fflush_r+0xc>
 80086ba:	89a3      	ldrh	r3, [r4, #12]
 80086bc:	059b      	lsls	r3, r3, #22
 80086be:	d4dd      	bmi.n	800867c <_fflush_r+0xc>
 80086c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086c2:	f000 f908 	bl	80088d6 <__retarget_lock_release_recursive>
 80086c6:	e7d9      	b.n	800867c <_fflush_r+0xc>
 80086c8:	4b05      	ldr	r3, [pc, #20]	; (80086e0 <_fflush_r+0x70>)
 80086ca:	429c      	cmp	r4, r3
 80086cc:	d101      	bne.n	80086d2 <_fflush_r+0x62>
 80086ce:	68ac      	ldr	r4, [r5, #8]
 80086d0:	e7df      	b.n	8008692 <_fflush_r+0x22>
 80086d2:	4b04      	ldr	r3, [pc, #16]	; (80086e4 <_fflush_r+0x74>)
 80086d4:	429c      	cmp	r4, r3
 80086d6:	bf08      	it	eq
 80086d8:	68ec      	ldreq	r4, [r5, #12]
 80086da:	e7da      	b.n	8008692 <_fflush_r+0x22>
 80086dc:	08008f1c 	.word	0x08008f1c
 80086e0:	08008f3c 	.word	0x08008f3c
 80086e4:	08008efc 	.word	0x08008efc

080086e8 <std>:
 80086e8:	2300      	movs	r3, #0
 80086ea:	b510      	push	{r4, lr}
 80086ec:	4604      	mov	r4, r0
 80086ee:	e9c0 3300 	strd	r3, r3, [r0]
 80086f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086f6:	6083      	str	r3, [r0, #8]
 80086f8:	8181      	strh	r1, [r0, #12]
 80086fa:	6643      	str	r3, [r0, #100]	; 0x64
 80086fc:	81c2      	strh	r2, [r0, #14]
 80086fe:	6183      	str	r3, [r0, #24]
 8008700:	4619      	mov	r1, r3
 8008702:	2208      	movs	r2, #8
 8008704:	305c      	adds	r0, #92	; 0x5c
 8008706:	f7ff fb73 	bl	8007df0 <memset>
 800870a:	4b05      	ldr	r3, [pc, #20]	; (8008720 <std+0x38>)
 800870c:	6224      	str	r4, [r4, #32]
 800870e:	6263      	str	r3, [r4, #36]	; 0x24
 8008710:	4b04      	ldr	r3, [pc, #16]	; (8008724 <std+0x3c>)
 8008712:	62a3      	str	r3, [r4, #40]	; 0x28
 8008714:	4b04      	ldr	r3, [pc, #16]	; (8008728 <std+0x40>)
 8008716:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008718:	4b04      	ldr	r3, [pc, #16]	; (800872c <std+0x44>)
 800871a:	6323      	str	r3, [r4, #48]	; 0x30
 800871c:	bd10      	pop	{r4, pc}
 800871e:	bf00      	nop
 8008720:	08008c21 	.word	0x08008c21
 8008724:	08008c43 	.word	0x08008c43
 8008728:	08008c7b 	.word	0x08008c7b
 800872c:	08008c9f 	.word	0x08008c9f

08008730 <_cleanup_r>:
 8008730:	4901      	ldr	r1, [pc, #4]	; (8008738 <_cleanup_r+0x8>)
 8008732:	f000 b8af 	b.w	8008894 <_fwalk_reent>
 8008736:	bf00      	nop
 8008738:	08008671 	.word	0x08008671

0800873c <__sfmoreglue>:
 800873c:	2268      	movs	r2, #104	; 0x68
 800873e:	b570      	push	{r4, r5, r6, lr}
 8008740:	1e4d      	subs	r5, r1, #1
 8008742:	4355      	muls	r5, r2
 8008744:	460e      	mov	r6, r1
 8008746:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800874a:	f000 f9a1 	bl	8008a90 <_malloc_r>
 800874e:	4604      	mov	r4, r0
 8008750:	b140      	cbz	r0, 8008764 <__sfmoreglue+0x28>
 8008752:	2100      	movs	r1, #0
 8008754:	e9c0 1600 	strd	r1, r6, [r0]
 8008758:	300c      	adds	r0, #12
 800875a:	60a0      	str	r0, [r4, #8]
 800875c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008760:	f7ff fb46 	bl	8007df0 <memset>
 8008764:	4620      	mov	r0, r4
 8008766:	bd70      	pop	{r4, r5, r6, pc}

08008768 <__sfp_lock_acquire>:
 8008768:	4801      	ldr	r0, [pc, #4]	; (8008770 <__sfp_lock_acquire+0x8>)
 800876a:	f000 b8b3 	b.w	80088d4 <__retarget_lock_acquire_recursive>
 800876e:	bf00      	nop
 8008770:	20000de9 	.word	0x20000de9

08008774 <__sfp_lock_release>:
 8008774:	4801      	ldr	r0, [pc, #4]	; (800877c <__sfp_lock_release+0x8>)
 8008776:	f000 b8ae 	b.w	80088d6 <__retarget_lock_release_recursive>
 800877a:	bf00      	nop
 800877c:	20000de9 	.word	0x20000de9

08008780 <__sinit_lock_acquire>:
 8008780:	4801      	ldr	r0, [pc, #4]	; (8008788 <__sinit_lock_acquire+0x8>)
 8008782:	f000 b8a7 	b.w	80088d4 <__retarget_lock_acquire_recursive>
 8008786:	bf00      	nop
 8008788:	20000dea 	.word	0x20000dea

0800878c <__sinit_lock_release>:
 800878c:	4801      	ldr	r0, [pc, #4]	; (8008794 <__sinit_lock_release+0x8>)
 800878e:	f000 b8a2 	b.w	80088d6 <__retarget_lock_release_recursive>
 8008792:	bf00      	nop
 8008794:	20000dea 	.word	0x20000dea

08008798 <__sinit>:
 8008798:	b510      	push	{r4, lr}
 800879a:	4604      	mov	r4, r0
 800879c:	f7ff fff0 	bl	8008780 <__sinit_lock_acquire>
 80087a0:	69a3      	ldr	r3, [r4, #24]
 80087a2:	b11b      	cbz	r3, 80087ac <__sinit+0x14>
 80087a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087a8:	f7ff bff0 	b.w	800878c <__sinit_lock_release>
 80087ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80087b0:	6523      	str	r3, [r4, #80]	; 0x50
 80087b2:	4b13      	ldr	r3, [pc, #76]	; (8008800 <__sinit+0x68>)
 80087b4:	4a13      	ldr	r2, [pc, #76]	; (8008804 <__sinit+0x6c>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80087ba:	42a3      	cmp	r3, r4
 80087bc:	bf08      	it	eq
 80087be:	2301      	moveq	r3, #1
 80087c0:	4620      	mov	r0, r4
 80087c2:	bf08      	it	eq
 80087c4:	61a3      	streq	r3, [r4, #24]
 80087c6:	f000 f81f 	bl	8008808 <__sfp>
 80087ca:	6060      	str	r0, [r4, #4]
 80087cc:	4620      	mov	r0, r4
 80087ce:	f000 f81b 	bl	8008808 <__sfp>
 80087d2:	60a0      	str	r0, [r4, #8]
 80087d4:	4620      	mov	r0, r4
 80087d6:	f000 f817 	bl	8008808 <__sfp>
 80087da:	2200      	movs	r2, #0
 80087dc:	2104      	movs	r1, #4
 80087de:	60e0      	str	r0, [r4, #12]
 80087e0:	6860      	ldr	r0, [r4, #4]
 80087e2:	f7ff ff81 	bl	80086e8 <std>
 80087e6:	2201      	movs	r2, #1
 80087e8:	2109      	movs	r1, #9
 80087ea:	68a0      	ldr	r0, [r4, #8]
 80087ec:	f7ff ff7c 	bl	80086e8 <std>
 80087f0:	2202      	movs	r2, #2
 80087f2:	2112      	movs	r1, #18
 80087f4:	68e0      	ldr	r0, [r4, #12]
 80087f6:	f7ff ff77 	bl	80086e8 <std>
 80087fa:	2301      	movs	r3, #1
 80087fc:	61a3      	str	r3, [r4, #24]
 80087fe:	e7d1      	b.n	80087a4 <__sinit+0xc>
 8008800:	08008ec4 	.word	0x08008ec4
 8008804:	08008731 	.word	0x08008731

08008808 <__sfp>:
 8008808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800880a:	4607      	mov	r7, r0
 800880c:	f7ff ffac 	bl	8008768 <__sfp_lock_acquire>
 8008810:	4b1e      	ldr	r3, [pc, #120]	; (800888c <__sfp+0x84>)
 8008812:	681e      	ldr	r6, [r3, #0]
 8008814:	69b3      	ldr	r3, [r6, #24]
 8008816:	b913      	cbnz	r3, 800881e <__sfp+0x16>
 8008818:	4630      	mov	r0, r6
 800881a:	f7ff ffbd 	bl	8008798 <__sinit>
 800881e:	3648      	adds	r6, #72	; 0x48
 8008820:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008824:	3b01      	subs	r3, #1
 8008826:	d503      	bpl.n	8008830 <__sfp+0x28>
 8008828:	6833      	ldr	r3, [r6, #0]
 800882a:	b30b      	cbz	r3, 8008870 <__sfp+0x68>
 800882c:	6836      	ldr	r6, [r6, #0]
 800882e:	e7f7      	b.n	8008820 <__sfp+0x18>
 8008830:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008834:	b9d5      	cbnz	r5, 800886c <__sfp+0x64>
 8008836:	4b16      	ldr	r3, [pc, #88]	; (8008890 <__sfp+0x88>)
 8008838:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800883c:	60e3      	str	r3, [r4, #12]
 800883e:	6665      	str	r5, [r4, #100]	; 0x64
 8008840:	f000 f847 	bl	80088d2 <__retarget_lock_init_recursive>
 8008844:	f7ff ff96 	bl	8008774 <__sfp_lock_release>
 8008848:	2208      	movs	r2, #8
 800884a:	4629      	mov	r1, r5
 800884c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008850:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008854:	6025      	str	r5, [r4, #0]
 8008856:	61a5      	str	r5, [r4, #24]
 8008858:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800885c:	f7ff fac8 	bl	8007df0 <memset>
 8008860:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008864:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008868:	4620      	mov	r0, r4
 800886a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800886c:	3468      	adds	r4, #104	; 0x68
 800886e:	e7d9      	b.n	8008824 <__sfp+0x1c>
 8008870:	2104      	movs	r1, #4
 8008872:	4638      	mov	r0, r7
 8008874:	f7ff ff62 	bl	800873c <__sfmoreglue>
 8008878:	4604      	mov	r4, r0
 800887a:	6030      	str	r0, [r6, #0]
 800887c:	2800      	cmp	r0, #0
 800887e:	d1d5      	bne.n	800882c <__sfp+0x24>
 8008880:	f7ff ff78 	bl	8008774 <__sfp_lock_release>
 8008884:	230c      	movs	r3, #12
 8008886:	603b      	str	r3, [r7, #0]
 8008888:	e7ee      	b.n	8008868 <__sfp+0x60>
 800888a:	bf00      	nop
 800888c:	08008ec4 	.word	0x08008ec4
 8008890:	ffff0001 	.word	0xffff0001

08008894 <_fwalk_reent>:
 8008894:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008898:	4606      	mov	r6, r0
 800889a:	4688      	mov	r8, r1
 800889c:	2700      	movs	r7, #0
 800889e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80088a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088a6:	f1b9 0901 	subs.w	r9, r9, #1
 80088aa:	d505      	bpl.n	80088b8 <_fwalk_reent+0x24>
 80088ac:	6824      	ldr	r4, [r4, #0]
 80088ae:	2c00      	cmp	r4, #0
 80088b0:	d1f7      	bne.n	80088a2 <_fwalk_reent+0xe>
 80088b2:	4638      	mov	r0, r7
 80088b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088b8:	89ab      	ldrh	r3, [r5, #12]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d907      	bls.n	80088ce <_fwalk_reent+0x3a>
 80088be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088c2:	3301      	adds	r3, #1
 80088c4:	d003      	beq.n	80088ce <_fwalk_reent+0x3a>
 80088c6:	4629      	mov	r1, r5
 80088c8:	4630      	mov	r0, r6
 80088ca:	47c0      	blx	r8
 80088cc:	4307      	orrs	r7, r0
 80088ce:	3568      	adds	r5, #104	; 0x68
 80088d0:	e7e9      	b.n	80088a6 <_fwalk_reent+0x12>

080088d2 <__retarget_lock_init_recursive>:
 80088d2:	4770      	bx	lr

080088d4 <__retarget_lock_acquire_recursive>:
 80088d4:	4770      	bx	lr

080088d6 <__retarget_lock_release_recursive>:
 80088d6:	4770      	bx	lr

080088d8 <__swhatbuf_r>:
 80088d8:	b570      	push	{r4, r5, r6, lr}
 80088da:	460e      	mov	r6, r1
 80088dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088e0:	4614      	mov	r4, r2
 80088e2:	2900      	cmp	r1, #0
 80088e4:	461d      	mov	r5, r3
 80088e6:	b096      	sub	sp, #88	; 0x58
 80088e8:	da08      	bge.n	80088fc <__swhatbuf_r+0x24>
 80088ea:	2200      	movs	r2, #0
 80088ec:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80088f0:	602a      	str	r2, [r5, #0]
 80088f2:	061a      	lsls	r2, r3, #24
 80088f4:	d410      	bmi.n	8008918 <__swhatbuf_r+0x40>
 80088f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088fa:	e00e      	b.n	800891a <__swhatbuf_r+0x42>
 80088fc:	466a      	mov	r2, sp
 80088fe:	f000 f9f5 	bl	8008cec <_fstat_r>
 8008902:	2800      	cmp	r0, #0
 8008904:	dbf1      	blt.n	80088ea <__swhatbuf_r+0x12>
 8008906:	9a01      	ldr	r2, [sp, #4]
 8008908:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800890c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008910:	425a      	negs	r2, r3
 8008912:	415a      	adcs	r2, r3
 8008914:	602a      	str	r2, [r5, #0]
 8008916:	e7ee      	b.n	80088f6 <__swhatbuf_r+0x1e>
 8008918:	2340      	movs	r3, #64	; 0x40
 800891a:	2000      	movs	r0, #0
 800891c:	6023      	str	r3, [r4, #0]
 800891e:	b016      	add	sp, #88	; 0x58
 8008920:	bd70      	pop	{r4, r5, r6, pc}
	...

08008924 <__smakebuf_r>:
 8008924:	898b      	ldrh	r3, [r1, #12]
 8008926:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008928:	079d      	lsls	r5, r3, #30
 800892a:	4606      	mov	r6, r0
 800892c:	460c      	mov	r4, r1
 800892e:	d507      	bpl.n	8008940 <__smakebuf_r+0x1c>
 8008930:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008934:	6023      	str	r3, [r4, #0]
 8008936:	6123      	str	r3, [r4, #16]
 8008938:	2301      	movs	r3, #1
 800893a:	6163      	str	r3, [r4, #20]
 800893c:	b002      	add	sp, #8
 800893e:	bd70      	pop	{r4, r5, r6, pc}
 8008940:	466a      	mov	r2, sp
 8008942:	ab01      	add	r3, sp, #4
 8008944:	f7ff ffc8 	bl	80088d8 <__swhatbuf_r>
 8008948:	9900      	ldr	r1, [sp, #0]
 800894a:	4605      	mov	r5, r0
 800894c:	4630      	mov	r0, r6
 800894e:	f000 f89f 	bl	8008a90 <_malloc_r>
 8008952:	b948      	cbnz	r0, 8008968 <__smakebuf_r+0x44>
 8008954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008958:	059a      	lsls	r2, r3, #22
 800895a:	d4ef      	bmi.n	800893c <__smakebuf_r+0x18>
 800895c:	f023 0303 	bic.w	r3, r3, #3
 8008960:	f043 0302 	orr.w	r3, r3, #2
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	e7e3      	b.n	8008930 <__smakebuf_r+0xc>
 8008968:	4b0d      	ldr	r3, [pc, #52]	; (80089a0 <__smakebuf_r+0x7c>)
 800896a:	62b3      	str	r3, [r6, #40]	; 0x28
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	6020      	str	r0, [r4, #0]
 8008970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008974:	81a3      	strh	r3, [r4, #12]
 8008976:	9b00      	ldr	r3, [sp, #0]
 8008978:	6120      	str	r0, [r4, #16]
 800897a:	6163      	str	r3, [r4, #20]
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	b15b      	cbz	r3, 8008998 <__smakebuf_r+0x74>
 8008980:	4630      	mov	r0, r6
 8008982:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008986:	f000 f9c3 	bl	8008d10 <_isatty_r>
 800898a:	b128      	cbz	r0, 8008998 <__smakebuf_r+0x74>
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f023 0303 	bic.w	r3, r3, #3
 8008992:	f043 0301 	orr.w	r3, r3, #1
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	89a0      	ldrh	r0, [r4, #12]
 800899a:	4305      	orrs	r5, r0
 800899c:	81a5      	strh	r5, [r4, #12]
 800899e:	e7cd      	b.n	800893c <__smakebuf_r+0x18>
 80089a0:	08008731 	.word	0x08008731

080089a4 <memchr>:
 80089a4:	4603      	mov	r3, r0
 80089a6:	b510      	push	{r4, lr}
 80089a8:	b2c9      	uxtb	r1, r1
 80089aa:	4402      	add	r2, r0
 80089ac:	4293      	cmp	r3, r2
 80089ae:	4618      	mov	r0, r3
 80089b0:	d101      	bne.n	80089b6 <memchr+0x12>
 80089b2:	2000      	movs	r0, #0
 80089b4:	e003      	b.n	80089be <memchr+0x1a>
 80089b6:	7804      	ldrb	r4, [r0, #0]
 80089b8:	3301      	adds	r3, #1
 80089ba:	428c      	cmp	r4, r1
 80089bc:	d1f6      	bne.n	80089ac <memchr+0x8>
 80089be:	bd10      	pop	{r4, pc}

080089c0 <_free_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	4605      	mov	r5, r0
 80089c4:	2900      	cmp	r1, #0
 80089c6:	d040      	beq.n	8008a4a <_free_r+0x8a>
 80089c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089cc:	1f0c      	subs	r4, r1, #4
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	bfb8      	it	lt
 80089d2:	18e4      	addlt	r4, r4, r3
 80089d4:	f000 f9be 	bl	8008d54 <__malloc_lock>
 80089d8:	4a1c      	ldr	r2, [pc, #112]	; (8008a4c <_free_r+0x8c>)
 80089da:	6813      	ldr	r3, [r2, #0]
 80089dc:	b933      	cbnz	r3, 80089ec <_free_r+0x2c>
 80089de:	6063      	str	r3, [r4, #4]
 80089e0:	6014      	str	r4, [r2, #0]
 80089e2:	4628      	mov	r0, r5
 80089e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089e8:	f000 b9ba 	b.w	8008d60 <__malloc_unlock>
 80089ec:	42a3      	cmp	r3, r4
 80089ee:	d908      	bls.n	8008a02 <_free_r+0x42>
 80089f0:	6820      	ldr	r0, [r4, #0]
 80089f2:	1821      	adds	r1, r4, r0
 80089f4:	428b      	cmp	r3, r1
 80089f6:	bf01      	itttt	eq
 80089f8:	6819      	ldreq	r1, [r3, #0]
 80089fa:	685b      	ldreq	r3, [r3, #4]
 80089fc:	1809      	addeq	r1, r1, r0
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	e7ed      	b.n	80089de <_free_r+0x1e>
 8008a02:	461a      	mov	r2, r3
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	b10b      	cbz	r3, 8008a0c <_free_r+0x4c>
 8008a08:	42a3      	cmp	r3, r4
 8008a0a:	d9fa      	bls.n	8008a02 <_free_r+0x42>
 8008a0c:	6811      	ldr	r1, [r2, #0]
 8008a0e:	1850      	adds	r0, r2, r1
 8008a10:	42a0      	cmp	r0, r4
 8008a12:	d10b      	bne.n	8008a2c <_free_r+0x6c>
 8008a14:	6820      	ldr	r0, [r4, #0]
 8008a16:	4401      	add	r1, r0
 8008a18:	1850      	adds	r0, r2, r1
 8008a1a:	4283      	cmp	r3, r0
 8008a1c:	6011      	str	r1, [r2, #0]
 8008a1e:	d1e0      	bne.n	80089e2 <_free_r+0x22>
 8008a20:	6818      	ldr	r0, [r3, #0]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	4401      	add	r1, r0
 8008a26:	6011      	str	r1, [r2, #0]
 8008a28:	6053      	str	r3, [r2, #4]
 8008a2a:	e7da      	b.n	80089e2 <_free_r+0x22>
 8008a2c:	d902      	bls.n	8008a34 <_free_r+0x74>
 8008a2e:	230c      	movs	r3, #12
 8008a30:	602b      	str	r3, [r5, #0]
 8008a32:	e7d6      	b.n	80089e2 <_free_r+0x22>
 8008a34:	6820      	ldr	r0, [r4, #0]
 8008a36:	1821      	adds	r1, r4, r0
 8008a38:	428b      	cmp	r3, r1
 8008a3a:	bf01      	itttt	eq
 8008a3c:	6819      	ldreq	r1, [r3, #0]
 8008a3e:	685b      	ldreq	r3, [r3, #4]
 8008a40:	1809      	addeq	r1, r1, r0
 8008a42:	6021      	streq	r1, [r4, #0]
 8008a44:	6063      	str	r3, [r4, #4]
 8008a46:	6054      	str	r4, [r2, #4]
 8008a48:	e7cb      	b.n	80089e2 <_free_r+0x22>
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	20000dec 	.word	0x20000dec

08008a50 <sbrk_aligned>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	4e0e      	ldr	r6, [pc, #56]	; (8008a8c <sbrk_aligned+0x3c>)
 8008a54:	460c      	mov	r4, r1
 8008a56:	6831      	ldr	r1, [r6, #0]
 8008a58:	4605      	mov	r5, r0
 8008a5a:	b911      	cbnz	r1, 8008a62 <sbrk_aligned+0x12>
 8008a5c:	f000 f88c 	bl	8008b78 <_sbrk_r>
 8008a60:	6030      	str	r0, [r6, #0]
 8008a62:	4621      	mov	r1, r4
 8008a64:	4628      	mov	r0, r5
 8008a66:	f000 f887 	bl	8008b78 <_sbrk_r>
 8008a6a:	1c43      	adds	r3, r0, #1
 8008a6c:	d00a      	beq.n	8008a84 <sbrk_aligned+0x34>
 8008a6e:	1cc4      	adds	r4, r0, #3
 8008a70:	f024 0403 	bic.w	r4, r4, #3
 8008a74:	42a0      	cmp	r0, r4
 8008a76:	d007      	beq.n	8008a88 <sbrk_aligned+0x38>
 8008a78:	1a21      	subs	r1, r4, r0
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 f87c 	bl	8008b78 <_sbrk_r>
 8008a80:	3001      	adds	r0, #1
 8008a82:	d101      	bne.n	8008a88 <sbrk_aligned+0x38>
 8008a84:	f04f 34ff 	mov.w	r4, #4294967295
 8008a88:	4620      	mov	r0, r4
 8008a8a:	bd70      	pop	{r4, r5, r6, pc}
 8008a8c:	20000df0 	.word	0x20000df0

08008a90 <_malloc_r>:
 8008a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a94:	1ccd      	adds	r5, r1, #3
 8008a96:	f025 0503 	bic.w	r5, r5, #3
 8008a9a:	3508      	adds	r5, #8
 8008a9c:	2d0c      	cmp	r5, #12
 8008a9e:	bf38      	it	cc
 8008aa0:	250c      	movcc	r5, #12
 8008aa2:	2d00      	cmp	r5, #0
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	db01      	blt.n	8008aac <_malloc_r+0x1c>
 8008aa8:	42a9      	cmp	r1, r5
 8008aaa:	d905      	bls.n	8008ab8 <_malloc_r+0x28>
 8008aac:	230c      	movs	r3, #12
 8008aae:	2600      	movs	r6, #0
 8008ab0:	603b      	str	r3, [r7, #0]
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ab8:	4e2e      	ldr	r6, [pc, #184]	; (8008b74 <_malloc_r+0xe4>)
 8008aba:	f000 f94b 	bl	8008d54 <__malloc_lock>
 8008abe:	6833      	ldr	r3, [r6, #0]
 8008ac0:	461c      	mov	r4, r3
 8008ac2:	bb34      	cbnz	r4, 8008b12 <_malloc_r+0x82>
 8008ac4:	4629      	mov	r1, r5
 8008ac6:	4638      	mov	r0, r7
 8008ac8:	f7ff ffc2 	bl	8008a50 <sbrk_aligned>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	4604      	mov	r4, r0
 8008ad0:	d14d      	bne.n	8008b6e <_malloc_r+0xde>
 8008ad2:	6834      	ldr	r4, [r6, #0]
 8008ad4:	4626      	mov	r6, r4
 8008ad6:	2e00      	cmp	r6, #0
 8008ad8:	d140      	bne.n	8008b5c <_malloc_r+0xcc>
 8008ada:	6823      	ldr	r3, [r4, #0]
 8008adc:	4631      	mov	r1, r6
 8008ade:	4638      	mov	r0, r7
 8008ae0:	eb04 0803 	add.w	r8, r4, r3
 8008ae4:	f000 f848 	bl	8008b78 <_sbrk_r>
 8008ae8:	4580      	cmp	r8, r0
 8008aea:	d13a      	bne.n	8008b62 <_malloc_r+0xd2>
 8008aec:	6821      	ldr	r1, [r4, #0]
 8008aee:	3503      	adds	r5, #3
 8008af0:	1a6d      	subs	r5, r5, r1
 8008af2:	f025 0503 	bic.w	r5, r5, #3
 8008af6:	3508      	adds	r5, #8
 8008af8:	2d0c      	cmp	r5, #12
 8008afa:	bf38      	it	cc
 8008afc:	250c      	movcc	r5, #12
 8008afe:	4638      	mov	r0, r7
 8008b00:	4629      	mov	r1, r5
 8008b02:	f7ff ffa5 	bl	8008a50 <sbrk_aligned>
 8008b06:	3001      	adds	r0, #1
 8008b08:	d02b      	beq.n	8008b62 <_malloc_r+0xd2>
 8008b0a:	6823      	ldr	r3, [r4, #0]
 8008b0c:	442b      	add	r3, r5
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	e00e      	b.n	8008b30 <_malloc_r+0xa0>
 8008b12:	6822      	ldr	r2, [r4, #0]
 8008b14:	1b52      	subs	r2, r2, r5
 8008b16:	d41e      	bmi.n	8008b56 <_malloc_r+0xc6>
 8008b18:	2a0b      	cmp	r2, #11
 8008b1a:	d916      	bls.n	8008b4a <_malloc_r+0xba>
 8008b1c:	1961      	adds	r1, r4, r5
 8008b1e:	42a3      	cmp	r3, r4
 8008b20:	6025      	str	r5, [r4, #0]
 8008b22:	bf18      	it	ne
 8008b24:	6059      	strne	r1, [r3, #4]
 8008b26:	6863      	ldr	r3, [r4, #4]
 8008b28:	bf08      	it	eq
 8008b2a:	6031      	streq	r1, [r6, #0]
 8008b2c:	5162      	str	r2, [r4, r5]
 8008b2e:	604b      	str	r3, [r1, #4]
 8008b30:	4638      	mov	r0, r7
 8008b32:	f104 060b 	add.w	r6, r4, #11
 8008b36:	f000 f913 	bl	8008d60 <__malloc_unlock>
 8008b3a:	f026 0607 	bic.w	r6, r6, #7
 8008b3e:	1d23      	adds	r3, r4, #4
 8008b40:	1af2      	subs	r2, r6, r3
 8008b42:	d0b6      	beq.n	8008ab2 <_malloc_r+0x22>
 8008b44:	1b9b      	subs	r3, r3, r6
 8008b46:	50a3      	str	r3, [r4, r2]
 8008b48:	e7b3      	b.n	8008ab2 <_malloc_r+0x22>
 8008b4a:	6862      	ldr	r2, [r4, #4]
 8008b4c:	42a3      	cmp	r3, r4
 8008b4e:	bf0c      	ite	eq
 8008b50:	6032      	streq	r2, [r6, #0]
 8008b52:	605a      	strne	r2, [r3, #4]
 8008b54:	e7ec      	b.n	8008b30 <_malloc_r+0xa0>
 8008b56:	4623      	mov	r3, r4
 8008b58:	6864      	ldr	r4, [r4, #4]
 8008b5a:	e7b2      	b.n	8008ac2 <_malloc_r+0x32>
 8008b5c:	4634      	mov	r4, r6
 8008b5e:	6876      	ldr	r6, [r6, #4]
 8008b60:	e7b9      	b.n	8008ad6 <_malloc_r+0x46>
 8008b62:	230c      	movs	r3, #12
 8008b64:	4638      	mov	r0, r7
 8008b66:	603b      	str	r3, [r7, #0]
 8008b68:	f000 f8fa 	bl	8008d60 <__malloc_unlock>
 8008b6c:	e7a1      	b.n	8008ab2 <_malloc_r+0x22>
 8008b6e:	6025      	str	r5, [r4, #0]
 8008b70:	e7de      	b.n	8008b30 <_malloc_r+0xa0>
 8008b72:	bf00      	nop
 8008b74:	20000dec 	.word	0x20000dec

08008b78 <_sbrk_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	4d05      	ldr	r5, [pc, #20]	; (8008b94 <_sbrk_r+0x1c>)
 8008b7e:	4604      	mov	r4, r0
 8008b80:	4608      	mov	r0, r1
 8008b82:	602b      	str	r3, [r5, #0]
 8008b84:	f7fb f856 	bl	8003c34 <_sbrk>
 8008b88:	1c43      	adds	r3, r0, #1
 8008b8a:	d102      	bne.n	8008b92 <_sbrk_r+0x1a>
 8008b8c:	682b      	ldr	r3, [r5, #0]
 8008b8e:	b103      	cbz	r3, 8008b92 <_sbrk_r+0x1a>
 8008b90:	6023      	str	r3, [r4, #0]
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
 8008b94:	20000df4 	.word	0x20000df4

08008b98 <_raise_r>:
 8008b98:	291f      	cmp	r1, #31
 8008b9a:	b538      	push	{r3, r4, r5, lr}
 8008b9c:	4604      	mov	r4, r0
 8008b9e:	460d      	mov	r5, r1
 8008ba0:	d904      	bls.n	8008bac <_raise_r+0x14>
 8008ba2:	2316      	movs	r3, #22
 8008ba4:	6003      	str	r3, [r0, #0]
 8008ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8008baa:	bd38      	pop	{r3, r4, r5, pc}
 8008bac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008bae:	b112      	cbz	r2, 8008bb6 <_raise_r+0x1e>
 8008bb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bb4:	b94b      	cbnz	r3, 8008bca <_raise_r+0x32>
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f000 f830 	bl	8008c1c <_getpid_r>
 8008bbc:	462a      	mov	r2, r5
 8008bbe:	4601      	mov	r1, r0
 8008bc0:	4620      	mov	r0, r4
 8008bc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc6:	f000 b817 	b.w	8008bf8 <_kill_r>
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d00a      	beq.n	8008be4 <_raise_r+0x4c>
 8008bce:	1c59      	adds	r1, r3, #1
 8008bd0:	d103      	bne.n	8008bda <_raise_r+0x42>
 8008bd2:	2316      	movs	r3, #22
 8008bd4:	6003      	str	r3, [r0, #0]
 8008bd6:	2001      	movs	r0, #1
 8008bd8:	e7e7      	b.n	8008baa <_raise_r+0x12>
 8008bda:	2400      	movs	r4, #0
 8008bdc:	4628      	mov	r0, r5
 8008bde:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008be2:	4798      	blx	r3
 8008be4:	2000      	movs	r0, #0
 8008be6:	e7e0      	b.n	8008baa <_raise_r+0x12>

08008be8 <raise>:
 8008be8:	4b02      	ldr	r3, [pc, #8]	; (8008bf4 <raise+0xc>)
 8008bea:	4601      	mov	r1, r0
 8008bec:	6818      	ldr	r0, [r3, #0]
 8008bee:	f7ff bfd3 	b.w	8008b98 <_raise_r>
 8008bf2:	bf00      	nop
 8008bf4:	20000010 	.word	0x20000010

08008bf8 <_kill_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4d06      	ldr	r5, [pc, #24]	; (8008c18 <_kill_r+0x20>)
 8008bfe:	4604      	mov	r4, r0
 8008c00:	4608      	mov	r0, r1
 8008c02:	4611      	mov	r1, r2
 8008c04:	602b      	str	r3, [r5, #0]
 8008c06:	f7fa ff92 	bl	8003b2e <_kill>
 8008c0a:	1c43      	adds	r3, r0, #1
 8008c0c:	d102      	bne.n	8008c14 <_kill_r+0x1c>
 8008c0e:	682b      	ldr	r3, [r5, #0]
 8008c10:	b103      	cbz	r3, 8008c14 <_kill_r+0x1c>
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	bd38      	pop	{r3, r4, r5, pc}
 8008c16:	bf00      	nop
 8008c18:	20000df4 	.word	0x20000df4

08008c1c <_getpid_r>:
 8008c1c:	f7fa bf80 	b.w	8003b20 <_getpid>

08008c20 <__sread>:
 8008c20:	b510      	push	{r4, lr}
 8008c22:	460c      	mov	r4, r1
 8008c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c28:	f000 f8a0 	bl	8008d6c <_read_r>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	bfab      	itete	ge
 8008c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c32:	89a3      	ldrhlt	r3, [r4, #12]
 8008c34:	181b      	addge	r3, r3, r0
 8008c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c3a:	bfac      	ite	ge
 8008c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c3e:	81a3      	strhlt	r3, [r4, #12]
 8008c40:	bd10      	pop	{r4, pc}

08008c42 <__swrite>:
 8008c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c46:	461f      	mov	r7, r3
 8008c48:	898b      	ldrh	r3, [r1, #12]
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	05db      	lsls	r3, r3, #23
 8008c4e:	460c      	mov	r4, r1
 8008c50:	4616      	mov	r6, r2
 8008c52:	d505      	bpl.n	8008c60 <__swrite+0x1e>
 8008c54:	2302      	movs	r3, #2
 8008c56:	2200      	movs	r2, #0
 8008c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c5c:	f000 f868 	bl	8008d30 <_lseek_r>
 8008c60:	89a3      	ldrh	r3, [r4, #12]
 8008c62:	4632      	mov	r2, r6
 8008c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c68:	81a3      	strh	r3, [r4, #12]
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	463b      	mov	r3, r7
 8008c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c76:	f000 b817 	b.w	8008ca8 <_write_r>

08008c7a <__sseek>:
 8008c7a:	b510      	push	{r4, lr}
 8008c7c:	460c      	mov	r4, r1
 8008c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c82:	f000 f855 	bl	8008d30 <_lseek_r>
 8008c86:	1c43      	adds	r3, r0, #1
 8008c88:	89a3      	ldrh	r3, [r4, #12]
 8008c8a:	bf15      	itete	ne
 8008c8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c96:	81a3      	strheq	r3, [r4, #12]
 8008c98:	bf18      	it	ne
 8008c9a:	81a3      	strhne	r3, [r4, #12]
 8008c9c:	bd10      	pop	{r4, pc}

08008c9e <__sclose>:
 8008c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ca2:	f000 b813 	b.w	8008ccc <_close_r>
	...

08008ca8 <_write_r>:
 8008ca8:	b538      	push	{r3, r4, r5, lr}
 8008caa:	4604      	mov	r4, r0
 8008cac:	4608      	mov	r0, r1
 8008cae:	4611      	mov	r1, r2
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	4d05      	ldr	r5, [pc, #20]	; (8008cc8 <_write_r+0x20>)
 8008cb4:	602a      	str	r2, [r5, #0]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	f7fa ff70 	bl	8003b9c <_write>
 8008cbc:	1c43      	adds	r3, r0, #1
 8008cbe:	d102      	bne.n	8008cc6 <_write_r+0x1e>
 8008cc0:	682b      	ldr	r3, [r5, #0]
 8008cc2:	b103      	cbz	r3, 8008cc6 <_write_r+0x1e>
 8008cc4:	6023      	str	r3, [r4, #0]
 8008cc6:	bd38      	pop	{r3, r4, r5, pc}
 8008cc8:	20000df4 	.word	0x20000df4

08008ccc <_close_r>:
 8008ccc:	b538      	push	{r3, r4, r5, lr}
 8008cce:	2300      	movs	r3, #0
 8008cd0:	4d05      	ldr	r5, [pc, #20]	; (8008ce8 <_close_r+0x1c>)
 8008cd2:	4604      	mov	r4, r0
 8008cd4:	4608      	mov	r0, r1
 8008cd6:	602b      	str	r3, [r5, #0]
 8008cd8:	f7fa ff7c 	bl	8003bd4 <_close>
 8008cdc:	1c43      	adds	r3, r0, #1
 8008cde:	d102      	bne.n	8008ce6 <_close_r+0x1a>
 8008ce0:	682b      	ldr	r3, [r5, #0]
 8008ce2:	b103      	cbz	r3, 8008ce6 <_close_r+0x1a>
 8008ce4:	6023      	str	r3, [r4, #0]
 8008ce6:	bd38      	pop	{r3, r4, r5, pc}
 8008ce8:	20000df4 	.word	0x20000df4

08008cec <_fstat_r>:
 8008cec:	b538      	push	{r3, r4, r5, lr}
 8008cee:	2300      	movs	r3, #0
 8008cf0:	4d06      	ldr	r5, [pc, #24]	; (8008d0c <_fstat_r+0x20>)
 8008cf2:	4604      	mov	r4, r0
 8008cf4:	4608      	mov	r0, r1
 8008cf6:	4611      	mov	r1, r2
 8008cf8:	602b      	str	r3, [r5, #0]
 8008cfa:	f7fa ff76 	bl	8003bea <_fstat>
 8008cfe:	1c43      	adds	r3, r0, #1
 8008d00:	d102      	bne.n	8008d08 <_fstat_r+0x1c>
 8008d02:	682b      	ldr	r3, [r5, #0]
 8008d04:	b103      	cbz	r3, 8008d08 <_fstat_r+0x1c>
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	bd38      	pop	{r3, r4, r5, pc}
 8008d0a:	bf00      	nop
 8008d0c:	20000df4 	.word	0x20000df4

08008d10 <_isatty_r>:
 8008d10:	b538      	push	{r3, r4, r5, lr}
 8008d12:	2300      	movs	r3, #0
 8008d14:	4d05      	ldr	r5, [pc, #20]	; (8008d2c <_isatty_r+0x1c>)
 8008d16:	4604      	mov	r4, r0
 8008d18:	4608      	mov	r0, r1
 8008d1a:	602b      	str	r3, [r5, #0]
 8008d1c:	f7fa ff74 	bl	8003c08 <_isatty>
 8008d20:	1c43      	adds	r3, r0, #1
 8008d22:	d102      	bne.n	8008d2a <_isatty_r+0x1a>
 8008d24:	682b      	ldr	r3, [r5, #0]
 8008d26:	b103      	cbz	r3, 8008d2a <_isatty_r+0x1a>
 8008d28:	6023      	str	r3, [r4, #0]
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	20000df4 	.word	0x20000df4

08008d30 <_lseek_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	4604      	mov	r4, r0
 8008d34:	4608      	mov	r0, r1
 8008d36:	4611      	mov	r1, r2
 8008d38:	2200      	movs	r2, #0
 8008d3a:	4d05      	ldr	r5, [pc, #20]	; (8008d50 <_lseek_r+0x20>)
 8008d3c:	602a      	str	r2, [r5, #0]
 8008d3e:	461a      	mov	r2, r3
 8008d40:	f7fa ff6c 	bl	8003c1c <_lseek>
 8008d44:	1c43      	adds	r3, r0, #1
 8008d46:	d102      	bne.n	8008d4e <_lseek_r+0x1e>
 8008d48:	682b      	ldr	r3, [r5, #0]
 8008d4a:	b103      	cbz	r3, 8008d4e <_lseek_r+0x1e>
 8008d4c:	6023      	str	r3, [r4, #0]
 8008d4e:	bd38      	pop	{r3, r4, r5, pc}
 8008d50:	20000df4 	.word	0x20000df4

08008d54 <__malloc_lock>:
 8008d54:	4801      	ldr	r0, [pc, #4]	; (8008d5c <__malloc_lock+0x8>)
 8008d56:	f7ff bdbd 	b.w	80088d4 <__retarget_lock_acquire_recursive>
 8008d5a:	bf00      	nop
 8008d5c:	20000de8 	.word	0x20000de8

08008d60 <__malloc_unlock>:
 8008d60:	4801      	ldr	r0, [pc, #4]	; (8008d68 <__malloc_unlock+0x8>)
 8008d62:	f7ff bdb8 	b.w	80088d6 <__retarget_lock_release_recursive>
 8008d66:	bf00      	nop
 8008d68:	20000de8 	.word	0x20000de8

08008d6c <_read_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4604      	mov	r4, r0
 8008d70:	4608      	mov	r0, r1
 8008d72:	4611      	mov	r1, r2
 8008d74:	2200      	movs	r2, #0
 8008d76:	4d05      	ldr	r5, [pc, #20]	; (8008d8c <_read_r+0x20>)
 8008d78:	602a      	str	r2, [r5, #0]
 8008d7a:	461a      	mov	r2, r3
 8008d7c:	f7fa fef1 	bl	8003b62 <_read>
 8008d80:	1c43      	adds	r3, r0, #1
 8008d82:	d102      	bne.n	8008d8a <_read_r+0x1e>
 8008d84:	682b      	ldr	r3, [r5, #0]
 8008d86:	b103      	cbz	r3, 8008d8a <_read_r+0x1e>
 8008d88:	6023      	str	r3, [r4, #0]
 8008d8a:	bd38      	pop	{r3, r4, r5, pc}
 8008d8c:	20000df4 	.word	0x20000df4

08008d90 <roundf>:
 8008d90:	b508      	push	{r3, lr}
 8008d92:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008d96:	3b7f      	subs	r3, #127	; 0x7f
 8008d98:	2b16      	cmp	r3, #22
 8008d9a:	4601      	mov	r1, r0
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	dc14      	bgt.n	8008dca <roundf+0x3a>
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	da07      	bge.n	8008db4 <roundf+0x24>
 8008da4:	3301      	adds	r3, #1
 8008da6:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8008daa:	d101      	bne.n	8008db0 <roundf+0x20>
 8008dac:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8008db0:	4608      	mov	r0, r1
 8008db2:	bd08      	pop	{r3, pc}
 8008db4:	4808      	ldr	r0, [pc, #32]	; (8008dd8 <roundf+0x48>)
 8008db6:	4118      	asrs	r0, r3
 8008db8:	4201      	tst	r1, r0
 8008dba:	d0f9      	beq.n	8008db0 <roundf+0x20>
 8008dbc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008dc0:	4119      	asrs	r1, r3
 8008dc2:	4411      	add	r1, r2
 8008dc4:	ea21 0100 	bic.w	r1, r1, r0
 8008dc8:	e7f2      	b.n	8008db0 <roundf+0x20>
 8008dca:	2b80      	cmp	r3, #128	; 0x80
 8008dcc:	d1f0      	bne.n	8008db0 <roundf+0x20>
 8008dce:	f7f7 fe4f 	bl	8000a70 <__addsf3>
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	e7ec      	b.n	8008db0 <roundf+0x20>
 8008dd6:	bf00      	nop
 8008dd8:	007fffff 	.word	0x007fffff

08008ddc <_init>:
 8008ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dde:	bf00      	nop
 8008de0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008de2:	bc08      	pop	{r3}
 8008de4:	469e      	mov	lr, r3
 8008de6:	4770      	bx	lr

08008de8 <_fini>:
 8008de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dea:	bf00      	nop
 8008dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dee:	bc08      	pop	{r3}
 8008df0:	469e      	mov	lr, r3
 8008df2:	4770      	bx	lr
