// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// VCS coverage exclude_file
module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue2_UInt2(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input        clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
               reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire [1:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg        wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire       io_deq_valid_0 = io_enq_valid | ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:{16,19}, :297:{24,39}
  wire       do_deq = ~empty & io_deq_ready & io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :264:27, :285:16, :297:{24,39}, :298:17, :300:14
  wire       do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :262:24, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :264:27, :298:17, :300:14
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :298:17, :300:14, :301:{26,35}
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x2 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits = empty ? io_enq_bits : _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :261:25, :293:17, :298:17, :299:19
endmodule

module AXI4Xbar(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [29:0] auto_out_1_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [29:0] auto_out_1_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_0_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_0_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [3:0]  _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire [3:0]  _in_0_rT_11;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _in_0_rT_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire        _portsWOI_in_0_wready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _portsAWOI_in_0_awready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        _portsAROI_in_0_arready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire        nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:{45,82}
  wire        nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:145:45
  wire        _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire        _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [1:0]  _awIn_0_io_deq_bits;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [2:0]  _requestARIO_T_5 = auto_in_araddr[31:29] ^ 3'h5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        requestARIO_0_0 =
    {auto_in_araddr[31], auto_in_araddr[29]} == 2'h0
    | {_requestARIO_T_5[2], _requestARIO_T_5[0]} == 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        requestARIO_0_1 =
    {auto_in_araddr[31], ~(auto_in_araddr[29])} == 2'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [2:0]  _requestAWIO_T_5 = auto_in_awaddr[31:29] ^ 3'h5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        requestAWIO_0_0 =
    {auto_in_awaddr[31], auto_in_awaddr[29]} == 2'h0
    | {_requestAWIO_T_5[2], _requestAWIO_T_5[0]} == 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        requestAWIO_0_1 =
    {auto_in_awaddr[31], ~(auto_in_awaddr[29])} == 2'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        _arFIFOMap_15_T_1 = nodeIn_arready & auto_in_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:145:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_0_T_2 = auto_in_arid == 4'h0 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_15_T_4 = auto_in_rready & in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_0_T_6 =
    _in_0_rT_11 == 4'h0 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_0_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_0_T_22 = arFIFOMap_0_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_15_T_1 = nodeIn_awready & auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:{45,82}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_0_T_2 = auto_in_awid == 4'h0 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_15_T_4 = auto_in_bready & in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_0_T_5 = _in_0_bT_5 == 4'h0 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_0_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_0_T_21 = awFIFOMap_0_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_1_T_2 = auto_in_arid == 4'h1 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_1_T_6 =
    _in_0_rT_11 == 4'h1 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_1_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_1_T_22 = arFIFOMap_1_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_1_T_2 = auto_in_awid == 4'h1 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_1_T_5 = _in_0_bT_5 == 4'h1 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_1_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_1_T_21 = awFIFOMap_1_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_2_T_2 = auto_in_arid == 4'h2 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_2_T_6 =
    _in_0_rT_11 == 4'h2 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_2_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_2_T_22 = arFIFOMap_2_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_2_T_2 = auto_in_awid == 4'h2 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_2_T_5 = _in_0_bT_5 == 4'h2 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_2_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_2_T_21 = awFIFOMap_2_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_3_T_2 = auto_in_arid == 4'h3 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_3_T_6 =
    _in_0_rT_11 == 4'h3 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_3_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_3_T_22 = arFIFOMap_3_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_3_T_2 = auto_in_awid == 4'h3 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_3_T_5 = _in_0_bT_5 == 4'h3 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_3_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_3_T_21 = awFIFOMap_3_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_4_T_2 = auto_in_arid == 4'h4 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_4_T_6 =
    _in_0_rT_11 == 4'h4 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_4_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_4_T_22 = arFIFOMap_4_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_4_T_2 = auto_in_awid == 4'h4 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_4_T_5 = _in_0_bT_5 == 4'h4 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_4_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_4_T_21 = awFIFOMap_4_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_5_T_2 = auto_in_arid == 4'h5 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_5_T_6 =
    _in_0_rT_11 == 4'h5 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_5_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_5_T_22 = arFIFOMap_5_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_5_T_2 = auto_in_awid == 4'h5 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_5_T_5 = _in_0_bT_5 == 4'h5 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_5_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_5_T_21 = awFIFOMap_5_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_6_T_2 = auto_in_arid == 4'h6 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_6_T_6 =
    _in_0_rT_11 == 4'h6 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_6_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_6_T_22 = arFIFOMap_6_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_6_T_2 = auto_in_awid == 4'h6 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_6_T_5 = _in_0_bT_5 == 4'h6 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_6_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_6_T_21 = awFIFOMap_6_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_7_T_2 = auto_in_arid == 4'h7 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_7_T_6 =
    _in_0_rT_11 == 4'h7 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_7_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_7_T_22 = arFIFOMap_7_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_7_T_2 = auto_in_awid == 4'h7 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_7_T_5 = _in_0_bT_5 == 4'h7 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_7_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_7_T_21 = awFIFOMap_7_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_8_T_2 = auto_in_arid == 4'h8 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_8_T_6 =
    _in_0_rT_11 == 4'h8 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_8_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_8_T_22 = arFIFOMap_8_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_8_T_2 = auto_in_awid == 4'h8 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_8_T_5 = _in_0_bT_5 == 4'h8 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_8_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_8_T_21 = awFIFOMap_8_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_9_T_2 = auto_in_arid == 4'h9 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_9_T_6 =
    _in_0_rT_11 == 4'h9 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_9_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_9_T_22 = arFIFOMap_9_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_9_T_2 = auto_in_awid == 4'h9 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_9_T_5 = _in_0_bT_5 == 4'h9 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_9_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_9_T_21 = awFIFOMap_9_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_10_T_2 = auto_in_arid == 4'hA & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_10_T_6 =
    _in_0_rT_11 == 4'hA & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_10_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_10_T_22 = arFIFOMap_10_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_10_T_2 = auto_in_awid == 4'hA & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_10_T_5 = _in_0_bT_5 == 4'hA & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_10_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_10_T_21 = awFIFOMap_10_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_11_T_2 = auto_in_arid == 4'hB & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_11_T_6 =
    _in_0_rT_11 == 4'hB & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_11_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_11_T_22 = arFIFOMap_11_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_11_T_2 = auto_in_awid == 4'hB & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_11_T_5 = _in_0_bT_5 == 4'hB & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_11_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_11_T_21 = awFIFOMap_11_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_12_T_2 = auto_in_arid == 4'hC & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_12_T_6 =
    _in_0_rT_11 == 4'hC & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_12_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_12_T_22 = arFIFOMap_12_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_12_T_2 = auto_in_awid == 4'hC & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_12_T_5 = _in_0_bT_5 == 4'hC & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_12_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_12_T_21 = awFIFOMap_12_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_13_T_2 = auto_in_arid == 4'hD & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_13_T_6 =
    _in_0_rT_11 == 4'hD & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_13_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_13_T_22 = arFIFOMap_13_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_13_T_2 = auto_in_awid == 4'hD & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_13_T_5 = _in_0_bT_5 == 4'hD & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_13_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_13_T_21 = awFIFOMap_13_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_14_T_2 = auto_in_arid == 4'hE & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_14_T_6 =
    _in_0_rT_11 == 4'hE & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_14_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_14_T_22 = arFIFOMap_14_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_14_T_2 = auto_in_awid == 4'hE & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_14_T_5 = _in_0_bT_5 == 4'hE & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_14_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_14_T_21 = awFIFOMap_14_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _arFIFOMap_15_T_2 = (&auto_in_arid) & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _arFIFOMap_15_T_6 =
    (&_in_0_rT_11) & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  arFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         arFIFOMap_15_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _arFIFOMap_15_T_22 = arFIFOMap_15_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire        _awFIFOMap_15_T_2 = (&auto_in_awid) & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire        _awFIFOMap_15_T_5 = (&_in_0_bT_5) & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg  [2:0]  awFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg         awFIFOMap_15_last;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29
  wire        _awFIFOMap_15_T_21 = awFIFOMap_15_count != 3'h7;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:43
  wire [15:0] _GEN =
    {{(arFIFOMap_15_count == 3'h0 | arFIFOMap_15_last == requestARIO_0_1)
        & _arFIFOMap_15_T_22},
     {(arFIFOMap_14_count == 3'h0 | arFIFOMap_14_last == requestARIO_0_1)
        & _arFIFOMap_14_T_22},
     {(arFIFOMap_13_count == 3'h0 | arFIFOMap_13_last == requestARIO_0_1)
        & _arFIFOMap_13_T_22},
     {(arFIFOMap_12_count == 3'h0 | arFIFOMap_12_last == requestARIO_0_1)
        & _arFIFOMap_12_T_22},
     {(arFIFOMap_11_count == 3'h0 | arFIFOMap_11_last == requestARIO_0_1)
        & _arFIFOMap_11_T_22},
     {(arFIFOMap_10_count == 3'h0 | arFIFOMap_10_last == requestARIO_0_1)
        & _arFIFOMap_10_T_22},
     {(arFIFOMap_9_count == 3'h0 | arFIFOMap_9_last == requestARIO_0_1)
        & _arFIFOMap_9_T_22},
     {(arFIFOMap_8_count == 3'h0 | arFIFOMap_8_last == requestARIO_0_1)
        & _arFIFOMap_8_T_22},
     {(arFIFOMap_7_count == 3'h0 | arFIFOMap_7_last == requestARIO_0_1)
        & _arFIFOMap_7_T_22},
     {(arFIFOMap_6_count == 3'h0 | arFIFOMap_6_last == requestARIO_0_1)
        & _arFIFOMap_6_T_22},
     {(arFIFOMap_5_count == 3'h0 | arFIFOMap_5_last == requestARIO_0_1)
        & _arFIFOMap_5_T_22},
     {(arFIFOMap_4_count == 3'h0 | arFIFOMap_4_last == requestARIO_0_1)
        & _arFIFOMap_4_T_22},
     {(arFIFOMap_3_count == 3'h0 | arFIFOMap_3_last == requestARIO_0_1)
        & _arFIFOMap_3_T_22},
     {(arFIFOMap_2_count == 3'h0 | arFIFOMap_2_last == requestARIO_0_1)
        & _arFIFOMap_2_T_22},
     {(arFIFOMap_1_count == 3'h0 | arFIFOMap_1_last == requestARIO_0_1)
        & _arFIFOMap_1_T_22},
     {(arFIFOMap_0_count == 3'h0 | arFIFOMap_0_last == requestARIO_0_1)
        & _arFIFOMap_0_T_22}};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29, :123:43, :126:71, :127:{22,30,44}, :144:45, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        in_0_arvalid = auto_in_arvalid & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:45
  assign nodeIn_arready = _portsAROI_in_0_arready_T_2 & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:144:45, :145:45, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
  wire        _nodeIn_awready_T = latched | _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:57
  wire [15:0] _GEN_0 =
    {{(awFIFOMap_15_count == 3'h0 | awFIFOMap_15_last == requestAWIO_0_1)
        & _awFIFOMap_15_T_21},
     {(awFIFOMap_14_count == 3'h0 | awFIFOMap_14_last == requestAWIO_0_1)
        & _awFIFOMap_14_T_21},
     {(awFIFOMap_13_count == 3'h0 | awFIFOMap_13_last == requestAWIO_0_1)
        & _awFIFOMap_13_T_21},
     {(awFIFOMap_12_count == 3'h0 | awFIFOMap_12_last == requestAWIO_0_1)
        & _awFIFOMap_12_T_21},
     {(awFIFOMap_11_count == 3'h0 | awFIFOMap_11_last == requestAWIO_0_1)
        & _awFIFOMap_11_T_21},
     {(awFIFOMap_10_count == 3'h0 | awFIFOMap_10_last == requestAWIO_0_1)
        & _awFIFOMap_10_T_21},
     {(awFIFOMap_9_count == 3'h0 | awFIFOMap_9_last == requestAWIO_0_1)
        & _awFIFOMap_9_T_21},
     {(awFIFOMap_8_count == 3'h0 | awFIFOMap_8_last == requestAWIO_0_1)
        & _awFIFOMap_8_T_21},
     {(awFIFOMap_7_count == 3'h0 | awFIFOMap_7_last == requestAWIO_0_1)
        & _awFIFOMap_7_T_21},
     {(awFIFOMap_6_count == 3'h0 | awFIFOMap_6_last == requestAWIO_0_1)
        & _awFIFOMap_6_T_21},
     {(awFIFOMap_5_count == 3'h0 | awFIFOMap_5_last == requestAWIO_0_1)
        & _awFIFOMap_5_T_21},
     {(awFIFOMap_4_count == 3'h0 | awFIFOMap_4_last == requestAWIO_0_1)
        & _awFIFOMap_4_T_21},
     {(awFIFOMap_3_count == 3'h0 | awFIFOMap_3_last == requestAWIO_0_1)
        & _awFIFOMap_3_T_21},
     {(awFIFOMap_2_count == 3'h0 | awFIFOMap_2_last == requestAWIO_0_1)
        & _awFIFOMap_2_T_21},
     {(awFIFOMap_1_count == 3'h0 | awFIFOMap_1_last == requestAWIO_0_1)
        & _awFIFOMap_1_T_21},
     {(awFIFOMap_0_count == 3'h0 | awFIFOMap_0_last == requestAWIO_0_1)
        & _awFIFOMap_0_T_21}};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29, :123:43, :126:71, :127:{22,30,44}, :153:82, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        in_0_awvalid =
    auto_in_awvalid & _nodeIn_awready_T & _GEN_0[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:{45,57,82}
  assign nodeIn_awready =
    _portsAWOI_in_0_awready_T_2 & _nodeIn_awready_T & _GEN_0[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:{57,82}, :154:{45,82}, src/main/scala/chisel3/util/Mux.scala:30:73
  wire        awIn_0_io_enq_valid = auto_in_awvalid & ~latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30, :155:{51,54}
  wire        in_0_wvalid = auto_in_wvalid & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :160:43
  assign _portsAROI_in_0_arready_T_2 =
    requestARIO_0_0 & auto_out_0_arready | requestARIO_0_1 & auto_out_1_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsAWOI_in_0_awready_T_2 =
    requestAWIO_0_0 & auto_out_0_awready | requestAWIO_0_1 & auto_out_1_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsWOI_in_0_wready_T_2 =
    _awIn_0_io_deq_bits[0] & auto_out_0_wready | _awIn_0_io_deq_bits[1]
    & auto_out_1_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire        anyValid = auto_out_0_rvalid | auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [1:0]  readys_valid = {auto_out_1_rvalid, auto_out_0_rvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [1:0]  readys_mask;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_out_1_rvalid} | _readys_filter_T_1));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire        prefixOR_1 = readys_readys[0] & auto_out_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire        winner_2_1 = readys_readys[1] & auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  reg         state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg         state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        muxState_2_0 = idle_2 ? prefixOR_1 : state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_rvalid =
    idle_2 ? anyValid : state_2_0 & auto_out_0_rvalid | state_2_1 & auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_2 =
    muxState_2_0 & auto_out_0_rlast | muxState_2_1 & auto_out_1_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_11 =
    (muxState_2_0 ? auto_out_0_rid : 4'h0)
    | (muxState_2_1 ? auto_out_1_rid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  reg         idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire        anyValid_1 = auto_out_0_bvalid | auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [1:0]  readys_valid_1 = {auto_out_1_bvalid, auto_out_0_bvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [1:0]  readys_mask_1;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0]  readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], auto_out_1_bvalid} | _readys_filter_T_3));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire        winner_3_0 = readys_readys_1[0] & auto_out_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire        winner_3_1 = readys_readys_1[1] & auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      if (~reset & ~(~_arFIFOMap_0_T_6 | (|arFIFOMap_0_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | _arFIFOMap_0_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | (|awFIFOMap_0_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | _awFIFOMap_0_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | (|arFIFOMap_1_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | _arFIFOMap_1_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | (|awFIFOMap_1_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | _awFIFOMap_1_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | (|arFIFOMap_2_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | _arFIFOMap_2_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | (|awFIFOMap_2_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | _awFIFOMap_2_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | (|arFIFOMap_3_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | _arFIFOMap_3_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | (|awFIFOMap_3_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | _awFIFOMap_3_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | (|arFIFOMap_4_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | _arFIFOMap_4_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | (|awFIFOMap_4_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | _awFIFOMap_4_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | (|arFIFOMap_5_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | _arFIFOMap_5_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | (|awFIFOMap_5_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | _awFIFOMap_5_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | (|arFIFOMap_6_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | _arFIFOMap_6_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | (|awFIFOMap_6_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | _awFIFOMap_6_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | (|arFIFOMap_7_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | _arFIFOMap_7_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | (|awFIFOMap_7_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | _awFIFOMap_7_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | (|arFIFOMap_8_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | _arFIFOMap_8_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | (|awFIFOMap_8_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | _awFIFOMap_8_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | (|arFIFOMap_9_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | _arFIFOMap_9_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | (|awFIFOMap_9_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | _awFIFOMap_9_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | (|arFIFOMap_10_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | _arFIFOMap_10_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | (|awFIFOMap_10_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | _awFIFOMap_10_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | (|arFIFOMap_11_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | _arFIFOMap_11_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | (|awFIFOMap_11_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | _awFIFOMap_11_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | (|arFIFOMap_12_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | _arFIFOMap_12_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | (|awFIFOMap_12_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | _awFIFOMap_12_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | (|arFIFOMap_13_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | _arFIFOMap_13_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | (|awFIFOMap_13_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | _awFIFOMap_13_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | (|arFIFOMap_14_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | _arFIFOMap_14_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | (|awFIFOMap_14_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | _awFIFOMap_14_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | (|arFIFOMap_15_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | _arFIFOMap_15_T_22)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | (|awFIFOMap_15_count))) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34,43}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | _awFIFOMap_15_T_21)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~prefixOR_1 | ~winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :275:{11,54,57,60}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid | prefixOR_1 | winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~winner_3_0 | ~winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :275:{11,54,57,60}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid_1 | winner_3_0 | winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg         state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_bvalid =
    idle_3 ? anyValid_1 : state_3_0 & auto_out_0_bvalid | state_3_1 & auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_bT_5 =
    (muxState_3_0 ? auto_out_0_bid : 4'h0)
    | (muxState_3_1 ? auto_out_1_bid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_0_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_1_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_1_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_2_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_2_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_3_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_3_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_4_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_4_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_5_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_5_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_6_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_6_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_7_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_7_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_8_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_8_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_9_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_9_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_10_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_10_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_11_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_11_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_12_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_12_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_13_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_13_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_14_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_14_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      arFIFOMap_15_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      awFIFOMap_15_count <= 3'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
      latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
      idle_2 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask <= 2'h3;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_2_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      idle_3 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask_1 <= 2'h3;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_3_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <=
        arFIFOMap_0_count + {2'h0, _arFIFOMap_0_T_2} - {2'h0, _arFIFOMap_0_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_0_count <=
        awFIFOMap_0_count + {2'h0, _awFIFOMap_0_T_2} - {2'h0, _awFIFOMap_0_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_1_count <=
        arFIFOMap_1_count + {2'h0, _arFIFOMap_1_T_2} - {2'h0, _arFIFOMap_1_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_1_count <=
        awFIFOMap_1_count + {2'h0, _awFIFOMap_1_T_2} - {2'h0, _awFIFOMap_1_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_2_count <=
        arFIFOMap_2_count + {2'h0, _arFIFOMap_2_T_2} - {2'h0, _arFIFOMap_2_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_2_count <=
        awFIFOMap_2_count + {2'h0, _awFIFOMap_2_T_2} - {2'h0, _awFIFOMap_2_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_3_count <=
        arFIFOMap_3_count + {2'h0, _arFIFOMap_3_T_2} - {2'h0, _arFIFOMap_3_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_3_count <=
        awFIFOMap_3_count + {2'h0, _awFIFOMap_3_T_2} - {2'h0, _awFIFOMap_3_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_4_count <=
        arFIFOMap_4_count + {2'h0, _arFIFOMap_4_T_2} - {2'h0, _arFIFOMap_4_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_4_count <=
        awFIFOMap_4_count + {2'h0, _awFIFOMap_4_T_2} - {2'h0, _awFIFOMap_4_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_5_count <=
        arFIFOMap_5_count + {2'h0, _arFIFOMap_5_T_2} - {2'h0, _arFIFOMap_5_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_5_count <=
        awFIFOMap_5_count + {2'h0, _awFIFOMap_5_T_2} - {2'h0, _awFIFOMap_5_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_6_count <=
        arFIFOMap_6_count + {2'h0, _arFIFOMap_6_T_2} - {2'h0, _arFIFOMap_6_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_6_count <=
        awFIFOMap_6_count + {2'h0, _awFIFOMap_6_T_2} - {2'h0, _awFIFOMap_6_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_7_count <=
        arFIFOMap_7_count + {2'h0, _arFIFOMap_7_T_2} - {2'h0, _arFIFOMap_7_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_7_count <=
        awFIFOMap_7_count + {2'h0, _awFIFOMap_7_T_2} - {2'h0, _awFIFOMap_7_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_8_count <=
        arFIFOMap_8_count + {2'h0, _arFIFOMap_8_T_2} - {2'h0, _arFIFOMap_8_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_8_count <=
        awFIFOMap_8_count + {2'h0, _awFIFOMap_8_T_2} - {2'h0, _awFIFOMap_8_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_9_count <=
        arFIFOMap_9_count + {2'h0, _arFIFOMap_9_T_2} - {2'h0, _arFIFOMap_9_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_9_count <=
        awFIFOMap_9_count + {2'h0, _awFIFOMap_9_T_2} - {2'h0, _awFIFOMap_9_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_10_count <=
        arFIFOMap_10_count + {2'h0, _arFIFOMap_10_T_2} - {2'h0, _arFIFOMap_10_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_10_count <=
        awFIFOMap_10_count + {2'h0, _awFIFOMap_10_T_2} - {2'h0, _awFIFOMap_10_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_11_count <=
        arFIFOMap_11_count + {2'h0, _arFIFOMap_11_T_2} - {2'h0, _arFIFOMap_11_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_11_count <=
        awFIFOMap_11_count + {2'h0, _awFIFOMap_11_T_2} - {2'h0, _awFIFOMap_11_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_12_count <=
        arFIFOMap_12_count + {2'h0, _arFIFOMap_12_T_2} - {2'h0, _arFIFOMap_12_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_12_count <=
        awFIFOMap_12_count + {2'h0, _awFIFOMap_12_T_2} - {2'h0, _awFIFOMap_12_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_13_count <=
        arFIFOMap_13_count + {2'h0, _arFIFOMap_13_T_2} - {2'h0, _arFIFOMap_13_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_13_count <=
        awFIFOMap_13_count + {2'h0, _awFIFOMap_13_T_2} - {2'h0, _awFIFOMap_13_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_14_count <=
        arFIFOMap_14_count + {2'h0, _arFIFOMap_14_T_2} - {2'h0, _arFIFOMap_14_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_14_count <=
        awFIFOMap_14_count + {2'h0, _awFIFOMap_14_T_2} - {2'h0, _awFIFOMap_14_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_15_count <=
        arFIFOMap_15_count + {2'h0, _arFIFOMap_15_T_2} - {2'h0, _arFIFOMap_15_T_6};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_15_count <=
        awFIFOMap_15_count + {2'h0, _awFIFOMap_15_T_2} - {2'h0, _awFIFOMap_15_T_5};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      latched <=
        ~(_portsAWOI_in_0_awready_T_2 & in_0_awvalid)
        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:{45,82}, :155:51, :156:{36,46}, :157:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      idle_2 <= auto_in_rready & in_0_rvalid | ~anyValid & idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_2 & (|readys_valid)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_2) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_2_0 <= prefixOR_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_2_1 <= winner_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
      idle_3 <= auto_in_bready & in_0_bvalid | ~anyValid_1 & idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_3 & (|readys_valid_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_3) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_3_0 <= winner_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_3_1 <= winner_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
    end
    if (_arFIFOMap_0_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_0_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_0_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_0_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_1_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_1_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_1_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_1_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_2_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_2_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_2_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_2_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_3_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_3_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_3_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_3_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_4_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_4_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_4_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_4_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_5_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_5_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_5_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_5_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_6_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_6_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_6_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_6_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_7_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_7_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_7_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_7_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_8_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_8_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_8_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_8_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_9_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_9_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_9_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_9_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_10_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_10_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_10_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_10_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_11_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_11_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_11_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_11_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_12_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_12_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_12_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_12_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_13_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_13_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_13_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_13_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_14_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_14_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_14_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_14_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_arFIFOMap_15_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:25
      arFIFOMap_15_last <= requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (_awFIFOMap_15_T_2)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:25
      awFIFOMap_15_last <= requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:120:29, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      automatic logic [31:0] _RANDOM[0:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        end	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        arFIFOMap_0_count = _RANDOM[3'h0][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_0_last = _RANDOM[3'h0][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_0_count = _RANDOM[3'h0][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_0_last = _RANDOM[3'h0][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_1_count = _RANDOM[3'h0][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_1_last = _RANDOM[3'h0][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_1_count = _RANDOM[3'h0][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_1_last = _RANDOM[3'h0][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_2_count = _RANDOM[3'h0][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_2_last = _RANDOM[3'h0][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_2_count = _RANDOM[3'h0][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_2_last = _RANDOM[3'h0][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_3_count = _RANDOM[3'h0][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_3_last = _RANDOM[3'h0][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_3_count = _RANDOM[3'h0][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_3_last = _RANDOM[3'h0][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_4_count = _RANDOM[3'h1][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_4_last = _RANDOM[3'h1][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_4_count = _RANDOM[3'h1][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_4_last = _RANDOM[3'h1][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_5_count = _RANDOM[3'h1][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_5_last = _RANDOM[3'h1][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_5_count = _RANDOM[3'h1][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_5_last = _RANDOM[3'h1][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_6_count = _RANDOM[3'h1][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_6_last = _RANDOM[3'h1][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_6_count = _RANDOM[3'h1][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_6_last = _RANDOM[3'h1][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_7_count = _RANDOM[3'h1][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_7_last = _RANDOM[3'h1][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_7_count = _RANDOM[3'h1][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_7_last = _RANDOM[3'h1][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_8_count = _RANDOM[3'h2][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_8_last = _RANDOM[3'h2][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_8_count = _RANDOM[3'h2][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_8_last = _RANDOM[3'h2][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_9_count = _RANDOM[3'h2][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_9_last = _RANDOM[3'h2][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_9_count = _RANDOM[3'h2][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_9_last = _RANDOM[3'h2][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_10_count = _RANDOM[3'h2][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_10_last = _RANDOM[3'h2][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_10_count = _RANDOM[3'h2][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_10_last = _RANDOM[3'h2][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_11_count = _RANDOM[3'h2][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_11_last = _RANDOM[3'h2][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_11_count = _RANDOM[3'h2][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_11_last = _RANDOM[3'h2][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_12_count = _RANDOM[3'h3][2:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_12_last = _RANDOM[3'h3][3];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_12_count = _RANDOM[3'h3][6:4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_12_last = _RANDOM[3'h3][7];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_13_count = _RANDOM[3'h3][10:8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_13_last = _RANDOM[3'h3][11];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_13_count = _RANDOM[3'h3][14:12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_13_last = _RANDOM[3'h3][15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_14_count = _RANDOM[3'h3][18:16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_14_last = _RANDOM[3'h3][19];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_14_count = _RANDOM[3'h3][22:20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_14_last = _RANDOM[3'h3][23];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        arFIFOMap_15_count = _RANDOM[3'h3][26:24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_15_last = _RANDOM[3'h3][27];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        awFIFOMap_15_count = _RANDOM[3'h3][30:28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_15_last = _RANDOM[3'h3][31];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34, :120:29
        latched = _RANDOM[3'h4][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30
        idle_2 = _RANDOM[3'h4][9];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask = _RANDOM[3'h4][11:10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_2_0 = _RANDOM[3'h4][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_2_1 = _RANDOM[3'h4][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        idle_3 = _RANDOM[3'h4][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask_1 = _RANDOM[3'h4][16:15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[3'h4][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_3_1 = _RANDOM[3'h4][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt2 awIn_0 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_enq_valid (awIn_0_io_enq_valid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:155:51
    .io_enq_bits  ({requestAWIO_0_1, requestAWIO_0_0}),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, :79:75, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .io_deq_ready (auto_in_wvalid & auto_in_wlast & _portsWOI_in_0_wready_T_2),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  assign auto_in_awready = nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :154:{45,82}
  assign auto_in_wready = _portsWOI_in_0_wready_T_2 & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :161:43, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bvalid = in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_bid = _in_0_bT_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bresp =
    (muxState_3_0 ? auto_out_0_bresp : 2'h0)
    | (muxState_3_1 ? auto_out_1_bresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_arready = nodeIn_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :145:45
  assign auto_in_rvalid = in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_rid = _in_0_rT_11;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rdata =
    (muxState_2_0 ? auto_out_0_rdata : 32'h0)
    | (muxState_2_1 ? auto_out_1_rdata : 32'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rresp =
    (muxState_2_0 ? auto_out_0_rresp : 2'h0)
    | (muxState_2_1 ? auto_out_1_rresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rlast = _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_1_awvalid = in_0_awvalid & requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :153:{45,82}, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_awaddr = auto_in_awaddr[29:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_awlen = auto_in_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_awburst = auto_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_1_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_bready = auto_in_bready & (idle_3 ? readys_readys_1[1] : state_3_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_1_arvalid = in_0_arvalid & requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :144:45, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_araddr = auto_in_araddr[29:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_arlen = auto_in_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_arburst = auto_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_rready = auto_in_rready & (idle_2 ? readys_readys[1] : state_2_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_awvalid = in_0_awvalid & requestAWIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :153:{45,82}, :241:40
  assign auto_out_0_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awlen = auto_in_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awburst = auto_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_0_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_bready = auto_in_bready & (idle_3 ? readys_readys_1[0] : state_3_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_arvalid = in_0_arvalid & requestARIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :144:45, :241:40
  assign auto_out_0_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_arlen = auto_in_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_arburst = auto_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_rready = auto_in_rready & (idle_2 ? readys_readys[0] : state_2_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
endmodule

module AXI4Xbar_1(	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_1_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_1_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_rresp	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [3:0] _in_0_bT_5;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire [3:0] _in_0_rT_11;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _in_0_rT_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22
  wire       _portsWOI_in_0_wready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAWOI_in_0_awready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _portsAROI_in_0_arready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  wire       nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45
  wire       _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire       _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [1:0] _awIn_0_io_deq_bits;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  wire [3:0] _GEN = auto_in_araddr[28:25] ^ 4'h9;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire       requestARIO_0_0 =
    {auto_in_araddr[31:28], auto_in_araddr[25]} == 5'h0
    | {auto_in_araddr[31:29], _GEN[3], _GEN[0]} == 5'h0
    | {auto_in_araddr[31:28] ^ 4'hA,
       auto_in_araddr[25],
       auto_in_araddr[15:4]} == 17'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestARIO_0_1 =
    {auto_in_araddr[31:29],
     ~(auto_in_araddr[28]),
     auto_in_araddr[25]} == 5'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [3:0] _GEN_0 = auto_in_awaddr[28:25] ^ 4'h9;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire       requestAWIO_0_0 =
    {auto_in_awaddr[31:28], auto_in_awaddr[25]} == 5'h0
    | {auto_in_awaddr[31:29], _GEN_0[3], _GEN_0[0]} == 5'h0
    | {auto_in_awaddr[31:28] ^ 4'hA,
       auto_in_awaddr[25],
       auto_in_awaddr[15:4]} == 17'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       requestAWIO_0_1 =
    {auto_in_awaddr[31:29],
     ~(auto_in_awaddr[28]),
     auto_in_awaddr[25]} == 5'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire       _arFIFOMap_15_T_1 = _portsAROI_in_0_arready_T_2 & auto_in_arvalid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       _arFIFOMap_0_T_2 = auto_in_arid == 4'h0 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_4 = auto_in_rready & in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_0_T_6 =
    _in_0_rT_11 == 4'h0 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_15_T_1 = nodeIn_awready & auto_in_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:154:45, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_2 = auto_in_awid == 4'h0 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_4 = auto_in_bready & in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_0_T_5 = _in_0_bT_5 == 4'h0 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_0_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_1_T_2 = auto_in_arid == 4'h1 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_1_T_6 =
    _in_0_rT_11 == 4'h1 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_1_T_2 = auto_in_awid == 4'h1 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_1_T_5 = _in_0_bT_5 == 4'h1 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_1_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_2_T_2 = auto_in_arid == 4'h2 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_2_T_6 =
    _in_0_rT_11 == 4'h2 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_2_T_2 = auto_in_awid == 4'h2 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_2_T_5 = _in_0_bT_5 == 4'h2 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_2_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_3_T_2 = auto_in_arid == 4'h3 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_3_T_6 =
    _in_0_rT_11 == 4'h3 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_3_T_2 = auto_in_awid == 4'h3 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_3_T_5 = _in_0_bT_5 == 4'h3 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_3_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_4_T_2 = auto_in_arid == 4'h4 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_4_T_6 =
    _in_0_rT_11 == 4'h4 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_4_T_2 = auto_in_awid == 4'h4 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_4_T_5 = _in_0_bT_5 == 4'h4 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_4_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_5_T_2 = auto_in_arid == 4'h5 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_5_T_6 =
    _in_0_rT_11 == 4'h5 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_5_T_2 = auto_in_awid == 4'h5 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_5_T_5 = _in_0_bT_5 == 4'h5 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_5_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_6_T_2 = auto_in_arid == 4'h6 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_6_T_6 =
    _in_0_rT_11 == 4'h6 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_6_T_2 = auto_in_awid == 4'h6 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_6_T_5 = _in_0_bT_5 == 4'h6 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_6_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_7_T_2 = auto_in_arid == 4'h7 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_7_T_6 =
    _in_0_rT_11 == 4'h7 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_7_T_2 = auto_in_awid == 4'h7 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_7_T_5 = _in_0_bT_5 == 4'h7 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_7_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_8_T_2 = auto_in_arid == 4'h8 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_8_T_6 =
    _in_0_rT_11 == 4'h8 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_8_T_2 = auto_in_awid == 4'h8 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_8_T_5 = _in_0_bT_5 == 4'h8 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_8_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_9_T_2 = auto_in_arid == 4'h9 & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_9_T_6 =
    _in_0_rT_11 == 4'h9 & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_9_T_2 = auto_in_awid == 4'h9 & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_9_T_5 = _in_0_bT_5 == 4'h9 & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_9_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_10_T_2 = auto_in_arid == 4'hA & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_10_T_6 =
    _in_0_rT_11 == 4'hA & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_10_T_2 = auto_in_awid == 4'hA & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_10_T_5 = _in_0_bT_5 == 4'hA & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_10_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_11_T_2 = auto_in_arid == 4'hB & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_11_T_6 =
    _in_0_rT_11 == 4'hB & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_11_T_2 = auto_in_awid == 4'hB & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_11_T_5 = _in_0_bT_5 == 4'hB & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_11_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_12_T_2 = auto_in_arid == 4'hC & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_12_T_6 =
    _in_0_rT_11 == 4'hC & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_12_T_2 = auto_in_awid == 4'hC & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_12_T_5 = _in_0_bT_5 == 4'hC & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_12_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_13_T_2 = auto_in_arid == 4'hD & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_13_T_6 =
    _in_0_rT_11 == 4'hD & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_13_T_2 = auto_in_awid == 4'hD & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_13_T_5 = _in_0_bT_5 == 4'hD & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_13_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_14_T_2 = auto_in_arid == 4'hE & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_14_T_6 =
    _in_0_rT_11 == 4'hE & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_14_T_2 = auto_in_awid == 4'hE & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_14_T_5 = _in_0_bT_5 == 4'hE & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_14_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _arFIFOMap_15_T_2 = (&auto_in_arid) & _arFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:134:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _arFIFOMap_15_T_6 =
    (&_in_0_rT_11) & _arFIFOMap_15_T_4 & _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:135:{19,24,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        arFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  wire       _awFIFOMap_15_T_2 = (&auto_in_awid) & _awFIFOMap_15_T_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:138:{20,25}, src/main/scala/chisel3/util/Decoupled.scala:51:35
  wire       _awFIFOMap_15_T_5 = (&_in_0_bT_5) & _awFIFOMap_15_T_4;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:139:{19,24}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        awFIFOMap_15_count;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
  reg        latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
  wire       _nodeIn_awready_T = latched | _awIn_0_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:57
  wire       in_0_awvalid = auto_in_awvalid & _nodeIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:{45,57}
  assign nodeIn_awready = _portsAWOI_in_0_awready_T_2 & _nodeIn_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:153:57, :154:45, src/main/scala/chisel3/util/Mux.scala:30:73
  wire       awIn_0_io_enq_valid = auto_in_awvalid & ~latched;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30, :155:{51,54}
  wire       in_0_wvalid = auto_in_wvalid & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :160:43
  assign _portsAROI_in_0_arready_T_2 =
    requestARIO_0_0 & auto_out_0_arready | requestARIO_0_1 & auto_out_1_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsAWOI_in_0_awready_T_2 =
    requestAWIO_0_0 & auto_out_0_awready | requestAWIO_0_1 & auto_out_1_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _portsWOI_in_0_wready_T_2 =
    _awIn_0_io_deq_bits[0] & auto_out_0_wready | _awIn_0_io_deq_bits[1]
    & auto_out_1_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :80:73, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire       anyValid = auto_out_0_rvalid | auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [1:0] readys_valid = {auto_out_1_rvalid, auto_out_0_rvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [1:0] readys_mask;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0] _readys_filter_T_1 = readys_valid & ~readys_mask;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0] readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_out_1_rvalid} | _readys_filter_T_1));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire       prefixOR_1 = readys_readys[0] & auto_out_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_2_1 = readys_readys[1] & auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  reg        state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg        state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire       muxState_2_0 = idle_2 ? prefixOR_1 : state_2_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire       muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_rvalid =
    idle_2 ? anyValid : state_2_0 & auto_out_0_rvalid | state_2_1 & auto_out_1_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_2 = muxState_2_0 | muxState_2_1 & auto_out_1_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_rT_11 =
    (muxState_2_0 ? auto_out_0_rid : 4'h0)
    | (muxState_2_1 ? auto_out_1_rid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  reg        idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
  wire       anyValid_1 = auto_out_0_bvalid | auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36
  wire [1:0] readys_valid_1 = {auto_out_1_bvalid, auto_out_0_bvalid};	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49
  reg  [1:0] readys_mask_1;	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0] _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}
  wire [1:0] readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], auto_out_1_bvalid} | _readys_filter_T_3));	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, rocket-chip/src/main/scala/util/package.scala:262:43
  wire       winner_3_0 = readys_readys_1[0] & auto_out_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  wire       winner_3_1 = readys_readys_1[1] & auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:73, :269:67, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      if (~reset & ~(~_arFIFOMap_0_T_6 | arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_0_T_2 | ~arFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_5 | awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_0_T_2 | ~awFIFOMap_0_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_6 | arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_1_T_2 | ~arFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_5 | awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_1_T_2 | ~awFIFOMap_1_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_6 | arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_2_T_2 | ~arFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_5 | awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_2_T_2 | ~awFIFOMap_2_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_6 | arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_3_T_2 | ~arFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_5 | awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_3_T_2 | ~awFIFOMap_3_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_6 | arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_4_T_2 | ~arFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_5 | awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_4_T_2 | ~awFIFOMap_4_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_6 | arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_5_T_2 | ~arFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_5 | awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_5_T_2 | ~awFIFOMap_5_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_6 | arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_6_T_2 | ~arFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_5 | awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_6_T_2 | ~awFIFOMap_6_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_6 | arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_7_T_2 | ~arFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_5 | awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_7_T_2 | ~awFIFOMap_7_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_6 | arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_8_T_2 | ~arFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_5 | awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_8_T_2 | ~awFIFOMap_8_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_6 | arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_9_T_2 | ~arFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_5 | awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_9_T_2 | ~awFIFOMap_9_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_6 | arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_10_T_2 | ~arFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_5 | awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_10_T_2 | ~awFIFOMap_10_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_6 | arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_11_T_2 | ~arFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_5 | awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_11_T_2 | ~awFIFOMap_11_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_6 | arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_12_T_2 | ~arFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_5 | awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_12_T_2 | ~awFIFOMap_12_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_6 | arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_13_T_2 | ~arFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_5 | awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_13_T_2 | ~awFIFOMap_13_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_6 | arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_14_T_2 | ~arFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_5 | awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_14_T_2 | ~awFIFOMap_14_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_6 | arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :135:{24,43}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_arFIFOMap_15_T_2 | ~arFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :134:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_5 | awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :122:{22,23,34}, :139:24
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $error("Assertion failed\n    at Xbar.scala:122 assert (!resp_fire || count =/= 0.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:122:22
      end
      if (~reset & ~(~_awFIFOMap_15_T_2 | ~awFIFOMap_15_count)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :123:{22,23,34,43}, :138:25
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $error("Assertion failed\n    at Xbar.scala:123 assert (!req_fire  || count =/= flight.U)\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:123:22
      end
      if (~reset & ~(~prefixOR_1 | ~winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :275:{11,54,57,60}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid | prefixOR_1 | winner_2_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
      if (~reset & ~(~winner_3_0 | ~winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :275:{11,54,57,60}, :277:12
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $error("Assertion failed\n    at Xbar.scala:275 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:275:11
      end
      if (~reset & ~(~anyValid_1 | winner_3_0 | winner_3_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:265:36, :269:67, :277:{12,13,23,41}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $error("Assertion failed\n    at Xbar.scala:277 assert (!anyValid || winner.reduce(_||_))\n");	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:277:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg        state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  reg        state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
  wire       muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  wire       muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :269:67, :280:24, :281:23
  assign in_0_bvalid =
    idle_3 ? anyValid_1 : state_3_0 & auto_out_0_bvalid | state_3_1 & auto_out_1_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :280:24, :297:22, src/main/scala/chisel3/util/Mux.scala:30:73
  assign _in_0_bT_5 =
    (muxState_3_0 ? auto_out_0_bid : 4'h0)
    | (muxState_3_1 ? auto_out_1_bid : 4'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_0_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_1_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_2_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_3_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_4_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_5_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_6_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_7_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_8_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_9_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_10_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_11_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_12_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_13_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_14_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      arFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      awFIFOMap_15_count <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34
      latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:152:30
      idle_2 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask <= 2'h3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_2_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      idle_3 <= 1'h1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
      readys_mask_1 <= 2'h3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
      state_3_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:280:24
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      arFIFOMap_0_count <= arFIFOMap_0_count + _arFIFOMap_0_T_2 - _arFIFOMap_0_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_0_count <= awFIFOMap_0_count + _awFIFOMap_0_T_2 - _awFIFOMap_0_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_1_count <= arFIFOMap_1_count + _arFIFOMap_1_T_2 - _arFIFOMap_1_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_1_count <= awFIFOMap_1_count + _awFIFOMap_1_T_2 - _awFIFOMap_1_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_2_count <= arFIFOMap_2_count + _arFIFOMap_2_T_2 - _arFIFOMap_2_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_2_count <= awFIFOMap_2_count + _awFIFOMap_2_T_2 - _awFIFOMap_2_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_3_count <= arFIFOMap_3_count + _arFIFOMap_3_T_2 - _arFIFOMap_3_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_3_count <= awFIFOMap_3_count + _awFIFOMap_3_T_2 - _awFIFOMap_3_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_4_count <= arFIFOMap_4_count + _arFIFOMap_4_T_2 - _arFIFOMap_4_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_4_count <= awFIFOMap_4_count + _awFIFOMap_4_T_2 - _awFIFOMap_4_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_5_count <= arFIFOMap_5_count + _arFIFOMap_5_T_2 - _arFIFOMap_5_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_5_count <= awFIFOMap_5_count + _awFIFOMap_5_T_2 - _awFIFOMap_5_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_6_count <= arFIFOMap_6_count + _arFIFOMap_6_T_2 - _arFIFOMap_6_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_6_count <= awFIFOMap_6_count + _awFIFOMap_6_T_2 - _awFIFOMap_6_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_7_count <= arFIFOMap_7_count + _arFIFOMap_7_T_2 - _arFIFOMap_7_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_7_count <= awFIFOMap_7_count + _awFIFOMap_7_T_2 - _awFIFOMap_7_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_8_count <= arFIFOMap_8_count + _arFIFOMap_8_T_2 - _arFIFOMap_8_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_8_count <= awFIFOMap_8_count + _awFIFOMap_8_T_2 - _awFIFOMap_8_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_9_count <= arFIFOMap_9_count + _arFIFOMap_9_T_2 - _arFIFOMap_9_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_9_count <= awFIFOMap_9_count + _awFIFOMap_9_T_2 - _awFIFOMap_9_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_10_count <= arFIFOMap_10_count + _arFIFOMap_10_T_2 - _arFIFOMap_10_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_10_count <= awFIFOMap_10_count + _awFIFOMap_10_T_2 - _awFIFOMap_10_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_11_count <= arFIFOMap_11_count + _arFIFOMap_11_T_2 - _arFIFOMap_11_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_11_count <= awFIFOMap_11_count + _awFIFOMap_11_T_2 - _awFIFOMap_11_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_12_count <= arFIFOMap_12_count + _arFIFOMap_12_T_2 - _arFIFOMap_12_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_12_count <= awFIFOMap_12_count + _awFIFOMap_12_T_2 - _awFIFOMap_12_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_13_count <= arFIFOMap_13_count + _arFIFOMap_13_T_2 - _arFIFOMap_13_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_13_count <= awFIFOMap_13_count + _awFIFOMap_13_T_2 - _awFIFOMap_13_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_14_count <= arFIFOMap_14_count + _arFIFOMap_14_T_2 - _arFIFOMap_14_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_14_count <= awFIFOMap_14_count + _awFIFOMap_14_T_2 - _awFIFOMap_14_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      arFIFOMap_15_count <= arFIFOMap_15_count + _arFIFOMap_15_T_2 - _arFIFOMap_15_T_6;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :134:25, :135:{24,43}
      awFIFOMap_15_count <= awFIFOMap_15_count + _awFIFOMap_15_T_2 - _awFIFOMap_15_T_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:119:34, :121:{30,48}, :138:25, :139:24
      latched <=
        ~(_portsAWOI_in_0_awready_T_2 & in_0_awvalid)
        & (_awIn_0_io_enq_ready & awIn_0_io_enq_valid | latched);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47, :152:30, :153:45, :155:51, :156:{36,46}, :157:{30,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73
      idle_2 <= auto_in_rready & in_0_rvalid | ~anyValid & idle_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_2 & (|readys_valid)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_2) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_2_0 <= prefixOR_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_2_1 <= winner_2_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
      idle_3 <= auto_in_bready & in_0_bvalid | ~anyValid_1 & idle_3;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :265:36, :285:{21,28}, :286:{22,29}, :297:22, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (idle_3 & (|readys_valid_1)) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23, :267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:27:{18,27}
        automatic logic [1:0] _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:267:49, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18, :28:29
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, rocket-chip/src/main/scala/util/package.scala:253:{43,53}
      end
      if (idle_3) begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:261:23
        state_3_0 <= winner_3_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
        state_3_1 <= winner_3_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:269:67, :280:24
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      automatic logic [31:0] _RANDOM[0:2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        end	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
        arFIFOMap_0_count = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_0_count = _RANDOM[2'h0][2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_1_count = _RANDOM[2'h0][4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_1_count = _RANDOM[2'h0][6];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_2_count = _RANDOM[2'h0][8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_2_count = _RANDOM[2'h0][10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_3_count = _RANDOM[2'h0][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_3_count = _RANDOM[2'h0][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_4_count = _RANDOM[2'h0][16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_4_count = _RANDOM[2'h0][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_5_count = _RANDOM[2'h0][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_5_count = _RANDOM[2'h0][22];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_6_count = _RANDOM[2'h0][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_6_count = _RANDOM[2'h0][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_7_count = _RANDOM[2'h0][28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_7_count = _RANDOM[2'h0][30];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_8_count = _RANDOM[2'h1][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_8_count = _RANDOM[2'h1][2];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_9_count = _RANDOM[2'h1][4];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_9_count = _RANDOM[2'h1][6];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_10_count = _RANDOM[2'h1][8];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_10_count = _RANDOM[2'h1][10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_11_count = _RANDOM[2'h1][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_11_count = _RANDOM[2'h1][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_12_count = _RANDOM[2'h1][16];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_12_count = _RANDOM[2'h1][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_13_count = _RANDOM[2'h1][20];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_13_count = _RANDOM[2'h1][22];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_14_count = _RANDOM[2'h1][24];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_14_count = _RANDOM[2'h1][26];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        arFIFOMap_15_count = _RANDOM[2'h1][28];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        awFIFOMap_15_count = _RANDOM[2'h1][30];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :119:34
        latched = _RANDOM[2'h2][0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30
        idle_2 = _RANDOM[2'h2][9];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask = _RANDOM[2'h2][11:10];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_2_0 = _RANDOM[2'h2][12];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_2_1 = _RANDOM[2'h2][13];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        idle_3 = _RANDOM[2'h2][14];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :261:23
        readys_mask_1 = _RANDOM[2'h2][16:15];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, rocket-chip/src/main/scala/tilelink/Arbiter.scala:23:23
        state_3_0 = _RANDOM[2'h2][17];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
        state_3_1 = _RANDOM[2'h2][18];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :152:30, :280:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_UInt2 awIn_0 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awIn_0_io_enq_ready),
    .io_enq_valid (awIn_0_io_enq_valid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:155:51
    .io_enq_bits  ({requestAWIO_0_1, requestAWIO_0_0}),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:67:97, :79:75, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .io_deq_ready (auto_in_wvalid & auto_in_wlast & _portsWOI_in_0_wready_T_2),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:162:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73
    .io_deq_valid (_awIn_0_io_deq_valid),
    .io_deq_bits  (_awIn_0_io_deq_bits)
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:70:47
  assign auto_in_awready = nodeIn_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :154:45
  assign auto_in_wready = _portsWOI_in_0_wready_T_2 & _awIn_0_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :161:43, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bvalid = in_0_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_bid = _in_0_bT_5;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_bresp =
    (muxState_3_0 ? auto_out_0_bresp : 2'h0)
    | (muxState_3_1 ? auto_out_1_bresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_arready = _portsAROI_in_0_arready_T_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rvalid = in_0_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :297:22
  assign auto_in_rid = _in_0_rT_11;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rdata =
    (muxState_2_0 ? auto_out_0_rdata : 32'h0)
    | (muxState_2_1 ? auto_out_1_rdata : 32'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rresp =
    (muxState_2_0 ? auto_out_0_rresp : 2'h0)
    | (muxState_2_1 ? auto_out_1_rresp : 2'h0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :281:23, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_rlast = _in_0_rT_2;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_1_awvalid = in_0_awvalid & requestAWIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :153:45, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_awaddr = auto_in_awaddr[28:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_awburst = auto_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[1];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_1_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_bready = auto_in_bready & (idle_3 ? readys_readys_1[1] : state_3_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_1_arvalid = auto_in_arvalid & requestARIO_0_1;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :241:40, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_araddr = auto_in_araddr[28:0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  assign auto_out_1_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_arburst = auto_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_1_rready = auto_in_rready & (idle_2 ? readys_readys[1] : state_2_1);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_awvalid = in_0_awvalid & requestAWIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :153:45, :241:40
  assign auto_out_0_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wvalid = in_0_wvalid & _awIn_0_io_deq_bits[0];	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :70:47, :80:73, :160:43, :241:40
  assign auto_out_0_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_bready = auto_in_bready & (idle_3 ? readys_readys_1[0] : state_3_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
  assign auto_out_0_arvalid = auto_in_arvalid & requestARIO_0_0;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :67:97, :241:40
  assign auto_out_0_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9
  assign auto_out_0_rready = auto_in_rready & (idle_2 ? readys_readys[0] : state_2_0);	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:56:9, :261:23, :267:73, :280:24, :289:24, :291:31, rocket-chip/src/main/scala/tilelink/Arbiter.scala:26:18
endmodule

module APBFanout(	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  input         auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_4_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_4_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_4_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_4_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_3_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_3_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_3_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_2_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_2_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [28:0] auto_out_0_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_prdata	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [15:0] _sel_T_5 = auto_in_paddr[31:16] ^ 16'h8003;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_1 = {_sel_T_5[15], _sel_T_5[1:0]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [15:0] _sel_T_10 = auto_in_paddr[31:16] ^ 16'h8001;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_2 = {_sel_T_10[15], _sel_T_10[1:0]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        sel_3 = {~(auto_in_paddr[31]), auto_in_paddr[17:16]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [15:0] _sel_T_20 = auto_in_paddr[31:16] ^ 16'h8002;	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:31
  wire        sel_4 = {_sel_T_20[15], _sel_T_20[1:0]} == 3'h0;	// rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  assign auto_in_pready =
    ~(~(auto_in_paddr[31]) & ~auto_out_0_pready | sel_1 & ~auto_out_1_pready | sel_2
      & ~auto_out_2_pready | sel_3 & ~auto_out_3_pready | sel_4 & ~auto_out_4_pready);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :51:{21,44}, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_pslverr =
    ~(auto_in_paddr[31]) & auto_out_0_pslverr | sel_1 & auto_out_1_pslverr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_prdata =
    (auto_in_paddr[31] ? 32'h0 : auto_out_0_prdata) | (sel_1 ? auto_out_1_prdata : 32'h0)
    | (sel_2 ? auto_out_2_prdata : 32'h0) | (sel_3 ? auto_out_3_prdata : 32'h0)
    | (sel_4 ? auto_out_4_prdata : 32'h0);	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_4_psel = sel_4 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_4_penable = sel_4 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_4_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_4_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_psel = sel_3 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_3_penable = sel_3 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_3_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_3_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_psel = sel_2 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_penable = sel_2 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_2_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_2_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_psel = sel_1 & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_penable = sel_1 & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_1_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_paddr = auto_in_paddr;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_1_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_psel = ~(auto_in_paddr[31]) & auto_in_psel;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :47:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_0_penable = ~(auto_in_paddr[31]) & auto_in_penable;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :48:28, rocket-chip/src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  assign auto_out_0_pwrite = auto_in_pwrite;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_paddr = auto_in_paddr[28:0];	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9, :46:24
  assign auto_out_0_pwdata = auto_in_pwdata;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
  assign auto_out_0_pstrb = auto_in_pstrb;	// rocket-chip/src/main/scala/amba/apb/Xbar.scala:24:9
endmodule

// external module core_top

module CPU(	// src/CPU.scala:48:9
  input         clock,	// src/CPU.scala:48:9
                reset,	// src/CPU.scala:48:9
                auto_master_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_master_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_master_out_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_master_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_master_out_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_master_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_master_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_master_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_master_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_master_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_master_out_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_master_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_master_out_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_master_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_master_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_master_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  interrupt	// src/CPU.scala:50:23
);

  core_top cpu (	// src/CPU.scala:52:21
    .break_point          (1'h0),
    .infor_flag           (1'h0),
    .reg_num              (5'h0),
    .ws_valid             (/* unused */),
    .rf_rdata             (/* unused */),
    .debug0_wb_pc         (/* unused */),
    .debug0_wb_rf_wen     (/* unused */),
    .debug0_wb_rf_wnum    (/* unused */),
    .debug0_wb_rf_wdata   (/* unused */),
    .debug0_wb_inst       (/* unused */),
    .master_wid           (/* unused */),
    .aclk                 (clock),
    .aresetn              (~reset),	// src/CPU.scala:55:24
    .intrpt               (interrupt),
    .master_awready      (auto_master_out_awready),
    .master_awvalid      (auto_master_out_awvalid),
    .master_awid    (auto_master_out_awid),
    .master_awaddr  (auto_master_out_awaddr),
    .master_awlen   (auto_master_out_awlen),
    .master_awsize  (auto_master_out_awsize),
    .master_awburst (auto_master_out_awburst),
    .master_wready       (auto_master_out_wready),
    .master_wvalid       (auto_master_out_wvalid),
    .master_wdata   (auto_master_out_wdata),
    .master_wstrb   (auto_master_out_wstrb),
    .master_wlast   (auto_master_out_wlast),
    .master_bready       (auto_master_out_bready),
    .master_bvalid       (auto_master_out_bvalid),
    .master_bid     (auto_master_out_bid),
    .master_bresp   (auto_master_out_bresp),
    .master_arready      (auto_master_out_arready),
    .master_arvalid      (auto_master_out_arvalid),
    .master_arid    (auto_master_out_arid),
    .master_araddr  (auto_master_out_araddr),
    .master_arlen   (auto_master_out_arlen),
    .master_arsize  (auto_master_out_arsize),
    .master_arburst (auto_master_out_arburst),
    .master_rready       (auto_master_out_rready),
    .master_rvalid       (auto_master_out_rvalid),
    .master_rid     (auto_master_out_rid),
    .master_rdata   (auto_master_out_rdata),
    .master_rresp   (auto_master_out_rresp),
    .master_rlast   (auto_master_out_rlast)
  );	// src/CPU.scala:52:21
endmodule

module sdpb_top(	// src/device/SRAM.scala:46:7
  input         clock,	// src/device/SRAM.scala:46:7
                reset,	// src/device/SRAM.scala:46:7
  output        io_in_awready,	// src/device/SRAM.scala:47:14
  input         io_in_awvalid,	// src/device/SRAM.scala:47:14
  input  [3:0]  io_in_awid,	// src/device/SRAM.scala:47:14
  input  [31:0] io_in_awaddr,	// src/device/SRAM.scala:47:14
  input  [7:0]  io_in_awlen,	// src/device/SRAM.scala:47:14
  input  [2:0]  io_in_awsize,	// src/device/SRAM.scala:47:14
  input  [1:0]  io_in_awburst,	// src/device/SRAM.scala:47:14
  output        io_in_wready,	// src/device/SRAM.scala:47:14
  input         io_in_wvalid,	// src/device/SRAM.scala:47:14
  input  [31:0] io_in_wdata,	// src/device/SRAM.scala:47:14
  input  [3:0]  io_in_wstrb,	// src/device/SRAM.scala:47:14
  input         io_in_wlast,	// src/device/SRAM.scala:47:14
                io_in_bready,	// src/device/SRAM.scala:47:14
  output        io_in_bvalid,	// src/device/SRAM.scala:47:14
  output [3:0]  io_in_bid,	// src/device/SRAM.scala:47:14
  output [1:0]  io_in_bresp,	// src/device/SRAM.scala:47:14
  output        io_in_arready,	// src/device/SRAM.scala:47:14
  input         io_in_arvalid,	// src/device/SRAM.scala:47:14
  input  [3:0]  io_in_arid,	// src/device/SRAM.scala:47:14
  input  [31:0] io_in_araddr,	// src/device/SRAM.scala:47:14
  input  [7:0]  io_in_arlen,	// src/device/SRAM.scala:47:14
  input  [2:0]  io_in_arsize,	// src/device/SRAM.scala:47:14
  input  [1:0]  io_in_arburst,	// src/device/SRAM.scala:47:14
  input         io_in_rready,	// src/device/SRAM.scala:47:14
  output        io_in_rvalid,	// src/device/SRAM.scala:47:14
  output [3:0]  io_in_rid,	// src/device/SRAM.scala:47:14
  output [31:0] io_in_rdata,	// src/device/SRAM.scala:47:14
  output [1:0]  io_in_rresp,	// src/device/SRAM.scala:47:14
  output        io_in_rlast,	// src/device/SRAM.scala:47:14
                io_sdpb_reset,	// src/device/SRAM.scala:47:14
                io_sdpb_oce,	// src/device/SRAM.scala:47:14
                io_sdpb_clka,	// src/device/SRAM.scala:47:14
                io_sdpb_cea,	// src/device/SRAM.scala:47:14
  output [15:0] io_sdpb_ada,	// src/device/SRAM.scala:47:14
  output [31:0] io_sdpb_din,	// src/device/SRAM.scala:47:14
  output [3:0]  io_sdpb_byte_ena,	// src/device/SRAM.scala:47:14
  output        io_sdpb_clkb,	// src/device/SRAM.scala:47:14
                io_sdpb_ceb,	// src/device/SRAM.scala:47:14
  output [15:0] io_sdpb_adb,	// src/device/SRAM.scala:47:14
  input  [31:0] io_sdpb_dout	// src/device/SRAM.scala:47:14
);

  wire       io_in_rvalid_0;	// src/device/SRAM.scala:65:40
  `ifndef SYNTHESIS	// src/device/SRAM.scala:54:11
    always @(posedge clock) begin	// src/device/SRAM.scala:54:11
      if (~reset & io_in_arvalid & (|io_in_arlen)) begin	// src/device/SRAM.scala:54:{11,29,50}
        if (`ASSERT_VERBOSE_COND_)	// src/device/SRAM.scala:54:11
          $error("Assertion failed\n    at SRAM.scala:54 assert(!(io.in.ar.valid && io.in.ar.bits.len =/= 0.U))\n");	// src/device/SRAM.scala:54:11
        if (`STOP_COND_)	// src/device/SRAM.scala:54:11
          $fatal;	// src/device/SRAM.scala:54:11
      end
      if (~reset & io_in_awvalid & (|io_in_awlen)) begin	// src/device/SRAM.scala:54:11, :55:{11,29,50}
        if (`ASSERT_VERBOSE_COND_)	// src/device/SRAM.scala:55:11
          $error("Assertion failed\n    at SRAM.scala:55 assert(!(io.in.aw.valid && io.in.aw.bits.len =/= 0.U))\n");	// src/device/SRAM.scala:55:11
        if (`STOP_COND_)	// src/device/SRAM.scala:55:11
          $fatal;	// src/device/SRAM.scala:55:11
      end
      if (~reset & io_in_arvalid & io_in_arsize > 3'h2) begin	// src/device/SRAM.scala:54:11, :57:{11,29,51}
        if (`ASSERT_VERBOSE_COND_)	// src/device/SRAM.scala:57:11
          $error("Assertion failed\n    at SRAM.scala:57 assert(!(io.in.ar.valid && io.in.ar.bits.size > \"b10\".U))\n");	// src/device/SRAM.scala:57:11
        if (`STOP_COND_)	// src/device/SRAM.scala:57:11
          $fatal;	// src/device/SRAM.scala:57:11
      end
      if (~reset & io_in_awvalid & io_in_awsize > 3'h2) begin	// src/device/SRAM.scala:54:11, :58:{11,29,51}
        if (`ASSERT_VERBOSE_COND_)	// src/device/SRAM.scala:58:11
          $error("Assertion failed\n    at SRAM.scala:58 assert(!(io.in.aw.valid && io.in.aw.bits.size > \"b10\".U))\n");	// src/device/SRAM.scala:58:11
        if (`STOP_COND_)	// src/device/SRAM.scala:58:11
          $fatal;	// src/device/SRAM.scala:58:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [1:0] rstate;	// src/device/SRAM.scala:64:25
  wire       _io_in_rdata_T = io_in_rready & io_in_rvalid_0;	// src/device/SRAM.scala:65:40, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_in_rvalid_0 = rstate == 2'h1;	// src/device/SRAM.scala:64:25, :65:40
  reg  [3:0] io_in_rid_r;	// src/device/SRAM.scala:75:34
  reg  [1:0] wstate;	// src/device/SRAM.scala:82:25
  wire       io_in_bvalid_0 = wstate == 2'h1;	// src/device/SRAM.scala:82:25, :117:29
  reg  [3:0] io_in_bid_r;	// src/device/SRAM.scala:119:33
  always @(posedge clock) begin	// src/device/SRAM.scala:46:7
    if (reset) begin	// src/device/SRAM.scala:46:7
      rstate <= 2'h0;	// src/device/SRAM.scala:64:25
      wstate <= 2'h0;	// src/device/SRAM.scala:82:25
    end
    else begin	// src/device/SRAM.scala:46:7
      rstate <=
        {1'h0,
         io_in_rvalid_0
           ? ~(_io_in_rdata_T | io_in_arvalid)
           : rstate == 2'h0 & io_in_arvalid};	// src/device/SRAM.scala:46:7, :64:25, :65:40, :66:20, :67:{20,34}, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (wstate == 2'h0) begin	// src/device/SRAM.scala:82:25, :84:19
        if (io_in_awvalid & io_in_wvalid)	// src/device/SRAM.scala:86:28
          wstate <= 2'h1;	// src/device/SRAM.scala:82:25
        else if (io_in_awvalid)	// src/device/SRAM.scala:47:14
          wstate <= 2'h2;	// src/device/SRAM.scala:82:25
      end
      else if (wstate == 2'h2) begin	// src/device/SRAM.scala:82:25, :84:19
        if (io_in_wvalid)	// src/device/SRAM.scala:47:14
          wstate <= 2'h1;	// src/device/SRAM.scala:82:25
      end
      else if (wstate == 2'h1 & io_in_bready & io_in_bvalid_0)	// src/device/SRAM.scala:82:25, :84:19, :98:27, :99:18, :117:29, src/main/scala/chisel3/util/Decoupled.scala:51:35
        wstate <= 2'h0;	// src/device/SRAM.scala:82:25
    end
    if (io_in_arvalid)	// src/device/SRAM.scala:47:14
      io_in_rid_r <= io_in_arid;	// src/device/SRAM.scala:75:34
    if (io_in_awvalid)	// src/device/SRAM.scala:47:14
      io_in_bid_r <= io_in_awid;	// src/device/SRAM.scala:119:33
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/SRAM.scala:46:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/SRAM.scala:46:7
      `FIRRTL_BEFORE_INITIAL	// src/device/SRAM.scala:46:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/SRAM.scala:46:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/SRAM.scala:46:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/SRAM.scala:46:7
        `INIT_RANDOM_PROLOG_	// src/device/SRAM.scala:46:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/SRAM.scala:46:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/SRAM.scala:46:7
        rstate = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/device/SRAM.scala:46:7, :64:25
        io_in_rid_r = _RANDOM[/*Zero width*/ 1'b0][5:2];	// src/device/SRAM.scala:46:7, :64:25, :75:34
        wstate = _RANDOM[/*Zero width*/ 1'b0][7:6];	// src/device/SRAM.scala:46:7, :64:25, :82:25
        io_in_bid_r = _RANDOM[/*Zero width*/ 1'b0][11:8];	// src/device/SRAM.scala:46:7, :64:25, :119:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/SRAM.scala:46:7
      `FIRRTL_AFTER_INITIAL	// src/device/SRAM.scala:46:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_awready = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_in_wready = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_in_bvalid = io_in_bvalid_0;	// src/device/SRAM.scala:46:7, :117:29
  assign io_in_bid = io_in_bid_r;	// src/device/SRAM.scala:46:7, :119:33
  assign io_in_bresp = 2'h0;	// src/device/SRAM.scala:46:7
  assign io_in_arready = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_in_rvalid = io_in_rvalid_0;	// src/device/SRAM.scala:46:7, :65:40
  assign io_in_rid = io_in_rid_r;	// src/device/SRAM.scala:46:7, :75:34
  assign io_in_rdata = _io_in_rdata_T ? io_sdpb_dout : 32'hDEADBEEF;	// src/device/SRAM.scala:46:7, :73:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign io_in_rresp = 2'h0;	// src/device/SRAM.scala:46:7
  assign io_in_rlast = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_sdpb_reset = reset;	// src/device/SRAM.scala:46:7
  assign io_sdpb_oce = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_sdpb_clka = clock;	// src/device/SRAM.scala:46:7
  assign io_sdpb_cea = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_sdpb_ada = io_in_awaddr[17:2];	// src/device/SRAM.scala:46:7, :123:17
  assign io_sdpb_din = io_in_wdata;	// src/device/SRAM.scala:46:7
  assign io_sdpb_byte_ena = io_in_wvalid ? io_in_wstrb : 4'h0;	// src/device/SRAM.scala:46:7, :125:28
  assign io_sdpb_clkb = clock;	// src/device/SRAM.scala:46:7
  assign io_sdpb_ceb = 1'h1;	// src/device/SRAM.scala:46:7
  assign io_sdpb_adb = io_in_araddr[17:2];	// src/device/SRAM.scala:46:7, :79:17
endmodule

module AXI4SRAM(	// src/device/SRAM.scala:163:9
  input         clock,	// src/device/SRAM.scala:163:9
                reset,	// src/device/SRAM.scala:163:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                sram_bundle_reset,	// src/device/SRAM.scala:166:25
                sram_bundle_oce,	// src/device/SRAM.scala:166:25
                sram_bundle_clka,	// src/device/SRAM.scala:166:25
                sram_bundle_cea,	// src/device/SRAM.scala:166:25
  output [15:0] sram_bundle_ada,	// src/device/SRAM.scala:166:25
  output [31:0] sram_bundle_din,	// src/device/SRAM.scala:166:25
  output [3:0]  sram_bundle_byte_ena,	// src/device/SRAM.scala:166:25
  output        sram_bundle_clkb,	// src/device/SRAM.scala:166:25
                sram_bundle_ceb,	// src/device/SRAM.scala:166:25
  output [15:0] sram_bundle_adb,	// src/device/SRAM.scala:166:25
  input  [31:0] sram_bundle_dout	// src/device/SRAM.scala:166:25
);

  sdpb_top msram (	// src/device/SRAM.scala:167:23
    .clock               (clock),
    .reset               (reset),
    .io_in_awready      (auto_in_awready),
    .io_in_awvalid      (auto_in_awvalid),
    .io_in_awid    (auto_in_awid),
    .io_in_awaddr  ({3'h0, auto_in_awaddr}),	// src/device/SRAM.scala:168:17
    .io_in_awlen   (8'h0),	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, src/device/SRAM.scala:167:23
    .io_in_awsize  (auto_in_awsize),
    .io_in_awburst (auto_in_awburst),
    .io_in_wready       (auto_in_wready),
    .io_in_wvalid       (auto_in_wvalid),
    .io_in_wdata   (auto_in_wdata),
    .io_in_wstrb   (auto_in_wstrb),
    .io_in_wlast   (auto_in_wlast),
    .io_in_bready       (auto_in_bready),
    .io_in_bvalid       (auto_in_bvalid),
    .io_in_bid     (auto_in_bid),
    .io_in_bresp   (auto_in_bresp),
    .io_in_arready      (auto_in_arready),
    .io_in_arvalid      (auto_in_arvalid),
    .io_in_arid    (auto_in_arid),
    .io_in_araddr  ({3'h0, auto_in_araddr}),	// src/device/SRAM.scala:168:17
    .io_in_arlen   (8'h0),	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, src/device/SRAM.scala:167:23
    .io_in_arsize  (auto_in_arsize),
    .io_in_arburst (auto_in_arburst),
    .io_in_rready       (auto_in_rready),
    .io_in_rvalid       (auto_in_rvalid),
    .io_in_rid     (auto_in_rid),
    .io_in_rdata   (auto_in_rdata),
    .io_in_rresp   (auto_in_rresp),
    .io_in_rlast   (auto_in_rlast),
    .io_sdpb_reset       (sram_bundle_reset),
    .io_sdpb_oce         (sram_bundle_oce),
    .io_sdpb_clka        (sram_bundle_clka),
    .io_sdpb_cea         (sram_bundle_cea),
    .io_sdpb_ada         (sram_bundle_ada),
    .io_sdpb_din         (sram_bundle_din),
    .io_sdpb_byte_ena    (sram_bundle_byte_ena),
    .io_sdpb_clkb        (sram_bundle_clkb),
    .io_sdpb_ceb         (sram_bundle_ceb),
    .io_sdpb_adb         (sram_bundle_adb),
    .io_sdpb_dout        (sram_bundle_dout)
  );	// src/device/SRAM.scala:167:23
endmodule

// external module sdram_top_axi

module AXI4SDRAM(	// src/device/SDRAM.scala:96:9
  input          clock,	// src/device/SDRAM.scala:96:9
                 reset,	// src/device/SDRAM.scala:96:9
  output         auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [29:0]  auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]   auto_in_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]   auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [29:0]  auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]   auto_in_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]   auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   sdram_bundle_cmd,	// src/device/SDRAM.scala:98:26
  output         sdram_bundle_cmd_en,	// src/device/SDRAM.scala:98:26
  output [28:0]  sdram_bundle_addr,	// src/device/SDRAM.scala:98:26
  output [255:0] sdram_bundle_wr_data,	// src/device/SDRAM.scala:98:26
  output         sdram_bundle_wr_data_en,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_wr_data_end,	// src/device/SDRAM.scala:98:26
  output [31:0]  sdram_bundle_wr_data_mask,	// src/device/SDRAM.scala:98:26
  output         sdram_bundle_sr_req,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_ref_req,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_burst,	// src/device/SDRAM.scala:98:26
  input          sdram_bundle_pll_stop,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_clk_out,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_ddr_rst,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_init_calib_complete,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_cmd_ready,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_wr_data_rdy,	// src/device/SDRAM.scala:98:26
  input  [255:0] sdram_bundle_rd_data,	// src/device/SDRAM.scala:98:26
  input          sdram_bundle_rd_data_valid,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_rd_data_end,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_sr_ack,	// src/device/SDRAM.scala:98:26
                 sdram_bundle_ref_ack	// src/device/SDRAM.scala:98:26
);

  sdram_top_axi msdram (	// src/device/SDRAM.scala:100:24
    .clock                   (clock),
    .reset                   (reset),
    .in_awready             (auto_in_awready),
    .in_awvalid             (auto_in_awvalid),
    .in_awid           (auto_in_awid),
    .in_awaddr         ({2'h0, auto_in_awaddr}),	// src/device/SDRAM.scala:103:18
    .in_awlen          (auto_in_awlen),
    .in_awsize         (auto_in_awsize),
    .in_awburst        (auto_in_awburst),
    .in_wready              (auto_in_wready),
    .in_wvalid              (auto_in_wvalid),
    .in_wdata          (auto_in_wdata),
    .in_wstrb          (auto_in_wstrb),
    .in_wlast          (auto_in_wlast),
    .in_bready              (auto_in_bready),
    .in_bvalid              (auto_in_bvalid),
    .in_bid            (auto_in_bid),
    .in_bresp          (auto_in_bresp),
    .in_arready             (auto_in_arready),
    .in_arvalid             (auto_in_arvalid),
    .in_arid           (auto_in_arid),
    .in_araddr         ({2'h0, auto_in_araddr}),	// src/device/SDRAM.scala:103:18
    .in_arlen          (auto_in_arlen),
    .in_arsize         (auto_in_arsize),
    .in_arburst        (auto_in_arburst),
    .in_rready              (auto_in_rready),
    .in_rvalid              (auto_in_rvalid),
    .in_rid            (auto_in_rid),
    .in_rdata          (auto_in_rdata),
    .in_rresp          (auto_in_rresp),
    .in_rlast          (auto_in_rlast),
    .dmi_clk                 (/* unused */),
    .dmi_memory_clk          (/* unused */),
    .dmi_pll_lock            (/* unused */),
    .dmi_rst_n               (/* unused */),
    .dmi_cmd                 (sdram_bundle_cmd),
    .dmi_cmd_en              (sdram_bundle_cmd_en),
    .dmi_addr                (sdram_bundle_addr),
    .dmi_wr_data             (sdram_bundle_wr_data),
    .dmi_wr_data_en          (sdram_bundle_wr_data_en),
    .dmi_wr_data_end         (sdram_bundle_wr_data_end),
    .dmi_wr_data_mask        (sdram_bundle_wr_data_mask),
    .dmi_sr_req              (sdram_bundle_sr_req),
    .dmi_ref_req             (sdram_bundle_ref_req),
    .dmi_burst               (sdram_bundle_burst),
    .dmi_pll_stop            (sdram_bundle_pll_stop),
    .dmi_clk_out             (sdram_bundle_clk_out),
    .dmi_ddr_rst             (sdram_bundle_ddr_rst),
    .dmi_init_calib_complete (sdram_bundle_init_calib_complete),
    .dmi_cmd_ready           (sdram_bundle_cmd_ready),
    .dmi_wr_data_rdy         (sdram_bundle_wr_data_rdy),
    .dmi_rd_data             (sdram_bundle_rd_data),
    .dmi_rd_data_valid       (sdram_bundle_rd_data_valid),
    .dmi_rd_data_end         (sdram_bundle_rd_data_end),
    .dmi_sr_ack              (sdram_bundle_sr_ack),
    .dmi_ref_ack             (sdram_bundle_ref_ack)
  );	// src/device/SDRAM.scala:100:24
endmodule

module gpio_top_apb(	// src/device/GPIO.scala:24:7
  input         clock,	// src/device/GPIO.scala:24:7
                reset,	// src/device/GPIO.scala:24:7
                io_in_psel,	// src/device/GPIO.scala:25:14
                io_in_penable,	// src/device/GPIO.scala:25:14
                io_in_pwrite,	// src/device/GPIO.scala:25:14
  input  [31:0] io_in_paddr,	// src/device/GPIO.scala:25:14
                io_in_pwdata,	// src/device/GPIO.scala:25:14
  input  [3:0]  io_in_pstrb,	// src/device/GPIO.scala:25:14
  output        io_in_pready,	// src/device/GPIO.scala:25:14
  output [31:0] io_in_prdata,	// src/device/GPIO.scala:25:14
  output [5:0]  io_gpio_out,	// src/device/GPIO.scala:25:14
  input  [3:0]  io_gpio_in	// src/device/GPIO.scala:25:14
);

  wire       en = io_in_psel & io_in_penable;	// src/device/GPIO.scala:29:23
  reg  [5:0] gpio;	// src/device/GPIO.scala:33:23
  always @(posedge clock) begin	// src/device/GPIO.scala:24:7
    if (reset)	// src/device/GPIO.scala:24:7
      gpio <= 6'h0;	// src/device/GPIO.scala:33:23
    else if (en & io_in_pwrite & io_in_paddr[3:0] == 4'h0)	// src/device/GPIO.scala:29:23, :30:{16,32,47,53}
      gpio <= io_in_pwdata[5:0] & {6{io_in_pstrb[0]}};	// src/device/GPIO.scala:27:54, :33:{23,38,45}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/GPIO.scala:24:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/GPIO.scala:24:7
      `FIRRTL_BEFORE_INITIAL	// src/device/GPIO.scala:24:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/GPIO.scala:24:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/GPIO.scala:24:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/GPIO.scala:24:7
        `INIT_RANDOM_PROLOG_	// src/device/GPIO.scala:24:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/GPIO.scala:24:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/GPIO.scala:24:7
        gpio = _RANDOM[/*Zero width*/ 1'b0][5:0];	// src/device/GPIO.scala:24:7, :33:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/GPIO.scala:24:7
      `FIRRTL_AFTER_INITIAL	// src/device/GPIO.scala:24:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_pready = en;	// src/device/GPIO.scala:24:7, :29:23
  assign io_in_prdata =
    en & ~io_in_pwrite & io_in_paddr[3:0] == 4'h4 ? {28'h0, io_gpio_in} : 32'hDEADBEEF;	// src/device/GPIO.scala:24:7, :29:23, :30:47, :31:{16,19,33,54}, :47:{22,30}
  assign io_gpio_out = gpio;	// src/device/GPIO.scala:24:7, :33:23
endmodule

module APBGPIO(	// src/device/GPIO.scala:64:9
  input         clock,	// src/device/GPIO.scala:64:9
                reset,	// src/device/GPIO.scala:64:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [5:0]  gpio_bundle_out,	// src/device/GPIO.scala:66:25
  input  [3:0]  gpio_bundle_in	// src/device/GPIO.scala:66:25
);

  gpio_top_apb mgpio (	// src/device/GPIO.scala:68:23
    .clock         (clock),
    .reset         (reset),
    .io_in_psel    (auto_in_psel),
    .io_in_penable (auto_in_penable),
    .io_in_pwrite  (auto_in_pwrite),
    .io_in_paddr   (auto_in_paddr),
    .io_in_pwdata  (auto_in_pwdata),
    .io_in_pstrb   (auto_in_pstrb),
    .io_in_pready  (auto_in_pready),
    .io_in_prdata  (auto_in_prdata),
    .io_gpio_out   (gpio_bundle_out),
    .io_gpio_in    (gpio_bundle_in)
  );	// src/device/GPIO.scala:68:23
endmodule

module timer_top_apb(	// src/device/Timer.scala:27:7
  input         clock,	// src/device/Timer.scala:27:7
                reset,	// src/device/Timer.scala:27:7
                io_in_psel,	// src/device/Timer.scala:28:14
                io_in_penable,	// src/device/Timer.scala:28:14
                io_in_pwrite,	// src/device/Timer.scala:28:14
  input  [31:0] io_in_paddr,	// src/device/Timer.scala:28:14
                io_in_pwdata,	// src/device/Timer.scala:28:14
  output        io_in_pready,	// src/device/Timer.scala:28:14
  output [31:0] io_in_prdata,	// src/device/Timer.scala:28:14
  output        io_timer_int	// src/device/Timer.scala:28:14
);

  reg        start;	// src/device/Timer.scala:34:28
  reg        int_en;	// src/device/Timer.scala:35:28
  reg        periodic;	// src/device/Timer.scala:36:28
  reg [31:0] count;	// src/device/Timer.scala:38:26
  reg [31:0] compare;	// src/device/Timer.scala:39:26
  reg [31:0] step;	// src/device/Timer.scala:40:26
  reg        int_r;	// src/device/Timer.scala:62:22
  reg [31:0] rdata;	// src/device/Timer.scala:71:22
  reg        io_in_pready_REG;	// src/device/Timer.scala:85:26
  always @(posedge clock) begin	// src/device/Timer.scala:27:7
    automatic logic en;	// src/device/Timer.scala:30:23
    en = io_in_psel & io_in_penable;	// src/device/Timer.scala:30:23
    if (reset) begin	// src/device/Timer.scala:27:7
      start <= 1'h0;	// src/device/Timer.scala:34:28
      int_en <= 1'h0;	// src/device/Timer.scala:35:28
      periodic <= 1'h0;	// src/device/Timer.scala:36:28
      count <= 32'h0;	// src/device/Timer.scala:38:26
      compare <= 32'hFFFFFFFF;	// src/device/Timer.scala:39:26
      step <= 32'h0;	// src/device/Timer.scala:40:26
      int_r <= 1'h0;	// src/device/Timer.scala:62:22
      rdata <= 32'h0;	// src/device/Timer.scala:71:22
    end
    else begin	// src/device/Timer.scala:27:7
      automatic logic enw;	// src/device/Timer.scala:31:16
      automatic logic int_trigger;	// src/device/Timer.scala:42:41
      enw = en & io_in_pwrite;	// src/device/Timer.scala:30:23, :31:16
      int_trigger = count == compare & start;	// src/device/Timer.scala:34:28, :38:26, :39:26, :42:{28,41}
      if (enw & ~(|(io_in_paddr[3:0])))	// src/device/Timer.scala:31:16, :34:{60,75,81}
        start <= io_in_pwdata[0];	// src/device/Timer.scala:34:{28,41}
      if (enw & ~(|(io_in_paddr[3:0])))	// src/device/Timer.scala:31:16, :34:{75,81}, :35:{60,81}
        int_en <= io_in_pwdata[1];	// src/device/Timer.scala:35:{28,41}
      if (enw & ~(|(io_in_paddr[3:0])))	// src/device/Timer.scala:31:16, :34:{75,81}, :36:{60,81}
        periodic <= io_in_pwdata[2];	// src/device/Timer.scala:36:{28,41}
      if (enw & io_in_paddr[3:0] == 4'h4 & ~start)	// src/device/Timer.scala:31:16, :34:{28,75}, :44:{12,33,54,57}
        count <= io_in_pwdata;	// src/device/Timer.scala:38:26
      else if (start)	// src/device/Timer.scala:34:28
        count <= count + 32'h1;	// src/device/Timer.scala:38:26, :47:20
      else	// src/device/Timer.scala:34:28
        count <= 32'h0;	// src/device/Timer.scala:38:26
      if (enw & io_in_paddr[3:0] == 4'h8 & ~start)	// src/device/Timer.scala:31:16, :34:{28,75}, :44:57, :52:{12,33,54}
        compare <= io_in_pwdata;	// src/device/Timer.scala:39:26
      else if (periodic & int_trigger)	// src/device/Timer.scala:36:28, :42:41, :54:24
        compare <= count + step;	// src/device/Timer.scala:38:26, :39:26, :40:26, :55:22
      if (enw & io_in_paddr[3:0] == 4'hC & ~start)	// src/device/Timer.scala:31:16, :34:{28,75}, :44:57, :58:{13,34,56}
        step <= io_in_pwdata;	// src/device/Timer.scala:40:26
      int_r <= ~(enw & ~(|(io_in_paddr[3:0])) & io_in_pwdata[8]) & (int_trigger | int_r);	// src/device/Timer.scala:31:16, :34:{75,81}, :42:41, :62:22, :63:{13,34,55,70,75}, :64:11, :65:28, :66:11
      if (~io_in_psel | io_in_pwrite)	// src/device/Timer.scala:72:{8,20}
        rdata <= 32'h0;	// src/device/Timer.scala:71:22
      else if (en & ~io_in_pwrite) begin	// src/device/Timer.scala:30:23, :32:{16,19}
        if (io_in_paddr[3:0] == 4'hC)	// src/device/Timer.scala:34:75, :76:50
          rdata <= step;	// src/device/Timer.scala:40:26, :71:22
        else if (io_in_paddr[3:0] == 4'h8)	// src/device/Timer.scala:34:75, :76:50
          rdata <= compare;	// src/device/Timer.scala:39:26, :71:22
        else if (io_in_paddr[3:0] == 4'h4)	// src/device/Timer.scala:34:75, :76:50
          rdata <= count;	// src/device/Timer.scala:38:26, :71:22
        else if (~(|(io_in_paddr[3:0])))	// src/device/Timer.scala:34:{75,81}
          rdata <= {23'h0, int_r, 5'h0, periodic, int_en, start};	// src/device/Timer.scala:34:28, :35:28, :36:28, :62:22, :71:22, :77:31
      end
    end
    io_in_pready_REG <= en;	// src/device/Timer.scala:30:23, :85:26
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/Timer.scala:27:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/Timer.scala:27:7
      `FIRRTL_BEFORE_INITIAL	// src/device/Timer.scala:27:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/Timer.scala:27:7
      automatic logic [31:0] _RANDOM[0:4];	// src/device/Timer.scala:27:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/Timer.scala:27:7
        `INIT_RANDOM_PROLOG_	// src/device/Timer.scala:27:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/Timer.scala:27:7
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/device/Timer.scala:27:7
        end	// src/device/Timer.scala:27:7
        start = _RANDOM[3'h0][0];	// src/device/Timer.scala:27:7, :34:28
        int_en = _RANDOM[3'h0][1];	// src/device/Timer.scala:27:7, :34:28, :35:28
        periodic = _RANDOM[3'h0][2];	// src/device/Timer.scala:27:7, :34:28, :36:28
        count = {_RANDOM[3'h0][31:3], _RANDOM[3'h1][2:0]};	// src/device/Timer.scala:27:7, :34:28, :38:26
        compare = {_RANDOM[3'h1][31:3], _RANDOM[3'h2][2:0]};	// src/device/Timer.scala:27:7, :38:26, :39:26
        step = {_RANDOM[3'h2][31:3], _RANDOM[3'h3][2:0]};	// src/device/Timer.scala:27:7, :39:26, :40:26
        int_r = _RANDOM[3'h3][3];	// src/device/Timer.scala:27:7, :40:26, :62:22
        rdata = {_RANDOM[3'h3][31:4], _RANDOM[3'h4][3:0]};	// src/device/Timer.scala:27:7, :40:26, :71:22
        io_in_pready_REG = _RANDOM[3'h4][4];	// src/device/Timer.scala:27:7, :71:22, :85:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/Timer.scala:27:7
      `FIRRTL_AFTER_INITIAL	// src/device/Timer.scala:27:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_in_pready = io_in_pready_REG;	// src/device/Timer.scala:27:7, :85:26
  assign io_in_prdata = rdata;	// src/device/Timer.scala:27:7, :71:22
  assign io_timer_int = int_r & int_en;	// src/device/Timer.scala:27:7, :35:28, :62:22, :69:25
endmodule

module APBTimer(	// src/device/Timer.scala:102:9
  input         clock,	// src/device/Timer.scala:102:9
                reset,	// src/device/Timer.scala:102:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        timer_bundle_int	// src/device/Timer.scala:104:26
);

  timer_top_apb mtimer (	// src/device/Timer.scala:106:24
    .clock         (clock),
    .reset         (reset),
    .io_in_psel    (auto_in_psel),
    .io_in_penable (auto_in_penable),
    .io_in_pwrite  (auto_in_pwrite),
    .io_in_paddr   (auto_in_paddr),
    .io_in_pwdata  (auto_in_pwdata),
    .io_in_pready  (auto_in_pready),
    .io_in_prdata  (auto_in_prdata),
    .io_timer_int  (timer_bundle_int)
  );	// src/device/Timer.scala:106:24
endmodule

module OneIntGen(	// src/device/INTC.scala:40:7
  input  clock,	// src/device/INTC.scala:40:7
         reset,	// src/device/INTC.scala:40:7
         io_int_en,	// src/device/INTC.scala:41:14
         io_int_edge,	// src/device/INTC.scala:41:14
         io_int_pol,	// src/device/INTC.scala:41:14
         io_int_in,	// src/device/INTC.scala:41:14
         io_int_clr,	// src/device/INTC.scala:41:14
         io_int_set,	// src/device/INTC.scala:41:14
  output io_int_out	// src/device/INTC.scala:41:14
);

  reg int_delay;	// src/device/INTC.scala:51:26
  reg int_lt;	// src/device/INTC.scala:52:23
  always @(posedge clock) begin	// src/device/INTC.scala:40:7
    if (reset) begin	// src/device/INTC.scala:40:7
      int_delay <= 1'h0;	// src/device/INTC.scala:40:7, :51:26
      int_lt <= 1'h0;	// src/device/INTC.scala:40:7, :52:23
    end
    else begin	// src/device/INTC.scala:40:7
      int_delay <= io_int_in;	// src/device/INTC.scala:51:26
      int_lt <=
        io_int_in != int_delay & io_int_in == io_int_pol | io_int_set | ~io_int_clr
        & int_lt;	// src/device/INTC.scala:51:26, :52:23, :55:{17,32,46}, src/main/scala/chisel3/util/Mux.scala:126:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/INTC.scala:40:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/INTC.scala:40:7
      `FIRRTL_BEFORE_INITIAL	// src/device/INTC.scala:40:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/INTC.scala:40:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/INTC.scala:40:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/INTC.scala:40:7
        `INIT_RANDOM_PROLOG_	// src/device/INTC.scala:40:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/INTC.scala:40:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/INTC.scala:40:7
        int_delay = _RANDOM[/*Zero width*/ 1'b0][0];	// src/device/INTC.scala:40:7, :51:26
        int_lt = _RANDOM[/*Zero width*/ 1'b0][1];	// src/device/INTC.scala:40:7, :51:26, :52:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/INTC.scala:40:7
      `FIRRTL_AFTER_INITIAL	// src/device/INTC.scala:40:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_int_out = io_int_en & (io_int_edge ? int_lt : io_int_pol ^ ~io_int_in);	// src/device/INTC.scala:40:7, :52:23, :60:{17,30}, :61:22, :62:27
endmodule

module intc_top_apb(	// src/device/INTC.scala:65:7
  input         clock,	// src/device/INTC.scala:65:7
                reset,	// src/device/INTC.scala:65:7
                io_in_psel,	// src/device/INTC.scala:66:14
                io_in_penable,	// src/device/INTC.scala:66:14
                io_in_pwrite,	// src/device/INTC.scala:66:14
  input  [31:0] io_in_paddr,	// src/device/INTC.scala:66:14
                io_in_pwdata,	// src/device/INTC.scala:66:14
  output        io_in_pready,	// src/device/INTC.scala:66:14
  output [31:0] io_in_prdata,	// src/device/INTC.scala:66:14
  input         io_intc_timer_int,	// src/device/INTC.scala:66:14
  output        io_intc_int_o	// src/device/INTC.scala:66:14
);

  wire       _OneIntGen_7_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_6_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_5_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_4_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_3_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_2_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_1_io_int_out;	// src/device/INTC.scala:97:37
  wire       _OneIntGen_io_int_out;	// src/device/INTC.scala:97:37
  wire       en = io_in_psel & io_in_penable;	// src/device/INTC.scala:68:23
  wire       enw = en & io_in_pwrite;	// src/device/INTC.scala:68:23, :69:16
  wire       enr = en & ~io_in_pwrite;	// src/device/INTC.scala:68:23, :70:{16,19}
  reg  [7:0] int_en;	// src/device/INTC.scala:72:23
  reg  [7:0] int_edge;	// src/device/INTC.scala:73:25
  reg  [7:0] int_pol;	// src/device/INTC.scala:74:24
  wire       _GEN = enw & io_in_paddr[3:0] == 4'h3;	// src/device/INTC.scala:69:16, :86:25, :103:{34,55}
  wire       _GEN_0 = enw & io_in_paddr[3:0] == 4'h4;	// src/device/INTC.scala:69:16, :86:25, :104:{34,55}
  always @(posedge clock) begin	// src/device/INTC.scala:65:7
    if (reset) begin	// src/device/INTC.scala:65:7
      int_en <= 8'h0;	// src/device/INTC.scala:72:23
      int_edge <= 8'h40;	// src/device/INTC.scala:73:25
      int_pol <= 8'hFF;	// src/device/INTC.scala:74:24
    end
    else begin	// src/device/INTC.scala:65:7
      automatic logic _GEN_1 = io_in_paddr[3:0] == 4'h0;	// src/device/INTC.scala:78:{24,31}, :95:19
      automatic logic _GEN_2 = io_in_paddr[3:0] == 4'h1;	// src/device/INTC.scala:78:{24,31}
      if (enw & _GEN_1)	// src/device/INTC.scala:69:16, :72:23, :77:12, :78:31, :79:45
        int_en <= io_in_pwdata[7:0];	// src/device/INTC.scala:72:23, :79:45
      if (~enw | _GEN_1 | ~_GEN_2) begin	// src/device/INTC.scala:69:16, :73:25, :77:12, :78:31
      end
      else	// src/device/INTC.scala:73:25, :77:12, :78:31
        int_edge <= io_in_pwdata[7:0];	// src/device/INTC.scala:73:25, :79:45
      if (~enw | _GEN_1 | _GEN_2 | io_in_paddr[3:0] != 4'h2) begin	// src/device/INTC.scala:69:16, :73:25, :74:24, :77:12, :78:{24,31}
      end
      else	// src/device/INTC.scala:74:24, :77:12, :78:31
        int_pol <= io_in_pwdata[7:0];	// src/device/INTC.scala:74:24, :79:45
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/device/INTC.scala:65:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/device/INTC.scala:65:7
      `FIRRTL_BEFORE_INITIAL	// src/device/INTC.scala:65:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/device/INTC.scala:65:7
      automatic logic [31:0] _RANDOM[0:0];	// src/device/INTC.scala:65:7
      `ifdef INIT_RANDOM_PROLOG_	// src/device/INTC.scala:65:7
        `INIT_RANDOM_PROLOG_	// src/device/INTC.scala:65:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/device/INTC.scala:65:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/device/INTC.scala:65:7
        int_en = _RANDOM[/*Zero width*/ 1'b0][7:0];	// src/device/INTC.scala:65:7, :72:23
        int_edge = _RANDOM[/*Zero width*/ 1'b0][15:8];	// src/device/INTC.scala:65:7, :72:23, :73:25
        int_pol = _RANDOM[/*Zero width*/ 1'b0][23:16];	// src/device/INTC.scala:65:7, :72:23, :74:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/device/INTC.scala:65:7
      `FIRRTL_AFTER_INITIAL	// src/device/INTC.scala:65:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  OneIntGen OneIntGen (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[0]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[0]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[0]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (io_intc_timer_int),
    .io_int_clr  (_GEN & io_in_pwdata[0]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[0]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_1 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[1]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[1]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[1]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[1]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[1]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_1_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_2 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[2]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[2]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[2]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[2]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[2]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_2_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_3 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[3]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[3]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[3]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[3]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[3]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_3_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_4 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[4]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[4]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[4]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[4]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[4]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_4_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_5 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[5]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[5]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[5]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[5]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[5]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_5_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_6 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[6]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[6]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[6]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[6]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[6]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_6_io_int_out)
  );	// src/device/INTC.scala:97:37
  OneIntGen OneIntGen_7 (	// src/device/INTC.scala:97:37
    .clock       (clock),
    .reset       (reset),
    .io_int_en   (int_en[7]),	// src/device/INTC.scala:72:23, :99:35
    .io_int_edge (int_edge[7]),	// src/device/INTC.scala:73:25, :100:39
    .io_int_pol  (int_pol[7]),	// src/device/INTC.scala:74:24, :101:37
    .io_int_in   (1'h0),	// src/device/INTC.scala:65:7
    .io_int_clr  (_GEN & io_in_pwdata[7]),	// src/device/INTC.scala:103:{34,79,94}
    .io_int_set  (_GEN_0 & io_in_pwdata[7]),	// src/device/INTC.scala:103:94, :104:{34,79}
    .io_int_out  (_OneIntGen_7_io_int_out)
  );	// src/device/INTC.scala:97:37
  assign io_in_pready = en;	// src/device/INTC.scala:65:7, :68:23
  assign io_in_prdata =
    {24'h0,
     enr & io_in_paddr[3:0] == 4'h0
       ? int_en
       : enr & io_in_paddr[3:0] == 4'h1
           ? int_edge
           : enr & io_in_paddr[3:0] == 4'h2
               ? int_pol
               : enr & io_in_paddr[3:0] == 4'h5
                   ? {_OneIntGen_7_io_int_out,
                      _OneIntGen_6_io_int_out,
                      _OneIntGen_5_io_int_out,
                      _OneIntGen_4_io_int_out,
                      _OneIntGen_3_io_int_out,
                      _OneIntGen_2_io_int_out,
                      _OneIntGen_1_io_int_out,
                      _OneIntGen_io_int_out}
                   : 8'h0};	// src/device/INTC.scala:65:7, :70:16, :72:23, :73:25, :74:24, :85:16, :86:{10,25,31}, :87:{10,31}, :88:{10,31}, :89:{10,31,68}, :95:19, :97:37, src/main/scala/chisel3/util/Mux.scala:126:16
  assign io_intc_int_o =
    |{_OneIntGen_7_io_int_out,
      _OneIntGen_6_io_int_out,
      _OneIntGen_5_io_int_out,
      _OneIntGen_4_io_int_out,
      _OneIntGen_3_io_int_out,
      _OneIntGen_2_io_int_out,
      _OneIntGen_1_io_int_out,
      _OneIntGen_io_int_out};	// src/device/INTC.scala:65:7, :97:37, :108:{28,35}
endmodule

module APBINTC(	// src/device/INTC.scala:126:9
  input         clock,	// src/device/INTC.scala:126:9
                reset,	// src/device/INTC.scala:126:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         intc_bundle_timer_int,	// src/device/INTC.scala:128:25
  output        intc_bundle_int_o	// src/device/INTC.scala:128:25
);

  intc_top_apb mintc (	// src/device/INTC.scala:130:23
    .clock             (clock),
    .reset             (reset),
    .io_in_psel        (auto_in_psel),
    .io_in_penable     (auto_in_penable),
    .io_in_pwrite      (auto_in_pwrite),
    .io_in_paddr       (auto_in_paddr),
    .io_in_pwdata      (auto_in_pwdata),
    .io_in_pready      (auto_in_pready),
    .io_in_prdata      (auto_in_prdata),
    .io_intc_timer_int (intc_bundle_timer_int),
    .io_intc_int_o     (intc_bundle_int_o)
  );	// src/device/INTC.scala:130:23
endmodule

// external module uart_top_apb

module APBUart(	// src/device/UART.scala:43:9
  input         clock,	// src/device/UART.scala:43:9
                reset,	// src/device/UART.scala:43:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         uart_bundle_rx,	// src/device/UART.scala:45:25
  output        uart_bundle_tx	// src/device/UART.scala:45:25
);

  uart_top_apb muart (	// src/device/UART.scala:47:23
    .clock      (clock),
    .reset      (reset),
    .in_psel    (auto_in_psel),
    .in_penable (auto_in_penable),
    .in_pwrite  (auto_in_pwrite),
    .in_paddr   (auto_in_paddr),
    .in_pprot   (3'h1),	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, src/device/UART.scala:47:23
    .in_pwdata  (auto_in_pwdata),
    .in_pstrb   (auto_in_pstrb),
    .in_pready  (auto_in_pready),
    .in_pslverr (auto_in_pslverr),
    .in_prdata  (auto_in_prdata),
    .uart_rx    (uart_bundle_rx),
    .uart_tx    (uart_bundle_tx)
  );	// src/device/UART.scala:47:23
endmodule

// external module spi_top_apb

module APBSPI(	// src/device/SPI.scala:54:9
  input         clock,	// src/device/SPI.scala:54:9
                reset,	// src/device/SPI.scala:54:9
                auto_in_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [28:0] auto_in_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_prdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        spi_bundle_sck,	// src/device/SPI.scala:56:24
  output [7:0]  spi_bundle_ss,	// src/device/SPI.scala:56:24
  output        spi_bundle_mosi,	// src/device/SPI.scala:56:24
  input         spi_bundle_miso	// src/device/SPI.scala:56:24
);

  spi_top_apb mspi (	// src/device/SPI.scala:58:22
    .clock       (clock),
    .reset       (reset),
    .in_psel     (auto_in_psel),
    .in_penable  (auto_in_penable),
    .in_pwrite   (auto_in_pwrite),
    .in_paddr    ({3'h0, auto_in_paddr}),	// src/device/SPI.scala:61:16
    .in_pprot    (3'h1),	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18, src/device/SPI.scala:58:22
    .in_pwdata   (auto_in_pwdata),
    .in_pstrb    (auto_in_pstrb),
    .in_pready   (auto_in_pready),
    .in_pslverr  (auto_in_pslverr),
    .in_prdata   (auto_in_prdata),
    .spi_sck     (spi_bundle_sck),
    .spi_ss      (spi_bundle_ss),
    .spi_mosi    (spi_bundle_mosi),
    .spi_miso    (spi_bundle_miso),
    .spi_irq_out (/* unused */)
  );	// src/device/SPI.scala:58:22
endmodule

module AXI4ToAPB(	// src/amba/AXI4ToAPB.scala:45:25
  input         clock,	// src/amba/AXI4ToAPB.scala:45:25
                reset,	// src/amba/AXI4ToAPB.scala:45:25
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_psel,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_penable,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pwrite,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_paddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pwdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_pstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_pready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_pslverr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_prdata	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeOut_penable;	// src/amba/AXI4ToAPB.scala:75:28
  reg  [1:0]  state;	// src/amba/AXI4ToAPB.scala:50:26
  wire        _is_write_T = state == 2'h0;	// src/amba/AXI4ToAPB.scala:50:26, :51:32
  wire        accept_read = _is_write_T & auto_in_arvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}
  wire        accept_write =
    ~accept_read & _is_write_T & auto_in_awvalid & auto_in_wvalid;	// src/amba/AXI4ToAPB.scala:51:{32,44}, :52:{26,39,61,73}
  reg         is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        is_write = _is_write_T ? accept_write : is_write_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:51:32, :52:{39,61,73}
  `ifndef SYNTHESIS	// src/amba/AXI4ToAPB.scala:64:13
    always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:64:13
      if (~reset & auto_in_arvalid & auto_in_arsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:64 assert(!(ar.valid && ar.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:64:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:64:13
          $fatal;	// src/amba/AXI4ToAPB.scala:64:13
      end
      if (~reset & auto_in_awvalid & auto_in_awsize > 3'h2) begin	// src/amba/AXI4ToAPB.scala:45:25, :64:13, :65:{13,25,41}
        if (`ASSERT_VERBOSE_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $error("Assertion failed\n    at AXI4ToAPB.scala:65 assert(!(aw.valid && aw.bits.size > \"b10\".U))\n");	// src/amba/AXI4ToAPB.scala:65:13
        if (`STOP_COND_)	// src/amba/AXI4ToAPB.scala:65:13
          $fatal;	// src/amba/AXI4ToAPB.scala:65:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [3:0]  rid_reg;	// src/amba/AXI4ToAPB.scala:67:33
  reg  [3:0]  bid_reg;	// src/amba/AXI4ToAPB.scala:68:33
  reg  [31:0] araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [31:0] awaddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [31:0] wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  reg  [3:0]  wstrb_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  assign nodeOut_penable = state == 2'h1;	// src/amba/AXI4ToAPB.scala:50:26, :75:28
  wire [1:0]  resp = {auto_out_pslverr, 1'h0};	// src/amba/AXI4ToAPB.scala:86:21
  reg  [1:0]  resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire [1:0]  resp_hold = nodeOut_penable ? resp : resp_hold_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:75:28, :86:21
  wire        _nodeIn_bvalid_T_2 = state == 2'h2;	// src/amba/AXI4ToAPB.scala:50:26, :88:82
  wire        nodeIn_rvalid =
    ~is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:{19,29,57,72,82}
  reg  [31:0] nodeIn_rdata_r;	// rocket-chip/src/main/scala/util/package.scala:88:63
  wire        nodeIn_bvalid =
    is_write & (nodeOut_penable & auto_out_pready | _nodeIn_bvalid_T_2);	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:75:28, :88:82, :94:{28,56,71}
  always @(posedge clock) begin	// src/amba/AXI4ToAPB.scala:45:25
    if (reset)	// src/amba/AXI4ToAPB.scala:45:25
      state <= 2'h0;	// src/amba/AXI4ToAPB.scala:50:26
    else begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [3:0][1:0] _GEN;	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
      _GEN =
        {{state},
         {{~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid), 1'h0}},
         {auto_out_pready
            ? {~(auto_in_rready & nodeIn_rvalid | auto_in_bready & nodeIn_bvalid),
               1'h0}
            : 2'h1},
         {{1'h0, auto_in_arvalid | auto_in_awvalid & auto_in_wvalid}}};	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:{33,39,49,62}, :56:{33,39,55,63}, :57:{43,49,57}, :88:29, :94:28, src/main/scala/chisel3/util/Decoupled.scala:51:35
      state <= _GEN[state];	// src/amba/AXI4ToAPB.scala:50:26, :51:32, :54:22, :55:33, :56:33, :57:43
    end
    if (_is_write_T)	// src/amba/AXI4ToAPB.scala:51:32
      is_write_r <= accept_write;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:52:{39,61,73}
    if (accept_read) begin	// src/amba/AXI4ToAPB.scala:51:44
      rid_reg <= auto_in_arid;	// src/amba/AXI4ToAPB.scala:67:33
      araddr_reg_r <= auto_in_araddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (accept_write) begin	// src/amba/AXI4ToAPB.scala:52:{39,61,73}
      bid_reg <= auto_in_awid;	// src/amba/AXI4ToAPB.scala:68:33
      awaddr_reg_r <= auto_in_awaddr;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wdata_reg_r <= auto_in_wdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
      wstrb_reg_r <= auto_in_wstrb;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
    if (nodeOut_penable) begin	// src/amba/AXI4ToAPB.scala:75:28
      resp_hold_r <= resp;	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:86:21
      nodeIn_rdata_r <= auto_out_prdata;	// rocket-chip/src/main/scala/util/package.scala:88:63
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/amba/AXI4ToAPB.scala:45:25
    `ifdef FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_BEFORE_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/amba/AXI4ToAPB.scala:45:25
      automatic logic [31:0] _RANDOM[0:4];	// src/amba/AXI4ToAPB.scala:45:25
      `ifdef INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
        `INIT_RANDOM_PROLOG_	// src/amba/AXI4ToAPB.scala:45:25
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/amba/AXI4ToAPB.scala:45:25
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/amba/AXI4ToAPB.scala:45:25
        end	// src/amba/AXI4ToAPB.scala:45:25
        state = _RANDOM[3'h0][1:0];	// src/amba/AXI4ToAPB.scala:45:25, :50:26
        is_write_r = _RANDOM[3'h0][2];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        rid_reg = _RANDOM[3'h0][6:3];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :67:33
        bid_reg = _RANDOM[3'h0][10:7];	// src/amba/AXI4ToAPB.scala:45:25, :50:26, :68:33
        araddr_reg_r = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25, :50:26
        awaddr_reg_r = {_RANDOM[3'h1][31:11], _RANDOM[3'h2][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wdata_reg_r = {_RANDOM[3'h2][31:11], _RANDOM[3'h3][10:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        wstrb_reg_r = _RANDOM[3'h3][14:11];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        resp_hold_r = _RANDOM[3'h3][16:15];	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
        nodeIn_rdata_r = {_RANDOM[3'h3][31:17], _RANDOM[3'h4][16:0]};	// rocket-chip/src/main/scala/util/package.scala:88:63, src/amba/AXI4ToAPB.scala:45:25
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
      `FIRRTL_AFTER_INITIAL	// src/amba/AXI4ToAPB.scala:45:25
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign auto_in_awready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_wready = accept_write;	// src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_in_bvalid = nodeIn_bvalid;	// src/amba/AXI4ToAPB.scala:45:25, :94:28
  assign auto_in_bid = bid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :68:33
  assign auto_in_bresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_in_arready = accept_read;	// src/amba/AXI4ToAPB.scala:45:25, :51:44
  assign auto_in_rvalid = nodeIn_rvalid;	// src/amba/AXI4ToAPB.scala:45:25, :88:29
  assign auto_in_rid = rid_reg;	// src/amba/AXI4ToAPB.scala:45:25, :67:33
  assign auto_in_rdata = nodeOut_penable ? auto_out_prdata : nodeIn_rdata_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :75:28
  assign auto_in_rresp = resp_hold;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_psel = accept_read | accept_write | nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :74:{35,52}, :75:28
  assign auto_out_penable = nodeOut_penable;	// src/amba/AXI4ToAPB.scala:45:25, :75:28
  assign auto_out_pwrite = is_write;	// rocket-chip/src/main/scala/util/package.scala:88:42, src/amba/AXI4ToAPB.scala:45:25
  assign auto_out_paddr =
    is_write
      ? (accept_write ? auto_in_awaddr : awaddr_reg_r)
      : accept_read ? auto_in_araddr : araddr_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :51:44, :52:{39,61,73}, :77:25
  assign auto_out_pwdata = accept_write ? auto_in_wdata : wdata_reg_r;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}
  assign auto_out_pstrb =
    is_write ? (accept_write ? auto_in_wstrb : wstrb_reg_r) : 4'h0;	// rocket-chip/src/main/scala/util/package.scala:88:{42,63}, src/amba/AXI4ToAPB.scala:45:25, :52:{39,61,73}, :80:25
endmodule

module Queue1_BundleMap(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input  clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
         reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_enq_bits_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
         io_deq_bits_real_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram_real_last <= io_enq_bits_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram_real_last = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_real_last = ram_real_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module AXI4UserYanker(	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_becho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_recho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _Queue1_BundleMap_31_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_31_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_31_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_30_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_29_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_28_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_27_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_26_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_25_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_24_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_23_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_22_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_21_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_20_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_19_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_18_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_17_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_16_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_15_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_14_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_13_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_12_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_11_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_10_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_9_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_8_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_7_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_6_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_5_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_4_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_3_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_2_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_1_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_enq_ready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire        _Queue1_BundleMap_io_deq_bits_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [15:0] _GEN =
    {{_Queue1_BundleMap_15_io_enq_ready},
     {_Queue1_BundleMap_14_io_enq_ready},
     {_Queue1_BundleMap_13_io_enq_ready},
     {_Queue1_BundleMap_12_io_enq_ready},
     {_Queue1_BundleMap_11_io_enq_ready},
     {_Queue1_BundleMap_10_io_enq_ready},
     {_Queue1_BundleMap_9_io_enq_ready},
     {_Queue1_BundleMap_8_io_enq_ready},
     {_Queue1_BundleMap_7_io_enq_ready},
     {_Queue1_BundleMap_6_io_enq_ready},
     {_Queue1_BundleMap_5_io_enq_ready},
     {_Queue1_BundleMap_4_io_enq_ready},
     {_Queue1_BundleMap_3_io_enq_ready},
     {_Queue1_BundleMap_2_io_enq_ready},
     {_Queue1_BundleMap_1_io_enq_ready},
     {_Queue1_BundleMap_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
  wire [15:0] _GEN_0 =
    {{_Queue1_BundleMap_15_io_deq_bits_real_last},
     {_Queue1_BundleMap_14_io_deq_bits_real_last},
     {_Queue1_BundleMap_13_io_deq_bits_real_last},
     {_Queue1_BundleMap_12_io_deq_bits_real_last},
     {_Queue1_BundleMap_11_io_deq_bits_real_last},
     {_Queue1_BundleMap_10_io_deq_bits_real_last},
     {_Queue1_BundleMap_9_io_deq_bits_real_last},
     {_Queue1_BundleMap_8_io_deq_bits_real_last},
     {_Queue1_BundleMap_7_io_deq_bits_real_last},
     {_Queue1_BundleMap_6_io_deq_bits_real_last},
     {_Queue1_BundleMap_5_io_deq_bits_real_last},
     {_Queue1_BundleMap_4_io_deq_bits_real_last},
     {_Queue1_BundleMap_3_io_deq_bits_real_last},
     {_Queue1_BundleMap_2_io_deq_bits_real_last},
     {_Queue1_BundleMap_1_io_deq_bits_real_last},
     {_Queue1_BundleMap_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  wire        _GEN_1 = auto_out_rvalid & auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:75:37
  wire        _GEN_2 = auto_in_arvalid & auto_out_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:78:37
  wire [15:0] _GEN_3 =
    {{_Queue1_BundleMap_31_io_enq_ready},
     {_Queue1_BundleMap_30_io_enq_ready},
     {_Queue1_BundleMap_29_io_enq_ready},
     {_Queue1_BundleMap_28_io_enq_ready},
     {_Queue1_BundleMap_27_io_enq_ready},
     {_Queue1_BundleMap_26_io_enq_ready},
     {_Queue1_BundleMap_25_io_enq_ready},
     {_Queue1_BundleMap_24_io_enq_ready},
     {_Queue1_BundleMap_23_io_enq_ready},
     {_Queue1_BundleMap_22_io_enq_ready},
     {_Queue1_BundleMap_21_io_enq_ready},
     {_Queue1_BundleMap_20_io_enq_ready},
     {_Queue1_BundleMap_19_io_enq_ready},
     {_Queue1_BundleMap_18_io_enq_ready},
     {_Queue1_BundleMap_17_io_enq_ready},
     {_Queue1_BundleMap_16_io_enq_ready}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
      automatic logic [15:0] _GEN_4 =
        {{_Queue1_BundleMap_15_io_deq_valid},
         {_Queue1_BundleMap_14_io_deq_valid},
         {_Queue1_BundleMap_13_io_deq_valid},
         {_Queue1_BundleMap_12_io_deq_valid},
         {_Queue1_BundleMap_11_io_deq_valid},
         {_Queue1_BundleMap_10_io_deq_valid},
         {_Queue1_BundleMap_9_io_deq_valid},
         {_Queue1_BundleMap_8_io_deq_valid},
         {_Queue1_BundleMap_7_io_deq_valid},
         {_Queue1_BundleMap_6_io_deq_valid},
         {_Queue1_BundleMap_5_io_deq_valid},
         {_Queue1_BundleMap_4_io_deq_valid},
         {_Queue1_BundleMap_3_io_deq_valid},
         {_Queue1_BundleMap_2_io_deq_valid},
         {_Queue1_BundleMap_1_io_deq_valid},
         {_Queue1_BundleMap_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      automatic logic [15:0] _GEN_5 =
        {{_Queue1_BundleMap_31_io_deq_valid},
         {_Queue1_BundleMap_30_io_deq_valid},
         {_Queue1_BundleMap_29_io_deq_valid},
         {_Queue1_BundleMap_28_io_deq_valid},
         {_Queue1_BundleMap_27_io_deq_valid},
         {_Queue1_BundleMap_26_io_deq_valid},
         {_Queue1_BundleMap_25_io_deq_valid},
         {_Queue1_BundleMap_24_io_deq_valid},
         {_Queue1_BundleMap_23_io_deq_valid},
         {_Queue1_BundleMap_22_io_deq_valid},
         {_Queue1_BundleMap_21_io_deq_valid},
         {_Queue1_BundleMap_20_io_deq_valid},
         {_Queue1_BundleMap_19_io_deq_valid},
         {_Queue1_BundleMap_18_io_deq_valid},
         {_Queue1_BundleMap_17_io_deq_valid},
         {_Queue1_BundleMap_16_io_deq_valid}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      if (~reset & ~(~auto_out_rvalid | _GEN_4[auto_out_rid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
          $error("Assertion failed\n    at UserYanker.scala:66 assert (!out.r.valid || r_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14
      end
      if (~reset & ~(~auto_out_bvalid | _GEN_5[auto_out_bid])) begin	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:66:14, :95:{14,15,28}
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
          $error("Assertion failed\n    at UserYanker.scala:95 assert (!out.b.valid || b_valid) // Q must be ready faster than the response\n");	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:95:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [15:0] _GEN_6 =
    {{_Queue1_BundleMap_31_io_deq_bits_real_last},
     {_Queue1_BundleMap_30_io_deq_bits_real_last},
     {_Queue1_BundleMap_29_io_deq_bits_real_last},
     {_Queue1_BundleMap_28_io_deq_bits_real_last},
     {_Queue1_BundleMap_27_io_deq_bits_real_last},
     {_Queue1_BundleMap_26_io_deq_bits_real_last},
     {_Queue1_BundleMap_25_io_deq_bits_real_last},
     {_Queue1_BundleMap_24_io_deq_bits_real_last},
     {_Queue1_BundleMap_23_io_deq_bits_real_last},
     {_Queue1_BundleMap_22_io_deq_bits_real_last},
     {_Queue1_BundleMap_21_io_deq_bits_real_last},
     {_Queue1_BundleMap_20_io_deq_bits_real_last},
     {_Queue1_BundleMap_19_io_deq_bits_real_last},
     {_Queue1_BundleMap_18_io_deq_bits_real_last},
     {_Queue1_BundleMap_17_io_deq_bits_real_last},
     {_Queue1_BundleMap_16_io_deq_bits_real_last}};	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  wire        _GEN_7 = auto_out_bvalid & auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:104:37
  wire        _GEN_8 = auto_in_awvalid & auto_out_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:107:37
  Queue1_BundleMap Queue1_BundleMap (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h0 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_1 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_1_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h1 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_1_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_1_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_2 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_2_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h2 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_2_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_2_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_3 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_3_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h3 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_3_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_3_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_4 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_4_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h4 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_4_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_4_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_5 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_5_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h5 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_5_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_5_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_6 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_6_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h6 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_6_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_6_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_7 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_7_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h7 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_7_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_7_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_8 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_8_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h8 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_8_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_8_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_9 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_9_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'h9 & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_9_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_9_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_10 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_10_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hA & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_10_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_10_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_11 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_11_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hB & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_11_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_11_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_12 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_12_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hC & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_12_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_12_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_13 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_13_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hD & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_13_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_13_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_14 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_14_io_enq_ready),
    .io_enq_valid          (_GEN_2 & auto_in_arid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & auto_out_rid == 4'hE & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_14_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_14_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_15 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_15_io_enq_ready),
    .io_enq_valid          (_GEN_2 & (&auto_in_arid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_real_last (auto_in_arecho_real_last),
    .io_deq_ready          (_GEN_1 & (&auto_out_rid) & auto_out_rlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue1_BundleMap_15_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_15_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_16 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_16_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h0),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_16_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_16_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_17 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_17_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h1),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_17_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_17_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_18 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_18_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h2),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_18_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_18_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_19 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_19_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h3),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_19_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_19_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_20 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_20_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h4),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_20_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_20_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_21 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_21_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h5),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_21_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_21_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_22 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_22_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h6),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_22_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_22_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_23 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_23_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h7),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_23_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_23_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_24 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_24_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h8),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_24_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_24_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_25 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_25_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'h9),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_25_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_25_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_26 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_26_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hA),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_26_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_26_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_27 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_27_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hB),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_27_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_27_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_28 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_28_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hC),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_28_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_28_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_29 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_29_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hD),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_29_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_29_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_30 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_30_io_enq_ready),
    .io_enq_valid          (_GEN_8 & auto_in_awid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & auto_out_bid == 4'hE),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_30_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_30_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue1_BundleMap Queue1_BundleMap_31 (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue1_BundleMap_31_io_enq_ready),
    .io_enq_valid          (_GEN_8 & (&auto_in_awid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_real_last (auto_in_awecho_real_last),
    .io_deq_ready          (_GEN_7 & (&auto_out_bid)),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue1_BundleMap_31_io_deq_valid),
    .io_deq_bits_real_last (_Queue1_BundleMap_31_io_deq_bits_real_last)
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:48:17
  assign auto_in_awready = auto_out_awready & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :86:36
  assign auto_in_wready = auto_out_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bvalid = auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_bresp = auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_becho_real_last = _GEN_6[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :99:22
  assign auto_in_arready = auto_out_arready & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :57:36
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_in_recho_real_last = _GEN_0[auto_out_rid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :70:22
  assign auto_in_rlast = auto_out_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awvalid = auto_in_awvalid & _GEN_3[auto_in_awid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :86:36, :87:36
  assign auto_out_awid = auto_in_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awaddr = auto_in_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awsize = auto_in_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_awburst = auto_in_awburst;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wvalid = auto_in_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wdata = auto_in_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wstrb = auto_in_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_wlast = auto_in_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_bready = auto_in_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_arvalid = auto_in_arvalid & _GEN[auto_in_arid];	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9, :57:36, :58:36
  assign auto_out_arid = auto_in_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_araddr = auto_in_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_arsize = auto_in_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_arburst = auto_in_arburst;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:33:9
endmodule

module Queue1_AXI4BundleAR(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[35:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[43:36] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[46:44] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[48:47] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleAW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [48:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <=
        {io_enq_bits_burst,
         io_enq_bits_size,
         io_enq_bits_len,
         io_enq_bits_addr,
         io_enq_bits_id};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][17:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_id = full ? ram[3:0] : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_addr = full ? ram[35:4] : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_len = full ? ram[43:36] : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_size = full ? ram[46:44] : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_burst = full ? ram[48:47] : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module Queue1_AXI4BundleW(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [36:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :285:16, :297:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :261:28, :263:27, :286:19, :298:17, :301:{26,35}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :263:27, :298:17, :301:{26,35}
      ram <= {io_enq_bits_last, io_enq_bits_strb, io_enq_bits_data};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :264:27, :276:{15,27}, :277:16, :285:16, :297:{24,39}, :298:17, :300:14, :301:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :263:27, :298:17, :301:{26,35}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][5:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[1'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27, :286:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :285:16, :297:{24,39}
  assign io_deq_bits_data = full ? ram[31:0] : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_strb = full ? ram[35:32] : io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
  assign io_deq_bits_last = full ? ram[36] : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27, :293:17, :298:17, :299:19
endmodule

module AXI4Fragmenter(	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  input         clock,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
                reset,	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  output        auto_in_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_awlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_arlen,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_rlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_awready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_awid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_awaddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_awsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_awburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_awecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_wready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_wdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_wstrb,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_wlast,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_bready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_bvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_bid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_bresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_becho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_arready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_arid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_araddr,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_arsize,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_arburst,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_arecho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_rready,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_rvalid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_rid,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_rdata,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_rresp,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_recho_real_last,	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_rlast	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire             nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:33
  wire             w_idle;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire             in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:164:35
  wire             _in_wdeq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _in_wdeq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [2:0]       _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0]      r_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]       r_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]       len = busy ? r_len : _deq_q_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _out_bits_addr_T = ~addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [8:0]       _out_bits_addr_T_2 = 9'h3 << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              busy_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0]      r_addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]       r_len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]       len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _out_bits_addr_T_7 = ~addr_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [8:0]       _out_bits_addr_T_9 = 9'h3 << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/util/package.scala:243:71, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg              wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire             _in_awready_T = w_idle | wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :163:52, :173:30
  wire             nodeOut_awvalid = _deq_q_1_io_deq_valid & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:163:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign in_awready = auto_out_awready & _in_awready_T;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:163:52, :164:35
  wire             wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :165:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  reg  [8:0]       w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  wire [8:0]       w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :172:30, :173:30, :174:{23,35}
  wire             w_last = w_todo == 9'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  wire             _wcounter_T = auto_out_wready & nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:181:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
  assign nodeOut_wvalid = _in_wdeq_q_io_deq_valid & (~w_idle | wbeats_valid);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:362:21
  `ifndef SYNTHESIS	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
    always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
      if (~reset & ~(~_wcounter_T | (|w_todo))) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:174:23, :177:{14,15,27,37}, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $error("Assertion failed\n    at Fragmenter.scala:177 assert (!out.w.fire || w_todo =/= 0.U) // underflow impossible\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:177:14
      end
      if (~reset & ~(~nodeOut_wvalid | ~_in_wdeq_q_io_deq_bits_last | w_last)) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:175:27, :177:14, :181:33, :186:{14,15,28,31,47}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (`ASSERT_VERBOSE_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $error("Assertion failed\n    at Fragmenter.scala:186 assert (!out.w.valid || !in_w.bits.last || w_last)\n");	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
        if (`STOP_COND_)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
          $fatal;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:186:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             nodeOut_bready = auto_in_bready | ~auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}
  reg  [1:0]       error_0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_2;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_4;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_5;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_6;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_7;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_8;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_9;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_10;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_11;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_12;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_13;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_14;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]       error_15;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26
  wire [15:0][1:0] _GEN =
    {{error_15},
     {error_14},
     {error_13},
     {error_12},
     {error_11},
     {error_10},
     {error_9},
     {error_8},
     {error_7},
     {error_6},
     {error_5},
     {error_4},
     {error_3},
     {error_2},
     {error_1},
     {error_0}};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
  always @(posedge clock) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    automatic logic _GEN_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    automatic logic _GEN_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _GEN_0 = auto_out_arready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    _GEN_1 = in_awready & _deq_q_1_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:164:35, src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
    if (reset) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      busy <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
    end
    else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      automatic logic _GEN_2 = nodeOut_bready & auto_out_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:204:33, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy <= |len;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        busy_1 <= |len_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      wbeats_latched <=
        ~(auto_out_awready & nodeOut_awvalid)
        & (wbeats_valid & w_idle | wbeats_latched);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:156:35, :159:{26,43,60}, :160:{26,43}, :163:35, :165:35, :173:30, src/main/scala/chisel3/util/Decoupled.scala:51:35
      w_counter <= w_todo - {8'h0, _wcounter_T};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (auto_out_bid == 4'h0 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= error_0 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h1 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= error_1 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h2 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= error_2 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h3 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= error_3 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h4 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= error_4 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h5 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= error_5 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h6 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= error_6 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h7 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= error_7 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h8 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= error_8 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'h9 & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= error_9 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hA & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= error_10 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hB & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= error_11 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hC & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= error_12 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hD & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= error_13 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_bid == 4'hE & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= error_14 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if ((&auto_out_bid) & _GEN_2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (auto_out_becho_real_last)	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= 2'h0;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        else	// rocket-chip/src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= error_15 | auto_out_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :96:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr <= _deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:96:34
        automatic logic [31:0] _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:104:29
        _inc_addr_T_1 = addr + {16'h0, 16'h1 << _deq_q_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :107:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_1 =
            {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [31:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr <=
            {17'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
            | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:107:28
          r_addr <= _inc_addr_T_1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      end
      r_len <= len - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      if (_deq_q_1_io_deq_bits_burst == 2'h0)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :96:34, src/main/scala/chisel3/util/Decoupled.scala:362:21
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:362:21
      else begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:96:34
        automatic logic [31:0] _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:104:29
        _inc_addr_T_3 = addr_1 + {16'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:362:21
        if (_deq_q_1_io_deq_bits_burst == 2'h2) begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :107:28, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [22:0] _wrapMask_T_3 =
            {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:362:21
          automatic logic [31:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:362:21
          r_addr_1 <=
            {17'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
            | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// rocket-chip/src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
        end
        else	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:107:28
          r_addr_1 <= _inc_addr_T_3;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      end
      r_len_1 <= len_1 - 8'h1;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      automatic logic [31:0] _RANDOM[0:3];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        end	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
        busy = _RANDOM[2'h0][0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29
        r_addr = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29, :65:25
        r_len = _RANDOM[2'h1][8:1];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :66:25
        busy_1 = _RANDOM[2'h1][9];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :64:29, :65:25
        r_addr_1 = {_RANDOM[2'h1][31:10], _RANDOM[2'h2][9:0]};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25
        r_len_1 = _RANDOM[2'h2][17:10];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :66:25
        wbeats_latched = _RANDOM[2'h2][18];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :156:35
        w_counter = _RANDOM[2'h2][27:19];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :172:30
        error_0 = _RANDOM[2'h2][29:28];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :207:26
        error_1 = _RANDOM[2'h2][31:30];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :65:25, :207:26
        error_2 = _RANDOM[2'h3][1:0];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_3 = _RANDOM[2'h3][3:2];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_4 = _RANDOM[2'h3][5:4];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_5 = _RANDOM[2'h3][7:6];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_6 = _RANDOM[2'h3][9:8];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_7 = _RANDOM[2'h3][11:10];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_8 = _RANDOM[2'h3][13:12];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_9 = _RANDOM[2'h3][15:14];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_10 = _RANDOM[2'h3][17:16];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_11 = _RANDOM[2'h3][19:18];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_12 = _RANDOM[2'h3][21:20];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_13 = _RANDOM[2'h3][23:22];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_14 = _RANDOM[2'h3][25:24];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
        error_15 = _RANDOM[2'h3][27:26];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :207:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_AXI4BundleAR deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_arready),
    .io_enq_valid      (auto_in_arvalid),
    .io_enq_bits_id    (auto_in_arid),
    .io_enq_bits_addr  (auto_in_araddr),
    .io_enq_bits_len   (auto_in_arlen),
    .io_enq_bits_size  (auto_in_arsize),
    .io_enq_bits_burst (auto_in_arburst),
    .io_deq_ready      (auto_out_arready & ~(|len)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_arid),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleAW deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_awready),
    .io_enq_valid      (auto_in_awvalid),
    .io_enq_bits_id    (auto_in_awid),
    .io_enq_bits_addr  (auto_in_awaddr),
    .io_enq_bits_len   (auto_in_awlen),
    .io_enq_bits_size  (auto_in_awsize),
    .io_enq_bits_burst (auto_in_awburst),
    .io_deq_ready      (in_awready & ~(|len_1)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30, :164:35
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_awid),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  Queue1_AXI4BundleW in_wdeq_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_wready),
    .io_enq_valid     (auto_in_wvalid),
    .io_enq_bits_data (auto_in_wdata),
    .io_enq_bits_strb (auto_in_wstrb),
    .io_enq_bits_last (auto_in_wlast),
    .io_deq_ready     (auto_out_wready & (~w_idle | wbeats_valid)),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:37, :182:{33,51}
    .io_deq_valid     (_in_wdeq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_wdata),
    .io_deq_bits_strb (auto_out_wstrb),
    .io_deq_bits_last (_in_wdeq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_in_bvalid = auto_out_bvalid & auto_out_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :203:33
  assign auto_in_bid = auto_out_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_bresp = auto_out_bresp | _GEN[auto_out_bid];	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :208:41
  assign auto_in_rvalid = auto_out_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rid = auto_out_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rdata = auto_out_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rresp = auto_out_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
  assign auto_in_rlast = auto_out_rlast & auto_out_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :194:41
  assign auto_out_awvalid = nodeOut_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :163:35
  assign auto_out_awaddr =
    ~{_out_bits_addr_T_7[31:2], _out_bits_addr_T_7[1:0] | ~(_out_bits_addr_T_9[1:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :126:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_awsize = _deq_q_1_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_awburst = _deq_q_1_io_deq_bits_burst;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_awecho_real_last = ~(|len_1);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :68:23, :114:27
  assign auto_out_wvalid = nodeOut_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :181:33
  assign auto_out_wlast = w_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :175:27
  assign auto_out_bready = nodeOut_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :204:33
  assign auto_out_arvalid = _deq_q_io_deq_valid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_araddr =
    ~{_out_bits_addr_T[31:2], _out_bits_addr_T[1:0] | ~(_out_bits_addr_T_2[1:0])};	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :126:{26,28,34}, rocket-chip/src/main/scala/util/package.scala:243:{46,71,76}
  assign auto_out_arsize = _deq_q_io_deq_bits_size;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_arburst = _deq_q_io_deq_bits_burst;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, src/main/scala/chisel3/util/Decoupled.scala:362:21
  assign auto_out_arecho_real_last = ~(|len);	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9, :68:23, :114:27
  assign auto_out_rready = auto_in_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:33:9
endmodule

module NonSyncResetSynchronizerPrimitiveShiftReg_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  reg sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  always @(posedge clock) begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    sync_0 <= sync_1;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_1 <= sync_2;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_2 <= sync_3;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_3 <= sync_4;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_4 <= sync_5;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_5 <= sync_6;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_6 <= sync_7;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_7 <= sync_8;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_8 <= sync_9;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
    sync_9 <= io_d;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:51:66
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `ifdef FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_BEFORE_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      automatic logic [31:0] _RANDOM[0:0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `ifdef INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        `INIT_RANDOM_PROLOG_	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
        sync_0 = _RANDOM[/*Zero width*/ 1'b0][0];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_2 = _RANDOM[/*Zero width*/ 1'b0][2];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_3 = _RANDOM[/*Zero width*/ 1'b0][3];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_4 = _RANDOM[/*Zero width*/ 1'b0][4];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_5 = _RANDOM[/*Zero width*/ 1'b0][5];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_6 = _RANDOM[/*Zero width*/ 1'b0][6];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_7 = _RANDOM[/*Zero width*/ 1'b0][7];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_8 = _RANDOM[/*Zero width*/ 1'b0][8];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
        sync_9 = _RANDOM[/*Zero width*/ 1'b0][9];	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
      `FIRRTL_AFTER_INITIAL	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:37:15, :51:66
endmodule

module SynchronizerShiftReg_w1_d10(	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
  input  clock,	// rocket-chip/src/main/scala/util/SynchronizerReg.scala:169:7
         io_d,	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// rocket-chip/src/main/scala/util/ShiftReg.scala:36:14
);

  NonSyncResetSynchronizerPrimitiveShiftReg_d10 output_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

module SoCASIC(	// src/SoC.scala:56:9
  input          clock,	// src/SoC.scala:56:9
                 reset,	// src/SoC.scala:56:9
  input  [7:0]   intr_from_SoC,	// src/SoC.scala:60:27
  input          intc_timer_int,	// src/SoC.scala:64:18
  output         intc_int_o,	// src/SoC.scala:64:18
                 timer_int,	// src/SoC.scala:65:19
                 spi_sck,	// src/SoC.scala:66:17
  output [7:0]   spi_ss,	// src/SoC.scala:66:17
  output         spi_mosi,	// src/SoC.scala:66:17
  input          spi_miso,	// src/SoC.scala:66:17
                 uart_rx,	// src/SoC.scala:67:18
  output         uart_tx,	// src/SoC.scala:67:18
  output [2:0]   sdram_cmd,	// src/SoC.scala:68:19
  output         sdram_cmd_en,	// src/SoC.scala:68:19
  output [28:0]  sdram_addr,	// src/SoC.scala:68:19
  output [255:0] sdram_wr_data,	// src/SoC.scala:68:19
  output         sdram_wr_data_en,	// src/SoC.scala:68:19
                 sdram_wr_data_end,	// src/SoC.scala:68:19
  output [31:0]  sdram_wr_data_mask,	// src/SoC.scala:68:19
  output         sdram_sr_req,	// src/SoC.scala:68:19
                 sdram_ref_req,	// src/SoC.scala:68:19
                 sdram_burst,	// src/SoC.scala:68:19
  input          sdram_pll_stop,	// src/SoC.scala:68:19
                 sdram_clk_out,	// src/SoC.scala:68:19
                 sdram_ddr_rst,	// src/SoC.scala:68:19
                 sdram_init_calib_complete,	// src/SoC.scala:68:19
                 sdram_cmd_ready,	// src/SoC.scala:68:19
                 sdram_wr_data_rdy,	// src/SoC.scala:68:19
  input  [255:0] sdram_rd_data,	// src/SoC.scala:68:19
  input          sdram_rd_data_valid,	// src/SoC.scala:68:19
                 sdram_rd_data_end,	// src/SoC.scala:68:19
                 sdram_sr_ack,	// src/SoC.scala:68:19
                 sdram_ref_ack,	// src/SoC.scala:68:19
  output [5:0]   gpio_out,	// src/SoC.scala:69:18
  input  [3:0]   gpio_in,	// src/SoC.scala:69:18
  output         sram_reset,	// src/SoC.scala:71:18
                 sram_oce,	// src/SoC.scala:71:18
                 sram_clka,	// src/SoC.scala:71:18
                 sram_cea,	// src/SoC.scala:71:18
  output [15:0]  sram_ada,	// src/SoC.scala:71:18
  output [31:0]  sram_din,	// src/SoC.scala:71:18
  output [3:0]   sram_byte_ena,	// src/SoC.scala:71:18
  output         sram_clkb,	// src/SoC.scala:71:18
                 sram_ceb,	// src/SoC.scala:71:18
  output [15:0]  sram_adb,	// src/SoC.scala:71:18
  input  [31:0]  sram_dout	// src/SoC.scala:71:18
);

  wire        _cpu_reset_chain_io_q;	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
  wire        _axi4frag_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_out_awburst;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_awecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_out_arburst;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_arecho_real_last;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4yank_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_becho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_recho_real_last;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_awvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_awid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_awaddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_awsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_out_awburst;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_wvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_wdata;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_wstrb;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_wlast;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_bready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_arvalid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_arid;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_araddr;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_arsize;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_out_arburst;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_rready;	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi42apb_auto_in_awready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_wready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_bvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_bid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_bresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_arready;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_in_rvalid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_in_rid;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_in_rdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [1:0]  _axi42apb_auto_in_rresp;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_psel;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_penable;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _axi42apb_auto_out_pwrite;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_out_paddr;	// src/amba/AXI4ToAPB.scala:103:30
  wire [31:0] _axi42apb_auto_out_pwdata;	// src/amba/AXI4ToAPB.scala:103:30
  wire [3:0]  _axi42apb_auto_out_pstrb;	// src/amba/AXI4ToAPB.scala:103:30
  wire        _lspi_auto_in_pready;	// src/SoC.scala:44:25
  wire        _lspi_auto_in_pslverr;	// src/SoC.scala:44:25
  wire [31:0] _lspi_auto_in_prdata;	// src/SoC.scala:44:25
  wire        _luart_auto_in_pready;	// src/SoC.scala:41:27
  wire        _luart_auto_in_pslverr;	// src/SoC.scala:41:27
  wire [31:0] _luart_auto_in_prdata;	// src/SoC.scala:41:27
  wire        _lintc_auto_in_pready;	// src/SoC.scala:40:27
  wire [31:0] _lintc_auto_in_prdata;	// src/SoC.scala:40:27
  wire        _ltimer_auto_in_pready;	// src/SoC.scala:39:27
  wire [31:0] _ltimer_auto_in_prdata;	// src/SoC.scala:39:27
  wire        _lgpio_auto_in_pready;	// src/SoC.scala:38:27
  wire [31:0] _lgpio_auto_in_prdata;	// src/SoC.scala:38:27
  wire        _lsdram_auto_in_awready;	// src/SoC.scala:37:27
  wire        _lsdram_auto_in_wready;	// src/SoC.scala:37:27
  wire        _lsdram_auto_in_bvalid;	// src/SoC.scala:37:27
  wire [3:0]  _lsdram_auto_in_bid;	// src/SoC.scala:37:27
  wire [1:0]  _lsdram_auto_in_bresp;	// src/SoC.scala:37:27
  wire        _lsdram_auto_in_arready;	// src/SoC.scala:37:27
  wire        _lsdram_auto_in_rvalid;	// src/SoC.scala:37:27
  wire [3:0]  _lsdram_auto_in_rid;	// src/SoC.scala:37:27
  wire [31:0] _lsdram_auto_in_rdata;	// src/SoC.scala:37:27
  wire [1:0]  _lsdram_auto_in_rresp;	// src/SoC.scala:37:27
  wire        _lsdram_auto_in_rlast;	// src/SoC.scala:37:27
  wire        _lsram_auto_in_awready;	// src/SoC.scala:36:27
  wire        _lsram_auto_in_wready;	// src/SoC.scala:36:27
  wire        _lsram_auto_in_bvalid;	// src/SoC.scala:36:27
  wire [3:0]  _lsram_auto_in_bid;	// src/SoC.scala:36:27
  wire [1:0]  _lsram_auto_in_bresp;	// src/SoC.scala:36:27
  wire        _lsram_auto_in_arready;	// src/SoC.scala:36:27
  wire        _lsram_auto_in_rvalid;	// src/SoC.scala:36:27
  wire [3:0]  _lsram_auto_in_rid;	// src/SoC.scala:36:27
  wire [31:0] _lsram_auto_in_rdata;	// src/SoC.scala:36:27
  wire [1:0]  _lsram_auto_in_rresp;	// src/SoC.scala:36:27
  wire        _lsram_auto_in_rlast;	// src/SoC.scala:36:27
  wire        _cpu_auto_master_out_awvalid;	// src/SoC.scala:34:23
  wire [3:0]  _cpu_auto_master_out_awid;	// src/SoC.scala:34:23
  wire [31:0] _cpu_auto_master_out_awaddr;	// src/SoC.scala:34:23
  wire [7:0]  _cpu_auto_master_out_awlen;	// src/SoC.scala:34:23
  wire [2:0]  _cpu_auto_master_out_awsize;	// src/SoC.scala:34:23
  wire [1:0]  _cpu_auto_master_out_awburst;	// src/SoC.scala:34:23
  wire        _cpu_auto_master_out_wvalid;	// src/SoC.scala:34:23
  wire [31:0] _cpu_auto_master_out_wdata;	// src/SoC.scala:34:23
  wire [3:0]  _cpu_auto_master_out_wstrb;	// src/SoC.scala:34:23
  wire        _cpu_auto_master_out_wlast;	// src/SoC.scala:34:23
  wire        _cpu_auto_master_out_bready;	// src/SoC.scala:34:23
  wire        _cpu_auto_master_out_arvalid;	// src/SoC.scala:34:23
  wire [3:0]  _cpu_auto_master_out_arid;	// src/SoC.scala:34:23
  wire [31:0] _cpu_auto_master_out_araddr;	// src/SoC.scala:34:23
  wire [7:0]  _cpu_auto_master_out_arlen;	// src/SoC.scala:34:23
  wire [2:0]  _cpu_auto_master_out_arsize;	// src/SoC.scala:34:23
  wire [1:0]  _cpu_auto_master_out_arburst;	// src/SoC.scala:34:23
  wire        _cpu_auto_master_out_rready;	// src/SoC.scala:34:23
  wire        _apbxbar_auto_in_pready;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_in_pslverr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_in_prdata;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_4_psel;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_4_penable;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_4_pwrite;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_4_paddr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_4_pwdata;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_3_psel;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_3_penable;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_3_pwrite;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_3_paddr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_3_pwdata;	// src/SoC.scala:32:27
  wire [3:0]  _apbxbar_auto_out_3_pstrb;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_2_psel;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_2_penable;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_2_pwrite;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_2_paddr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_2_pwdata;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_1_psel;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_1_penable;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_1_pwrite;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_1_paddr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_1_pwdata;	// src/SoC.scala:32:27
  wire [3:0]  _apbxbar_auto_out_1_pstrb;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_0_psel;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_0_penable;	// src/SoC.scala:32:27
  wire        _apbxbar_auto_out_0_pwrite;	// src/SoC.scala:32:27
  wire [28:0] _apbxbar_auto_out_0_paddr;	// src/SoC.scala:32:27
  wire [31:0] _apbxbar_auto_out_0_pwdata;	// src/SoC.scala:32:27
  wire [3:0]  _apbxbar_auto_out_0_pstrb;	// src/SoC.scala:32:27
  wire        _axi4xbar_1_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_1_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [28:0] _axi4xbar_1_auto_out_1_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_1_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_out_1_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_1_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_1_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_1_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [28:0] _axi4xbar_1_auto_out_1_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_1_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_1_auto_out_1_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_1_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_0_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_0_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_0_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_0_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_0_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_1_auto_out_0_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_1_auto_out_0_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_1_auto_out_0_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_1_auto_out_0_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_awready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_wready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_bvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_in_bid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_in_bresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_arready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_rvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_in_rid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_in_rdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_in_rresp;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_in_rlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_1_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [29:0] _axi4xbar_auto_out_1_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_1_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_1_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_1_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_1_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_1_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_1_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [29:0] _axi4xbar_auto_out_1_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_1_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_1_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_1_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_1_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_awvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_0_awid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_0_awaddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_0_awlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_0_awsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_0_awburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_wvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_0_wdata;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_0_wstrb;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_wlast;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_bready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_arvalid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_0_arid;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_0_araddr;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_0_arlen;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_0_arsize;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_0_arburst;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_0_rready;	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Xbar axi4xbar (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_awready         (_axi4xbar_auto_in_awready),
    .auto_in_awvalid         (_cpu_auto_master_out_awvalid),	// src/SoC.scala:34:23
    .auto_in_awid       (_cpu_auto_master_out_awid),	// src/SoC.scala:34:23
    .auto_in_awaddr     (_cpu_auto_master_out_awaddr),	// src/SoC.scala:34:23
    .auto_in_awlen      (_cpu_auto_master_out_awlen),	// src/SoC.scala:34:23
    .auto_in_awsize     (_cpu_auto_master_out_awsize),	// src/SoC.scala:34:23
    .auto_in_awburst    (_cpu_auto_master_out_awburst),	// src/SoC.scala:34:23
    .auto_in_wready          (_axi4xbar_auto_in_wready),
    .auto_in_wvalid          (_cpu_auto_master_out_wvalid),	// src/SoC.scala:34:23
    .auto_in_wdata      (_cpu_auto_master_out_wdata),	// src/SoC.scala:34:23
    .auto_in_wstrb      (_cpu_auto_master_out_wstrb),	// src/SoC.scala:34:23
    .auto_in_wlast      (_cpu_auto_master_out_wlast),	// src/SoC.scala:34:23
    .auto_in_bready          (_cpu_auto_master_out_bready),	// src/SoC.scala:34:23
    .auto_in_bvalid          (_axi4xbar_auto_in_bvalid),
    .auto_in_bid        (_axi4xbar_auto_in_bid),
    .auto_in_bresp      (_axi4xbar_auto_in_bresp),
    .auto_in_arready         (_axi4xbar_auto_in_arready),
    .auto_in_arvalid         (_cpu_auto_master_out_arvalid),	// src/SoC.scala:34:23
    .auto_in_arid       (_cpu_auto_master_out_arid),	// src/SoC.scala:34:23
    .auto_in_araddr     (_cpu_auto_master_out_araddr),	// src/SoC.scala:34:23
    .auto_in_arlen      (_cpu_auto_master_out_arlen),	// src/SoC.scala:34:23
    .auto_in_arsize     (_cpu_auto_master_out_arsize),	// src/SoC.scala:34:23
    .auto_in_arburst    (_cpu_auto_master_out_arburst),	// src/SoC.scala:34:23
    .auto_in_rready          (_cpu_auto_master_out_rready),	// src/SoC.scala:34:23
    .auto_in_rvalid          (_axi4xbar_auto_in_rvalid),
    .auto_in_rid        (_axi4xbar_auto_in_rid),
    .auto_in_rdata      (_axi4xbar_auto_in_rdata),
    .auto_in_rresp      (_axi4xbar_auto_in_rresp),
    .auto_in_rlast      (_axi4xbar_auto_in_rlast),
    .auto_out_1_awready      (_lsdram_auto_in_awready),	// src/SoC.scala:37:27
    .auto_out_1_awvalid      (_axi4xbar_auto_out_1_awvalid),
    .auto_out_1_awid    (_axi4xbar_auto_out_1_awid),
    .auto_out_1_awaddr  (_axi4xbar_auto_out_1_awaddr),
    .auto_out_1_awlen   (_axi4xbar_auto_out_1_awlen),
    .auto_out_1_awsize  (_axi4xbar_auto_out_1_awsize),
    .auto_out_1_awburst (_axi4xbar_auto_out_1_awburst),
    .auto_out_1_wready       (_lsdram_auto_in_wready),	// src/SoC.scala:37:27
    .auto_out_1_wvalid       (_axi4xbar_auto_out_1_wvalid),
    .auto_out_1_wdata   (_axi4xbar_auto_out_1_wdata),
    .auto_out_1_wstrb   (_axi4xbar_auto_out_1_wstrb),
    .auto_out_1_wlast   (_axi4xbar_auto_out_1_wlast),
    .auto_out_1_bready       (_axi4xbar_auto_out_1_bready),
    .auto_out_1_bvalid       (_lsdram_auto_in_bvalid),	// src/SoC.scala:37:27
    .auto_out_1_bid     (_lsdram_auto_in_bid),	// src/SoC.scala:37:27
    .auto_out_1_bresp   (_lsdram_auto_in_bresp),	// src/SoC.scala:37:27
    .auto_out_1_arready      (_lsdram_auto_in_arready),	// src/SoC.scala:37:27
    .auto_out_1_arvalid      (_axi4xbar_auto_out_1_arvalid),
    .auto_out_1_arid    (_axi4xbar_auto_out_1_arid),
    .auto_out_1_araddr  (_axi4xbar_auto_out_1_araddr),
    .auto_out_1_arlen   (_axi4xbar_auto_out_1_arlen),
    .auto_out_1_arsize  (_axi4xbar_auto_out_1_arsize),
    .auto_out_1_arburst (_axi4xbar_auto_out_1_arburst),
    .auto_out_1_rready       (_axi4xbar_auto_out_1_rready),
    .auto_out_1_rvalid       (_lsdram_auto_in_rvalid),	// src/SoC.scala:37:27
    .auto_out_1_rid     (_lsdram_auto_in_rid),	// src/SoC.scala:37:27
    .auto_out_1_rdata   (_lsdram_auto_in_rdata),	// src/SoC.scala:37:27
    .auto_out_1_rresp   (_lsdram_auto_in_rresp),	// src/SoC.scala:37:27
    .auto_out_1_rlast   (_lsdram_auto_in_rlast),	// src/SoC.scala:37:27
    .auto_out_0_awready      (_axi4frag_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_awvalid      (_axi4xbar_auto_out_0_awvalid),
    .auto_out_0_awid    (_axi4xbar_auto_out_0_awid),
    .auto_out_0_awaddr  (_axi4xbar_auto_out_0_awaddr),
    .auto_out_0_awlen   (_axi4xbar_auto_out_0_awlen),
    .auto_out_0_awsize  (_axi4xbar_auto_out_0_awsize),
    .auto_out_0_awburst (_axi4xbar_auto_out_0_awburst),
    .auto_out_0_wready       (_axi4frag_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_wvalid       (_axi4xbar_auto_out_0_wvalid),
    .auto_out_0_wdata   (_axi4xbar_auto_out_0_wdata),
    .auto_out_0_wstrb   (_axi4xbar_auto_out_0_wstrb),
    .auto_out_0_wlast   (_axi4xbar_auto_out_0_wlast),
    .auto_out_0_bready       (_axi4xbar_auto_out_0_bready),
    .auto_out_0_bvalid       (_axi4frag_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_bid     (_axi4frag_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_bresp   (_axi4frag_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_arready      (_axi4frag_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_arvalid      (_axi4xbar_auto_out_0_arvalid),
    .auto_out_0_arid    (_axi4xbar_auto_out_0_arid),
    .auto_out_0_araddr  (_axi4xbar_auto_out_0_araddr),
    .auto_out_0_arlen   (_axi4xbar_auto_out_0_arlen),
    .auto_out_0_arsize  (_axi4xbar_auto_out_0_arsize),
    .auto_out_0_arburst (_axi4xbar_auto_out_0_arburst),
    .auto_out_0_rready       (_axi4xbar_auto_out_0_rready),
    .auto_out_0_rvalid       (_axi4frag_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_rid     (_axi4frag_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_rdata   (_axi4frag_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_rresp   (_axi4frag_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_0_rlast   (_axi4frag_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Xbar_1 axi4xbar_1 (	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_awready         (_axi4xbar_1_auto_in_awready),
    .auto_in_awvalid         (_axi4yank_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awid       (_axi4yank_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awaddr     (_axi4yank_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awsize     (_axi4yank_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_awburst    (_axi4yank_auto_out_awburst),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wready          (_axi4xbar_1_auto_in_wready),
    .auto_in_wvalid          (_axi4yank_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wdata      (_axi4yank_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wstrb      (_axi4yank_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_wlast      (_axi4yank_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_bready          (_axi4yank_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_bvalid          (_axi4xbar_1_auto_in_bvalid),
    .auto_in_bid        (_axi4xbar_1_auto_in_bid),
    .auto_in_bresp      (_axi4xbar_1_auto_in_bresp),
    .auto_in_arready         (_axi4xbar_1_auto_in_arready),
    .auto_in_arvalid         (_axi4yank_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_arid       (_axi4yank_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_araddr     (_axi4yank_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_arsize     (_axi4yank_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_arburst    (_axi4yank_auto_out_arburst),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_rready          (_axi4yank_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_rvalid          (_axi4xbar_1_auto_in_rvalid),
    .auto_in_rid        (_axi4xbar_1_auto_in_rid),
    .auto_in_rdata      (_axi4xbar_1_auto_in_rdata),
    .auto_in_rresp      (_axi4xbar_1_auto_in_rresp),
    .auto_in_rlast      (_axi4xbar_1_auto_in_rlast),
    .auto_out_1_awready      (_lsram_auto_in_awready),	// src/SoC.scala:36:27
    .auto_out_1_awvalid      (_axi4xbar_1_auto_out_1_awvalid),
    .auto_out_1_awid    (_axi4xbar_1_auto_out_1_awid),
    .auto_out_1_awaddr  (_axi4xbar_1_auto_out_1_awaddr),
    .auto_out_1_awsize  (_axi4xbar_1_auto_out_1_awsize),
    .auto_out_1_awburst (_axi4xbar_1_auto_out_1_awburst),
    .auto_out_1_wready       (_lsram_auto_in_wready),	// src/SoC.scala:36:27
    .auto_out_1_wvalid       (_axi4xbar_1_auto_out_1_wvalid),
    .auto_out_1_wdata   (_axi4xbar_1_auto_out_1_wdata),
    .auto_out_1_wstrb   (_axi4xbar_1_auto_out_1_wstrb),
    .auto_out_1_wlast   (_axi4xbar_1_auto_out_1_wlast),
    .auto_out_1_bready       (_axi4xbar_1_auto_out_1_bready),
    .auto_out_1_bvalid       (_lsram_auto_in_bvalid),	// src/SoC.scala:36:27
    .auto_out_1_bid     (_lsram_auto_in_bid),	// src/SoC.scala:36:27
    .auto_out_1_bresp   (_lsram_auto_in_bresp),	// src/SoC.scala:36:27
    .auto_out_1_arready      (_lsram_auto_in_arready),	// src/SoC.scala:36:27
    .auto_out_1_arvalid      (_axi4xbar_1_auto_out_1_arvalid),
    .auto_out_1_arid    (_axi4xbar_1_auto_out_1_arid),
    .auto_out_1_araddr  (_axi4xbar_1_auto_out_1_araddr),
    .auto_out_1_arsize  (_axi4xbar_1_auto_out_1_arsize),
    .auto_out_1_arburst (_axi4xbar_1_auto_out_1_arburst),
    .auto_out_1_rready       (_axi4xbar_1_auto_out_1_rready),
    .auto_out_1_rvalid       (_lsram_auto_in_rvalid),	// src/SoC.scala:36:27
    .auto_out_1_rid     (_lsram_auto_in_rid),	// src/SoC.scala:36:27
    .auto_out_1_rdata   (_lsram_auto_in_rdata),	// src/SoC.scala:36:27
    .auto_out_1_rresp   (_lsram_auto_in_rresp),	// src/SoC.scala:36:27
    .auto_out_1_rlast   (_lsram_auto_in_rlast),	// src/SoC.scala:36:27
    .auto_out_0_awready      (_axi42apb_auto_in_awready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_awvalid      (_axi4xbar_1_auto_out_0_awvalid),
    .auto_out_0_awid    (_axi4xbar_1_auto_out_0_awid),
    .auto_out_0_awaddr  (_axi4xbar_1_auto_out_0_awaddr),
    .auto_out_0_awsize  (_axi4xbar_1_auto_out_0_awsize),
    .auto_out_0_wready       (_axi42apb_auto_in_wready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_wvalid       (_axi4xbar_1_auto_out_0_wvalid),
    .auto_out_0_wdata   (_axi4xbar_1_auto_out_0_wdata),
    .auto_out_0_wstrb   (_axi4xbar_1_auto_out_0_wstrb),
    .auto_out_0_bready       (_axi4xbar_1_auto_out_0_bready),
    .auto_out_0_bvalid       (_axi42apb_auto_in_bvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_bid     (_axi42apb_auto_in_bid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_bresp   (_axi42apb_auto_in_bresp),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_arready      (_axi42apb_auto_in_arready),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_arvalid      (_axi4xbar_1_auto_out_0_arvalid),
    .auto_out_0_arid    (_axi4xbar_1_auto_out_0_arid),
    .auto_out_0_araddr  (_axi4xbar_1_auto_out_0_araddr),
    .auto_out_0_arsize  (_axi4xbar_1_auto_out_0_arsize),
    .auto_out_0_rready       (_axi4xbar_1_auto_out_0_rready),
    .auto_out_0_rvalid       (_axi42apb_auto_in_rvalid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rid     (_axi42apb_auto_in_rid),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rdata   (_axi42apb_auto_in_rdata),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_out_0_rresp   (_axi42apb_auto_in_rresp)	// src/amba/AXI4ToAPB.scala:103:30
  );	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  APBFanout apbxbar (	// src/SoC.scala:32:27
    .auto_in_psel       (_axi42apb_auto_out_psel),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_penable    (_axi42apb_auto_out_penable),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_pwrite     (_axi42apb_auto_out_pwrite),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_paddr      (_axi42apb_auto_out_paddr),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_pwdata     (_axi42apb_auto_out_pwdata),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_pstrb      (_axi42apb_auto_out_pstrb),	// src/amba/AXI4ToAPB.scala:103:30
    .auto_in_pready     (_apbxbar_auto_in_pready),
    .auto_in_pslverr    (_apbxbar_auto_in_pslverr),
    .auto_in_prdata     (_apbxbar_auto_in_prdata),
    .auto_out_4_psel    (_apbxbar_auto_out_4_psel),
    .auto_out_4_penable (_apbxbar_auto_out_4_penable),
    .auto_out_4_pwrite  (_apbxbar_auto_out_4_pwrite),
    .auto_out_4_paddr   (_apbxbar_auto_out_4_paddr),
    .auto_out_4_pwdata  (_apbxbar_auto_out_4_pwdata),
    .auto_out_4_pready  (_lintc_auto_in_pready),	// src/SoC.scala:40:27
    .auto_out_4_prdata  (_lintc_auto_in_prdata),	// src/SoC.scala:40:27
    .auto_out_3_psel    (_apbxbar_auto_out_3_psel),
    .auto_out_3_penable (_apbxbar_auto_out_3_penable),
    .auto_out_3_pwrite  (_apbxbar_auto_out_3_pwrite),
    .auto_out_3_paddr   (_apbxbar_auto_out_3_paddr),
    .auto_out_3_pwdata  (_apbxbar_auto_out_3_pwdata),
    .auto_out_3_pstrb   (_apbxbar_auto_out_3_pstrb),
    .auto_out_3_pready  (_lgpio_auto_in_pready),	// src/SoC.scala:38:27
    .auto_out_3_prdata  (_lgpio_auto_in_prdata),	// src/SoC.scala:38:27
    .auto_out_2_psel    (_apbxbar_auto_out_2_psel),
    .auto_out_2_penable (_apbxbar_auto_out_2_penable),
    .auto_out_2_pwrite  (_apbxbar_auto_out_2_pwrite),
    .auto_out_2_paddr   (_apbxbar_auto_out_2_paddr),
    .auto_out_2_pwdata  (_apbxbar_auto_out_2_pwdata),
    .auto_out_2_pready  (_ltimer_auto_in_pready),	// src/SoC.scala:39:27
    .auto_out_2_prdata  (_ltimer_auto_in_prdata),	// src/SoC.scala:39:27
    .auto_out_1_psel    (_apbxbar_auto_out_1_psel),
    .auto_out_1_penable (_apbxbar_auto_out_1_penable),
    .auto_out_1_pwrite  (_apbxbar_auto_out_1_pwrite),
    .auto_out_1_paddr   (_apbxbar_auto_out_1_paddr),
    .auto_out_1_pwdata  (_apbxbar_auto_out_1_pwdata),
    .auto_out_1_pstrb   (_apbxbar_auto_out_1_pstrb),
    .auto_out_1_pready  (_luart_auto_in_pready),	// src/SoC.scala:41:27
    .auto_out_1_pslverr (_luart_auto_in_pslverr),	// src/SoC.scala:41:27
    .auto_out_1_prdata  (_luart_auto_in_prdata),	// src/SoC.scala:41:27
    .auto_out_0_psel    (_apbxbar_auto_out_0_psel),
    .auto_out_0_penable (_apbxbar_auto_out_0_penable),
    .auto_out_0_pwrite  (_apbxbar_auto_out_0_pwrite),
    .auto_out_0_paddr   (_apbxbar_auto_out_0_paddr),
    .auto_out_0_pwdata  (_apbxbar_auto_out_0_pwdata),
    .auto_out_0_pstrb   (_apbxbar_auto_out_0_pstrb),
    .auto_out_0_pready  (_lspi_auto_in_pready),	// src/SoC.scala:44:25
    .auto_out_0_pslverr (_lspi_auto_in_pslverr),	// src/SoC.scala:44:25
    .auto_out_0_prdata  (_lspi_auto_in_prdata)	// src/SoC.scala:44:25
  );	// src/SoC.scala:32:27
  CPU cpu (	// src/SoC.scala:34:23
    .clock                         (clock),
    .reset                         (_cpu_reset_chain_io_q | reset),	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23, src/SoC.scala:58:64
    .auto_master_out_awready      (_axi4xbar_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_awvalid      (_cpu_auto_master_out_awvalid),
    .auto_master_out_awid    (_cpu_auto_master_out_awid),
    .auto_master_out_awaddr  (_cpu_auto_master_out_awaddr),
    .auto_master_out_awlen   (_cpu_auto_master_out_awlen),
    .auto_master_out_awsize  (_cpu_auto_master_out_awsize),
    .auto_master_out_awburst (_cpu_auto_master_out_awburst),
    .auto_master_out_wready       (_axi4xbar_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_wvalid       (_cpu_auto_master_out_wvalid),
    .auto_master_out_wdata   (_cpu_auto_master_out_wdata),
    .auto_master_out_wstrb   (_cpu_auto_master_out_wstrb),
    .auto_master_out_wlast   (_cpu_auto_master_out_wlast),
    .auto_master_out_bready       (_cpu_auto_master_out_bready),
    .auto_master_out_bvalid       (_axi4xbar_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_bid     (_axi4xbar_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_bresp   (_axi4xbar_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_arready      (_axi4xbar_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_arvalid      (_cpu_auto_master_out_arvalid),
    .auto_master_out_arid    (_cpu_auto_master_out_arid),
    .auto_master_out_araddr  (_cpu_auto_master_out_araddr),
    .auto_master_out_arlen   (_cpu_auto_master_out_arlen),
    .auto_master_out_arsize  (_cpu_auto_master_out_arsize),
    .auto_master_out_arburst (_cpu_auto_master_out_arburst),
    .auto_master_out_rready       (_cpu_auto_master_out_rready),
    .auto_master_out_rvalid       (_axi4xbar_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rid     (_axi4xbar_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rdata   (_axi4xbar_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rresp   (_axi4xbar_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_master_out_rlast   (_axi4xbar_auto_in_rlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .interrupt                     (intr_from_SoC)
  );	// src/SoC.scala:34:23
  AXI4SRAM lsram (	// src/SoC.scala:36:27
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_awready      (_lsram_auto_in_awready),
    .auto_in_awvalid      (_axi4xbar_1_auto_out_1_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid    (_axi4xbar_1_auto_out_1_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr  (_axi4xbar_1_auto_out_1_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize  (_axi4xbar_1_auto_out_1_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awburst (_axi4xbar_1_auto_out_1_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready       (_lsram_auto_in_wready),
    .auto_in_wvalid       (_axi4xbar_1_auto_out_1_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata   (_axi4xbar_1_auto_out_1_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb   (_axi4xbar_1_auto_out_1_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wlast   (_axi4xbar_1_auto_out_1_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready       (_axi4xbar_1_auto_out_1_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid       (_lsram_auto_in_bvalid),
    .auto_in_bid     (_lsram_auto_in_bid),
    .auto_in_bresp   (_lsram_auto_in_bresp),
    .auto_in_arready      (_lsram_auto_in_arready),
    .auto_in_arvalid      (_axi4xbar_1_auto_out_1_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid    (_axi4xbar_1_auto_out_1_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr  (_axi4xbar_1_auto_out_1_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize  (_axi4xbar_1_auto_out_1_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arburst (_axi4xbar_1_auto_out_1_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready       (_axi4xbar_1_auto_out_1_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid       (_lsram_auto_in_rvalid),
    .auto_in_rid     (_lsram_auto_in_rid),
    .auto_in_rdata   (_lsram_auto_in_rdata),
    .auto_in_rresp   (_lsram_auto_in_rresp),
    .auto_in_rlast   (_lsram_auto_in_rlast),
    .sram_bundle_reset     (sram_reset),
    .sram_bundle_oce       (sram_oce),
    .sram_bundle_clka      (sram_clka),
    .sram_bundle_cea       (sram_cea),
    .sram_bundle_ada       (sram_ada),
    .sram_bundle_din       (sram_din),
    .sram_bundle_byte_ena  (sram_byte_ena),
    .sram_bundle_clkb      (sram_clkb),
    .sram_bundle_ceb       (sram_ceb),
    .sram_bundle_adb       (sram_adb),
    .sram_bundle_dout      (sram_dout)
  );	// src/SoC.scala:36:27
  AXI4SDRAM lsdram (	// src/SoC.scala:37:27
    .clock                            (clock),
    .reset                            (reset),
    .auto_in_awready                 (_lsdram_auto_in_awready),
    .auto_in_awvalid                 (_axi4xbar_auto_out_1_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid               (_axi4xbar_auto_out_1_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr             (_axi4xbar_auto_out_1_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awlen              (_axi4xbar_auto_out_1_awlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize             (_axi4xbar_auto_out_1_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awburst            (_axi4xbar_auto_out_1_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready                  (_lsdram_auto_in_wready),
    .auto_in_wvalid                  (_axi4xbar_auto_out_1_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata              (_axi4xbar_auto_out_1_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb              (_axi4xbar_auto_out_1_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wlast              (_axi4xbar_auto_out_1_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready                  (_axi4xbar_auto_out_1_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid                  (_lsdram_auto_in_bvalid),
    .auto_in_bid                (_lsdram_auto_in_bid),
    .auto_in_bresp              (_lsdram_auto_in_bresp),
    .auto_in_arready                 (_lsdram_auto_in_arready),
    .auto_in_arvalid                 (_axi4xbar_auto_out_1_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid               (_axi4xbar_auto_out_1_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr             (_axi4xbar_auto_out_1_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arlen              (_axi4xbar_auto_out_1_arlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize             (_axi4xbar_auto_out_1_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arburst            (_axi4xbar_auto_out_1_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready                  (_axi4xbar_auto_out_1_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid                  (_lsdram_auto_in_rvalid),
    .auto_in_rid                (_lsdram_auto_in_rid),
    .auto_in_rdata              (_lsdram_auto_in_rdata),
    .auto_in_rresp              (_lsdram_auto_in_rresp),
    .auto_in_rlast              (_lsdram_auto_in_rlast),
    .sdram_bundle_cmd                 (sdram_cmd),
    .sdram_bundle_cmd_en              (sdram_cmd_en),
    .sdram_bundle_addr                (sdram_addr),
    .sdram_bundle_wr_data             (sdram_wr_data),
    .sdram_bundle_wr_data_en          (sdram_wr_data_en),
    .sdram_bundle_wr_data_end         (sdram_wr_data_end),
    .sdram_bundle_wr_data_mask        (sdram_wr_data_mask),
    .sdram_bundle_sr_req              (sdram_sr_req),
    .sdram_bundle_ref_req             (sdram_ref_req),
    .sdram_bundle_burst               (sdram_burst),
    .sdram_bundle_pll_stop            (sdram_pll_stop),
    .sdram_bundle_clk_out             (sdram_clk_out),
    .sdram_bundle_ddr_rst             (sdram_ddr_rst),
    .sdram_bundle_init_calib_complete (sdram_init_calib_complete),
    .sdram_bundle_cmd_ready           (sdram_cmd_ready),
    .sdram_bundle_wr_data_rdy         (sdram_wr_data_rdy),
    .sdram_bundle_rd_data             (sdram_rd_data),
    .sdram_bundle_rd_data_valid       (sdram_rd_data_valid),
    .sdram_bundle_rd_data_end         (sdram_rd_data_end),
    .sdram_bundle_sr_ack              (sdram_sr_ack),
    .sdram_bundle_ref_ack             (sdram_ref_ack)
  );	// src/SoC.scala:37:27
  APBGPIO lgpio (	// src/SoC.scala:38:27
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_3_psel),	// src/SoC.scala:32:27
    .auto_in_penable (_apbxbar_auto_out_3_penable),	// src/SoC.scala:32:27
    .auto_in_pwrite  (_apbxbar_auto_out_3_pwrite),	// src/SoC.scala:32:27
    .auto_in_paddr   (_apbxbar_auto_out_3_paddr),	// src/SoC.scala:32:27
    .auto_in_pwdata  (_apbxbar_auto_out_3_pwdata),	// src/SoC.scala:32:27
    .auto_in_pstrb   (_apbxbar_auto_out_3_pstrb),	// src/SoC.scala:32:27
    .auto_in_pready  (_lgpio_auto_in_pready),
    .auto_in_prdata  (_lgpio_auto_in_prdata),
    .gpio_bundle_out (gpio_out),
    .gpio_bundle_in  (gpio_in)
  );	// src/SoC.scala:38:27
  APBTimer ltimer (	// src/SoC.scala:39:27
    .clock            (clock),
    .reset            (reset),
    .auto_in_psel     (_apbxbar_auto_out_2_psel),	// src/SoC.scala:32:27
    .auto_in_penable  (_apbxbar_auto_out_2_penable),	// src/SoC.scala:32:27
    .auto_in_pwrite   (_apbxbar_auto_out_2_pwrite),	// src/SoC.scala:32:27
    .auto_in_paddr    (_apbxbar_auto_out_2_paddr),	// src/SoC.scala:32:27
    .auto_in_pwdata   (_apbxbar_auto_out_2_pwdata),	// src/SoC.scala:32:27
    .auto_in_pready   (_ltimer_auto_in_pready),
    .auto_in_prdata   (_ltimer_auto_in_prdata),
    .timer_bundle_int (timer_int)
  );	// src/SoC.scala:39:27
  APBINTC lintc (	// src/SoC.scala:40:27
    .clock                 (clock),
    .reset                 (reset),
    .auto_in_psel          (_apbxbar_auto_out_4_psel),	// src/SoC.scala:32:27
    .auto_in_penable       (_apbxbar_auto_out_4_penable),	// src/SoC.scala:32:27
    .auto_in_pwrite        (_apbxbar_auto_out_4_pwrite),	// src/SoC.scala:32:27
    .auto_in_paddr         (_apbxbar_auto_out_4_paddr),	// src/SoC.scala:32:27
    .auto_in_pwdata        (_apbxbar_auto_out_4_pwdata),	// src/SoC.scala:32:27
    .auto_in_pready        (_lintc_auto_in_pready),
    .auto_in_prdata        (_lintc_auto_in_prdata),
    .intc_bundle_timer_int (intc_timer_int),
    .intc_bundle_int_o     (intc_int_o)
  );	// src/SoC.scala:40:27
  APBUart luart (	// src/SoC.scala:41:27
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_1_psel),	// src/SoC.scala:32:27
    .auto_in_penable (_apbxbar_auto_out_1_penable),	// src/SoC.scala:32:27
    .auto_in_pwrite  (_apbxbar_auto_out_1_pwrite),	// src/SoC.scala:32:27
    .auto_in_paddr   (_apbxbar_auto_out_1_paddr),	// src/SoC.scala:32:27
    .auto_in_pwdata  (_apbxbar_auto_out_1_pwdata),	// src/SoC.scala:32:27
    .auto_in_pstrb   (_apbxbar_auto_out_1_pstrb),	// src/SoC.scala:32:27
    .auto_in_pready  (_luart_auto_in_pready),
    .auto_in_pslverr (_luart_auto_in_pslverr),
    .auto_in_prdata  (_luart_auto_in_prdata),
    .uart_bundle_rx  (uart_rx),
    .uart_bundle_tx  (uart_tx)
  );	// src/SoC.scala:41:27
  APBSPI lspi (	// src/SoC.scala:44:25
    .clock           (clock),
    .reset           (reset),
    .auto_in_psel    (_apbxbar_auto_out_0_psel),	// src/SoC.scala:32:27
    .auto_in_penable (_apbxbar_auto_out_0_penable),	// src/SoC.scala:32:27
    .auto_in_pwrite  (_apbxbar_auto_out_0_pwrite),	// src/SoC.scala:32:27
    .auto_in_paddr   (_apbxbar_auto_out_0_paddr),	// src/SoC.scala:32:27
    .auto_in_pwdata  (_apbxbar_auto_out_0_pwdata),	// src/SoC.scala:32:27
    .auto_in_pstrb   (_apbxbar_auto_out_0_pstrb),	// src/SoC.scala:32:27
    .auto_in_pready  (_lspi_auto_in_pready),
    .auto_in_pslverr (_lspi_auto_in_pslverr),
    .auto_in_prdata  (_lspi_auto_in_prdata),
    .spi_bundle_sck  (spi_sck),
    .spi_bundle_ss   (spi_ss),
    .spi_bundle_mosi (spi_mosi),
    .spi_bundle_miso (spi_miso)
  );	// src/SoC.scala:44:25
  AXI4ToAPB axi42apb (	// src/amba/AXI4ToAPB.scala:103:30
    .clock                (clock),
    .reset                (reset),
    .auto_in_awready     (_axi42apb_auto_in_awready),
    .auto_in_awvalid     (_axi4xbar_1_auto_out_0_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid   (_axi4xbar_1_auto_out_0_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr (_axi4xbar_1_auto_out_0_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize (_axi4xbar_1_auto_out_0_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready      (_axi42apb_auto_in_wready),
    .auto_in_wvalid      (_axi4xbar_1_auto_out_0_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata  (_axi4xbar_1_auto_out_0_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb  (_axi4xbar_1_auto_out_0_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready      (_axi4xbar_1_auto_out_0_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid      (_axi42apb_auto_in_bvalid),
    .auto_in_bid    (_axi42apb_auto_in_bid),
    .auto_in_bresp  (_axi42apb_auto_in_bresp),
    .auto_in_arready     (_axi42apb_auto_in_arready),
    .auto_in_arvalid     (_axi4xbar_1_auto_out_0_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid   (_axi4xbar_1_auto_out_0_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr (_axi4xbar_1_auto_out_0_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize (_axi4xbar_1_auto_out_0_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready      (_axi4xbar_1_auto_out_0_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid      (_axi42apb_auto_in_rvalid),
    .auto_in_rid    (_axi42apb_auto_in_rid),
    .auto_in_rdata  (_axi42apb_auto_in_rdata),
    .auto_in_rresp  (_axi42apb_auto_in_rresp),
    .auto_out_psel        (_axi42apb_auto_out_psel),
    .auto_out_penable     (_axi42apb_auto_out_penable),
    .auto_out_pwrite      (_axi42apb_auto_out_pwrite),
    .auto_out_paddr       (_axi42apb_auto_out_paddr),
    .auto_out_pwdata      (_axi42apb_auto_out_pwdata),
    .auto_out_pstrb       (_axi42apb_auto_out_pstrb),
    .auto_out_pready      (_apbxbar_auto_in_pready),	// src/SoC.scala:32:27
    .auto_out_pslverr     (_apbxbar_auto_in_pslverr),	// src/SoC.scala:32:27
    .auto_out_prdata      (_apbxbar_auto_in_prdata)	// src/SoC.scala:32:27
  );	// src/amba/AXI4ToAPB.scala:103:30
  AXI4UserYanker axi4yank (	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_awready               (_axi4yank_auto_in_awready),
    .auto_in_awvalid               (_axi4frag_auto_out_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awid             (_axi4frag_auto_out_awid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awaddr           (_axi4frag_auto_out_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awsize           (_axi4frag_auto_out_awsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awburst          (_axi4frag_auto_out_awburst),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_awecho_real_last (_axi4frag_auto_out_awecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wready                (_axi4yank_auto_in_wready),
    .auto_in_wvalid                (_axi4frag_auto_out_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wdata            (_axi4frag_auto_out_wdata),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wstrb            (_axi4frag_auto_out_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_wlast            (_axi4frag_auto_out_wlast),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_bready                (_axi4frag_auto_out_bready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_bvalid                (_axi4yank_auto_in_bvalid),
    .auto_in_bid              (_axi4yank_auto_in_bid),
    .auto_in_bresp            (_axi4yank_auto_in_bresp),
    .auto_in_becho_real_last  (_axi4yank_auto_in_becho_real_last),
    .auto_in_arready               (_axi4yank_auto_in_arready),
    .auto_in_arvalid               (_axi4frag_auto_out_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arid             (_axi4frag_auto_out_arid),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_araddr           (_axi4frag_auto_out_araddr),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arsize           (_axi4frag_auto_out_arsize),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arburst          (_axi4frag_auto_out_arburst),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_arecho_real_last (_axi4frag_auto_out_arecho_real_last),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_rready                (_axi4frag_auto_out_rready),	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_rvalid                (_axi4yank_auto_in_rvalid),
    .auto_in_rid              (_axi4yank_auto_in_rid),
    .auto_in_rdata            (_axi4yank_auto_in_rdata),
    .auto_in_rresp            (_axi4yank_auto_in_rresp),
    .auto_in_recho_real_last  (_axi4yank_auto_in_recho_real_last),
    .auto_in_rlast            (_axi4yank_auto_in_rlast),
    .auto_out_awready              (_axi4xbar_1_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_awvalid              (_axi4yank_auto_out_awvalid),
    .auto_out_awid            (_axi4yank_auto_out_awid),
    .auto_out_awaddr          (_axi4yank_auto_out_awaddr),
    .auto_out_awsize          (_axi4yank_auto_out_awsize),
    .auto_out_awburst         (_axi4yank_auto_out_awburst),
    .auto_out_wready               (_axi4xbar_1_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_wvalid               (_axi4yank_auto_out_wvalid),
    .auto_out_wdata           (_axi4yank_auto_out_wdata),
    .auto_out_wstrb           (_axi4yank_auto_out_wstrb),
    .auto_out_wlast           (_axi4yank_auto_out_wlast),
    .auto_out_bready               (_axi4yank_auto_out_bready),
    .auto_out_bvalid               (_axi4xbar_1_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_bid             (_axi4xbar_1_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_bresp           (_axi4xbar_1_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_arready              (_axi4xbar_1_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_arvalid              (_axi4yank_auto_out_arvalid),
    .auto_out_arid            (_axi4yank_auto_out_arid),
    .auto_out_araddr          (_axi4yank_auto_out_araddr),
    .auto_out_arsize          (_axi4yank_auto_out_arsize),
    .auto_out_arburst         (_axi4yank_auto_out_arburst),
    .auto_out_rready               (_axi4yank_auto_out_rready),
    .auto_out_rvalid               (_axi4xbar_1_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rid             (_axi4xbar_1_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rdata           (_axi4xbar_1_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rresp           (_axi4xbar_1_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_out_rlast           (_axi4xbar_1_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
  );	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4Fragmenter axi4frag (	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_awready                (_axi4frag_auto_in_awready),
    .auto_in_awvalid                (_axi4xbar_auto_out_0_awvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awid              (_axi4xbar_auto_out_0_awid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awaddr            (_axi4xbar_auto_out_0_awaddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awlen             (_axi4xbar_auto_out_0_awlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awsize            (_axi4xbar_auto_out_0_awsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_awburst           (_axi4xbar_auto_out_0_awburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wready                 (_axi4frag_auto_in_wready),
    .auto_in_wvalid                 (_axi4xbar_auto_out_0_wvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wdata             (_axi4xbar_auto_out_0_wdata),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wstrb             (_axi4xbar_auto_out_0_wstrb),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_wlast             (_axi4xbar_auto_out_0_wlast),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bready                 (_axi4xbar_auto_out_0_bready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_bvalid                 (_axi4frag_auto_in_bvalid),
    .auto_in_bid               (_axi4frag_auto_in_bid),
    .auto_in_bresp             (_axi4frag_auto_in_bresp),
    .auto_in_arready                (_axi4frag_auto_in_arready),
    .auto_in_arvalid                (_axi4xbar_auto_out_0_arvalid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arid              (_axi4xbar_auto_out_0_arid),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_araddr            (_axi4xbar_auto_out_0_araddr),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arlen             (_axi4xbar_auto_out_0_arlen),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arsize            (_axi4xbar_auto_out_0_arsize),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_arburst           (_axi4xbar_auto_out_0_arburst),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rready                 (_axi4xbar_auto_out_0_rready),	// rocket-chip/src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_rvalid                 (_axi4frag_auto_in_rvalid),
    .auto_in_rid               (_axi4frag_auto_in_rid),
    .auto_in_rdata             (_axi4frag_auto_in_rdata),
    .auto_in_rresp             (_axi4frag_auto_in_rresp),
    .auto_in_rlast             (_axi4frag_auto_in_rlast),
    .auto_out_awready               (_axi4yank_auto_in_awready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_awvalid               (_axi4frag_auto_out_awvalid),
    .auto_out_awid             (_axi4frag_auto_out_awid),
    .auto_out_awaddr           (_axi4frag_auto_out_awaddr),
    .auto_out_awsize           (_axi4frag_auto_out_awsize),
    .auto_out_awburst          (_axi4frag_auto_out_awburst),
    .auto_out_awecho_real_last (_axi4frag_auto_out_awecho_real_last),
    .auto_out_wready                (_axi4yank_auto_in_wready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_wvalid                (_axi4frag_auto_out_wvalid),
    .auto_out_wdata            (_axi4frag_auto_out_wdata),
    .auto_out_wstrb            (_axi4frag_auto_out_wstrb),
    .auto_out_wlast            (_axi4frag_auto_out_wlast),
    .auto_out_bready                (_axi4frag_auto_out_bready),
    .auto_out_bvalid                (_axi4yank_auto_in_bvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_bid              (_axi4yank_auto_in_bid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_bresp            (_axi4yank_auto_in_bresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_becho_real_last  (_axi4yank_auto_in_becho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_arready               (_axi4yank_auto_in_arready),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_arvalid               (_axi4frag_auto_out_arvalid),
    .auto_out_arid             (_axi4frag_auto_out_arid),
    .auto_out_araddr           (_axi4frag_auto_out_araddr),
    .auto_out_arsize           (_axi4frag_auto_out_arsize),
    .auto_out_arburst          (_axi4frag_auto_out_arburst),
    .auto_out_arecho_real_last (_axi4frag_auto_out_arecho_real_last),
    .auto_out_rready                (_axi4frag_auto_out_rready),
    .auto_out_rvalid                (_axi4yank_auto_in_rvalid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rid              (_axi4yank_auto_in_rid),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rdata            (_axi4yank_auto_in_rdata),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rresp            (_axi4yank_auto_in_rresp),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_recho_real_last  (_axi4yank_auto_in_recho_real_last),	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_rlast            (_axi4yank_auto_in_rlast)	// rocket-chip/src/main/scala/amba/axi4/UserYanker.scala:122:30
  );	// rocket-chip/src/main/scala/amba/axi4/Fragmenter.scala:220:30
  SynchronizerShiftReg_w1_d10 cpu_reset_chain (	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (reset),
    .io_q  (_cpu_reset_chain_io_q)
  );	// rocket-chip/src/main/scala/util/ShiftReg.scala:45:23
endmodule

// external module Gowin_PLL

// external module SRAM_SDPB

// external module DDR3_Memory_Interface_Top

module SoCFull(	// src/SoC.scala:92:9
  input         clock,	// src/SoC.scala:92:9
                reset,	// src/SoC.scala:92:9
  output        spi_sck,	// src/SoC.scala:99:17
  output [7:0]  spi_ss,	// src/SoC.scala:99:17
  output        spi_mosi,	// src/SoC.scala:99:17
  input         spi_miso,	// src/SoC.scala:99:17
  output [5:0]  externalPins_gpio_out,	// src/SoC.scala:102:26
  input  [3:0]  externalPins_gpio_in,	// src/SoC.scala:102:26
  input         externalPins_uart_rx,	// src/SoC.scala:102:26
  output        externalPins_uart_tx,	// src/SoC.scala:102:26
  output [14:0] sdram_O_ddr_addr,	// src/SoC.scala:143:19
  output [2:0]  sdram_O_ddr_ba,	// src/SoC.scala:143:19
  output        sdram_O_ddr_cs_n,	// src/SoC.scala:143:19
                sdram_O_ddr_ras_n,	// src/SoC.scala:143:19
                sdram_O_ddr_cas_n,	// src/SoC.scala:143:19
                sdram_O_ddr_we_n,	// src/SoC.scala:143:19
                sdram_O_ddr_clk,	// src/SoC.scala:143:19
                sdram_O_ddr_clk_n,	// src/SoC.scala:143:19
                sdram_O_ddr_cke,	// src/SoC.scala:143:19
                sdram_O_ddr_odt,	// src/SoC.scala:143:19
                sdram_O_ddr_reset_n,	// src/SoC.scala:143:19
  output [3:0]  sdram_O_ddr_dqm,	// src/SoC.scala:143:19
  inout  [31:0] sdram_dq,	// src/SoC.scala:143:19
  inout  [3:0]  sdram_dqs,	// src/SoC.scala:143:19
                sdram_dqs_n	// src/SoC.scala:143:19
);

  wire         _dmi_pll_stop;	// src/SoC.scala:142:21
  wire         _dmi_clk_out;	// src/SoC.scala:142:21
  wire         _dmi_ddr_rst;	// src/SoC.scala:142:21
  wire         _dmi_init_calib_complete;	// src/SoC.scala:142:21
  wire         _dmi_cmd_ready;	// src/SoC.scala:142:21
  wire         _dmi_wr_data_rdy;	// src/SoC.scala:142:21
  wire [255:0] _dmi_rd_data;	// src/SoC.scala:142:21
  wire         _dmi_rd_data_valid;	// src/SoC.scala:142:21
  wire         _dmi_rd_data_end;	// src/SoC.scala:142:21
  wire         _dmi_sr_ack;	// src/SoC.scala:142:21
  wire         _dmi_ref_ack;	// src/SoC.scala:142:21
  wire [31:0]  _sram_dout;	// src/SoC.scala:96:22
  wire         _pll_pll_clkout0;	// src/device/PLL.scala:35:21
  wire         _pll_pll_clkout2;	// src/device/PLL.scala:35:21
  wire         _pll_pll_lock;	// src/device/PLL.scala:35:21
  wire         _asic_intc_int_o;	// src/SoC.scala:86:24
  wire         _asic_timer_int;	// src/SoC.scala:86:24
  wire [2:0]   _asic_sdram_cmd;	// src/SoC.scala:86:24
  wire         _asic_sdram_cmd_en;	// src/SoC.scala:86:24
  wire [28:0]  _asic_sdram_addr;	// src/SoC.scala:86:24
  wire [255:0] _asic_sdram_wr_data;	// src/SoC.scala:86:24
  wire         _asic_sdram_wr_data_en;	// src/SoC.scala:86:24
  wire         _asic_sdram_wr_data_end;	// src/SoC.scala:86:24
  wire [31:0]  _asic_sdram_wr_data_mask;	// src/SoC.scala:86:24
  wire         _asic_sdram_sr_req;	// src/SoC.scala:86:24
  wire         _asic_sdram_ref_req;	// src/SoC.scala:86:24
  wire         _asic_sdram_burst;	// src/SoC.scala:86:24
  wire         _asic_sram_reset;	// src/SoC.scala:86:24
  wire         _asic_sram_oce;	// src/SoC.scala:86:24
  wire         _asic_sram_clka;	// src/SoC.scala:86:24
  wire         _asic_sram_cea;	// src/SoC.scala:86:24
  wire [15:0]  _asic_sram_ada;	// src/SoC.scala:86:24
  wire [31:0]  _asic_sram_din;	// src/SoC.scala:86:24
  wire [3:0]   _asic_sram_byte_ena;	// src/SoC.scala:86:24
  wire         _asic_sram_clkb;	// src/SoC.scala:86:24
  wire         _asic_sram_ceb;	// src/SoC.scala:86:24
  wire [15:0]  _asic_sram_adb;	// src/SoC.scala:86:24
  reg  [15:0]  cnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire         _rst_T = cnt_value < 16'h9C3F;	// src/SoC.scala:123:20, src/main/scala/chisel3/util/Counter.scala:61:40
  always @(posedge clock) begin	// src/SoC.scala:92:9
    if (~(externalPins_gpio_in[0]))	// src/SoC.scala:92:9, :122:{25,46}
      cnt_value <= 16'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else if (_rst_T) begin	// src/SoC.scala:123:20
      if (cnt_value == 16'h9C3F)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
        cnt_value <= 16'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      else	// src/main/scala/chisel3/util/Counter.scala:73:24
        cnt_value <= cnt_value + 16'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/SoC.scala:92:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/SoC.scala:92:9
      `FIRRTL_BEFORE_INITIAL	// src/SoC.scala:92:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/SoC.scala:92:9
      automatic logic [31:0] _RANDOM[0:0];	// src/SoC.scala:92:9
      `ifdef INIT_RANDOM_PROLOG_	// src/SoC.scala:92:9
        `INIT_RANDOM_PROLOG_	// src/SoC.scala:92:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/SoC.scala:92:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/SoC.scala:92:9
        cnt_value = _RANDOM[/*Zero width*/ 1'b0][15:0];	// src/SoC.scala:92:9, src/main/scala/chisel3/util/Counter.scala:61:40
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/SoC.scala:92:9
      `FIRRTL_AFTER_INITIAL	// src/SoC.scala:92:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SoCASIC asic (	// src/SoC.scala:86:24
    .clock                     (_pll_pll_clkout0),	// src/device/PLL.scala:35:21
    .reset                     (_rst_T & cnt_value > 16'hA),	// src/SoC.scala:123:20, :126:{48,62}, src/main/scala/chisel3/util/Counter.scala:61:40
    .intr_from_SoC             ({7'h0, _asic_intc_int_o}),	// src/SoC.scala:86:24, :131:25
    .intc_timer_int            (_asic_timer_int),	// src/SoC.scala:86:24
    .intc_int_o                (_asic_intc_int_o),
    .timer_int                 (_asic_timer_int),
    .spi_sck                   (spi_sck),
    .spi_ss                    (spi_ss),
    .spi_mosi                  (spi_mosi),
    .spi_miso                  (spi_miso),
    .uart_rx                   (externalPins_uart_rx),
    .uart_tx                   (externalPins_uart_tx),
    .sdram_cmd                 (_asic_sdram_cmd),
    .sdram_cmd_en              (_asic_sdram_cmd_en),
    .sdram_addr                (_asic_sdram_addr),
    .sdram_wr_data             (_asic_sdram_wr_data),
    .sdram_wr_data_en          (_asic_sdram_wr_data_en),
    .sdram_wr_data_end         (_asic_sdram_wr_data_end),
    .sdram_wr_data_mask        (_asic_sdram_wr_data_mask),
    .sdram_sr_req              (_asic_sdram_sr_req),
    .sdram_ref_req             (_asic_sdram_ref_req),
    .sdram_burst               (_asic_sdram_burst),
    .sdram_pll_stop            (_dmi_pll_stop),	// src/SoC.scala:142:21
    .sdram_clk_out             (_dmi_clk_out),	// src/SoC.scala:142:21
    .sdram_ddr_rst             (_dmi_ddr_rst),	// src/SoC.scala:142:21
    .sdram_init_calib_complete (_dmi_init_calib_complete),	// src/SoC.scala:142:21
    .sdram_cmd_ready           (_dmi_cmd_ready),	// src/SoC.scala:142:21
    .sdram_wr_data_rdy         (_dmi_wr_data_rdy),	// src/SoC.scala:142:21
    .sdram_rd_data             (_dmi_rd_data),	// src/SoC.scala:142:21
    .sdram_rd_data_valid       (_dmi_rd_data_valid),	// src/SoC.scala:142:21
    .sdram_rd_data_end         (_dmi_rd_data_end),	// src/SoC.scala:142:21
    .sdram_sr_ack              (_dmi_sr_ack),	// src/SoC.scala:142:21
    .sdram_ref_ack             (_dmi_ref_ack),	// src/SoC.scala:142:21
    .gpio_out                  (externalPins_gpio_out),
    .gpio_in                   (externalPins_gpio_in),
    .sram_reset                (_asic_sram_reset),
    .sram_oce                  (_asic_sram_oce),
    .sram_clka                 (_asic_sram_clka),
    .sram_cea                  (_asic_sram_cea),
    .sram_ada                  (_asic_sram_ada),
    .sram_din                  (_asic_sram_din),
    .sram_byte_ena             (_asic_sram_byte_ena),
    .sram_clkb                 (_asic_sram_clkb),
    .sram_ceb                  (_asic_sram_ceb),
    .sram_adb                  (_asic_sram_adb),
    .sram_dout                 (_sram_dout)	// src/SoC.scala:96:22
  );	// src/SoC.scala:86:24
  Gowin_PLL pll_pll (	// src/device/PLL.scala:35:21
    .clkin   (clock),
    .clkout0 (_pll_pll_clkout0),
    .clkout1 (/* unused */),
    .clkout2 (_pll_pll_clkout2),
    .lock    (_pll_pll_lock),
    .enclk0  (1'h1),	// src/SoC.scala:92:9
    .enclk1  (1'h1),	// src/SoC.scala:92:9
    .enclk2  (_dmi_pll_stop)	// src/SoC.scala:142:21
  );	// src/device/PLL.scala:35:21
  SRAM_SDPB sram (	// src/SoC.scala:96:22
    .reset    (_asic_sram_reset),	// src/SoC.scala:86:24
    .oce      (_asic_sram_oce),	// src/SoC.scala:86:24
    .clka     (_asic_sram_clka),	// src/SoC.scala:86:24
    .cea      (_asic_sram_cea),	// src/SoC.scala:86:24
    .ada      (_asic_sram_ada),	// src/SoC.scala:86:24
    .din      (_asic_sram_din),	// src/SoC.scala:86:24
    .byte_ena (_asic_sram_byte_ena),	// src/SoC.scala:86:24
    .clkb     (_asic_sram_clkb),	// src/SoC.scala:86:24
    .ceb      (_asic_sram_ceb),	// src/SoC.scala:86:24
    .adb      (_asic_sram_adb),	// src/SoC.scala:86:24
    .dout     (_sram_dout)
  );	// src/SoC.scala:96:22
  DDR3_Memory_Interface_Top dmi (	// src/SoC.scala:142:21
    .clk                 (clock),
    .memory_clk          (_pll_pll_clkout2),	// src/device/PLL.scala:35:21
    .pll_lock            (_pll_pll_lock),	// src/device/PLL.scala:35:21
    .rst_n               (externalPins_gpio_in[0]),	// src/SoC.scala:122:46
    .cmd                 (_asic_sdram_cmd),	// src/SoC.scala:86:24
    .cmd_en              (_asic_sdram_cmd_en),	// src/SoC.scala:86:24
    .addr                (_asic_sdram_addr),	// src/SoC.scala:86:24
    .wr_data             (_asic_sdram_wr_data),	// src/SoC.scala:86:24
    .wr_data_en          (_asic_sdram_wr_data_en),	// src/SoC.scala:86:24
    .wr_data_end         (_asic_sdram_wr_data_end),	// src/SoC.scala:86:24
    .wr_data_mask        (_asic_sdram_wr_data_mask),	// src/SoC.scala:86:24
    .sr_req              (_asic_sdram_sr_req),	// src/SoC.scala:86:24
    .ref_req             (_asic_sdram_ref_req),	// src/SoC.scala:86:24
    .burst               (_asic_sdram_burst),	// src/SoC.scala:86:24
    .pll_stop            (_dmi_pll_stop),
    .clk_out             (_dmi_clk_out),
    .ddr_rst             (_dmi_ddr_rst),
    .init_calib_complete (_dmi_init_calib_complete),
    .cmd_ready           (_dmi_cmd_ready),
    .wr_data_rdy         (_dmi_wr_data_rdy),
    .rd_data             (_dmi_rd_data),
    .rd_data_valid       (_dmi_rd_data_valid),
    .rd_data_end         (_dmi_rd_data_end),
    .sr_ack              (_dmi_sr_ack),
    .ref_ack             (_dmi_ref_ack),
    .O_ddr_addr          (sdram_O_ddr_addr),
    .O_ddr_ba            (sdram_O_ddr_ba),
    .O_ddr_cs_n          (sdram_O_ddr_cs_n),
    .O_ddr_ras_n         (sdram_O_ddr_ras_n),
    .O_ddr_cas_n         (sdram_O_ddr_cas_n),
    .O_ddr_we_n          (sdram_O_ddr_we_n),
    .O_ddr_clk           (sdram_O_ddr_clk),
    .O_ddr_clk_n         (sdram_O_ddr_clk_n),
    .O_ddr_cke           (sdram_O_ddr_cke),
    .O_ddr_odt           (sdram_O_ddr_odt),
    .O_ddr_reset_n       (sdram_O_ddr_reset_n),
    .O_ddr_dqm           (sdram_O_ddr_dqm),
    .IO_ddr_dq           (sdram_dq),
    .IO_ddr_dqs          (sdram_dqs),
    .IO_ddr_dqs_n        (sdram_dqs_n)
  );	// src/SoC.scala:142:21
endmodule

// external module flash

module SoCTop(	// src/Top.scala:15:7
  input         clock,	// src/Top.scala:15:7
                reset,	// src/Top.scala:15:7
  output [5:0]  externalPins_gpio_out,	// src/Top.scala:20:24
  input  [3:0]  externalPins_gpio_in,	// src/Top.scala:20:24
  input         externalPins_uart_rx,	// src/Top.scala:20:24
  output        externalPins_uart_tx,	// src/Top.scala:20:24
  output [14:0] sdram_O_ddr_addr,	// src/Top.scala:31:17
  output [2:0]  sdram_O_ddr_ba,	// src/Top.scala:31:17
  output        sdram_O_ddr_cs_n,	// src/Top.scala:31:17
                sdram_O_ddr_ras_n,	// src/Top.scala:31:17
                sdram_O_ddr_cas_n,	// src/Top.scala:31:17
                sdram_O_ddr_we_n,	// src/Top.scala:31:17
                sdram_O_ddr_clk,	// src/Top.scala:31:17
                sdram_O_ddr_clk_n,	// src/Top.scala:31:17
                sdram_O_ddr_cke,	// src/Top.scala:31:17
                sdram_O_ddr_odt,	// src/Top.scala:31:17
                sdram_O_ddr_reset_n,	// src/Top.scala:31:17
  output [3:0]  sdram_O_ddr_dqm,	// src/Top.scala:31:17
  inout  [31:0] sdram_dq,	// src/Top.scala:31:17
  inout  [3:0]  sdram_dqs,	// src/Top.scala:31:17
                sdram_dqs_n	// src/Top.scala:31:17
);

  wire       _flash_miso;	// src/Top.scala:25:21
  wire       _dut_spi_sck;	// src/Top.scala:19:20
  wire [7:0] _dut_spi_ss;	// src/Top.scala:19:20
  wire       _dut_spi_mosi;	// src/Top.scala:19:20
  SoCFull dut (	// src/Top.scala:19:20
    .clock                 (clock),
    .reset                 (reset),
    .spi_sck               (_dut_spi_sck),
    .spi_ss                (_dut_spi_ss),
    .spi_mosi              (_dut_spi_mosi),
    .spi_miso              (_flash_miso),	// src/Top.scala:25:21
    .externalPins_gpio_out (externalPins_gpio_out),
    .externalPins_gpio_in  (externalPins_gpio_in),
    .externalPins_uart_rx  (externalPins_uart_rx),
    .externalPins_uart_tx  (externalPins_uart_tx),
    .sdram_O_ddr_addr      (sdram_O_ddr_addr),
    .sdram_O_ddr_ba        (sdram_O_ddr_ba),
    .sdram_O_ddr_cs_n      (sdram_O_ddr_cs_n),
    .sdram_O_ddr_ras_n     (sdram_O_ddr_ras_n),
    .sdram_O_ddr_cas_n     (sdram_O_ddr_cas_n),
    .sdram_O_ddr_we_n      (sdram_O_ddr_we_n),
    .sdram_O_ddr_clk       (sdram_O_ddr_clk),
    .sdram_O_ddr_clk_n     (sdram_O_ddr_clk_n),
    .sdram_O_ddr_cke       (sdram_O_ddr_cke),
    .sdram_O_ddr_odt       (sdram_O_ddr_odt),
    .sdram_O_ddr_reset_n   (sdram_O_ddr_reset_n),
    .sdram_O_ddr_dqm       (sdram_O_ddr_dqm),
    .sdram_dq              (sdram_dq),
    .sdram_dqs             (sdram_dqs),
    .sdram_dqs_n           (sdram_dqs_n)
  );	// src/Top.scala:19:20
  flash flash (	// src/Top.scala:25:21
    .sck  (_dut_spi_sck),	// src/Top.scala:19:20
    .ss   (_dut_spi_ss[0]),	// src/Top.scala:19:20, :27:29
    .mosi (_dut_spi_mosi),	// src/Top.scala:19:20
    .miso (_flash_miso)
  );	// src/Top.scala:25:21
endmodule

