<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><meta name="keywords" content="rust, rustlang, rust-lang"><title>List of all items in this crate</title><link rel="stylesheet" type="text/css" href="../normalize.css"><link rel="stylesheet" type="text/css" href="../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu.css" disabled ><script id="default-settings" ></script><script src="../storage.js"></script><script src="../crates.js"></script><script defer src="../main.js"></script>
    <noscript><link rel="stylesheet" href="../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../favicon.svg"><style type="text/css">#crate-search{background-image:url("../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../x86_64/index.html'><div class='logo-container rust-logo'><img src='../rust-logo.png' alt='logo'></div></a><h2 class="location">Crate x86_64</h2><div class="block version"><p>Version 0.1.0</p></div><a id="all-types" href="index.html"><p>Back to index</p></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../brush.svg"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../wheel.svg"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">List of all items</span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span>
                 </span>
             </h1><h3 id="Structs">Structs</h3><ul class="structs docblock"><li><a href="struct.LowMemoryLayout.html">LowMemoryLayout</a></li><li><a href="struct.PciRootOSC.html">PciRootOSC</a></li><li><a href="struct.X8664arch.html">X8664arch</a></li><li><a href="acpi/struct.AcpiDevResource.html">acpi::AcpiDevResource</a></li><li><a href="acpi/struct.GenericAddress.html">acpi::GenericAddress</a></li><li><a href="acpi/struct.Ioapic.html">acpi::Ioapic</a></li><li><a href="acpi/struct.IoapicInterruptSourceOverride.html">acpi::IoapicInterruptSourceOverride</a></li><li><a href="acpi/struct.LocalApic.html">acpi::LocalApic</a></li><li><a href="acpi/struct.Localx2Apic.html">acpi::Localx2Apic</a></li><li><a href="bootparam/struct.__IncompleteArrayField.html">bootparam::__IncompleteArrayField</a></li><li><a href="bootparam/struct.apm_bios_info.html">bootparam::apm_bios_info</a></li><li><a href="bootparam/struct.boot_e820_entry.html">bootparam::boot_e820_entry</a></li><li><a href="bootparam/struct.boot_params.html">bootparam::boot_params</a></li><li><a href="bootparam/struct.edd_device_params.html">bootparam::edd_device_params</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_1.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_1</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_2.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_2</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_3.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_3</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_4.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_4</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_5.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_5</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_1__bindgen_ty_6.html">bootparam::edd_device_params__bindgen_ty_1__bindgen_ty_6</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_1.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_1</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_10.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_10</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_2.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_2</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_3.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_3</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_4.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_4</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_5.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_5</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_6.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_6</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_7.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_7</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_8.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_8</a></li><li><a href="bootparam/struct.edd_device_params__bindgen_ty_2__bindgen_ty_9.html">bootparam::edd_device_params__bindgen_ty_2__bindgen_ty_9</a></li><li><a href="bootparam/struct.edd_info.html">bootparam::edd_info</a></li><li><a href="bootparam/struct.edid_info.html">bootparam::edid_info</a></li><li><a href="bootparam/struct.efi_info.html">bootparam::efi_info</a></li><li><a href="bootparam/struct.ist_info.html">bootparam::ist_info</a></li><li><a href="bootparam/struct.olpc_ofw_header.html">bootparam::olpc_ofw_header</a></li><li><a href="bootparam/struct.screen_info.html">bootparam::screen_info</a></li><li><a href="bootparam/struct.setup_data.html">bootparam::setup_data</a></li><li><a href="bootparam/struct.setup_header.html">bootparam::setup_header</a></li><li><a href="bootparam/struct.sys_desc_table.html">bootparam::sys_desc_table</a></li><li><a href="cpuid/struct.CpuIdContext.html">cpuid::CpuIdContext</a></li><li><a href="fdt/struct.setup_data_hdr.html">fdt::setup_data_hdr</a></li><li><a href="mpspec/struct.mpc_bus.html">mpspec::mpc_bus</a></li><li><a href="mpspec/struct.mpc_cpu.html">mpspec::mpc_cpu</a></li><li><a href="mpspec/struct.mpc_intsrc.html">mpspec::mpc_intsrc</a></li><li><a href="mpspec/struct.mpc_ioapic.html">mpspec::mpc_ioapic</a></li><li><a href="mpspec/struct.mpc_lintsrc.html">mpspec::mpc_lintsrc</a></li><li><a href="mpspec/struct.mpc_oemtable.html">mpspec::mpc_oemtable</a></li><li><a href="mpspec/struct.mpc_table.html">mpspec::mpc_table</a></li><li><a href="mpspec/struct.mpf_intel.html">mpspec::mpf_intel</a></li><li><a href="msr/struct.MsrDevFile.html">msr::MsrDevFile</a></li><li><a href="msr/struct.MsrEmulateHandler.html">msr::MsrEmulateHandler</a></li><li><a href="msr/struct.MsrHandlers.html">msr::MsrHandlers</a></li><li><a href="msr/struct.MsrPassthroughHandler.html">msr::MsrPassthroughHandler</a></li><li><a href="smbios/struct.Smbios23Entrypoint.html">smbios::Smbios23Entrypoint</a></li><li><a href="smbios/struct.Smbios23Intermediate.html">smbios::Smbios23Intermediate</a></li><li><a href="smbios/struct.Smbios30Entrypoint.html">smbios::Smbios30Entrypoint</a></li><li><a href="smbios/struct.SmbiosBiosInfo.html">smbios::SmbiosBiosInfo</a></li><li><a href="smbios/struct.SmbiosSysInfo.html">smbios::SmbiosSysInfo</a></li></ul><h3 id="Enums">Enums</h3><ul class="enums docblock"><li><a href="enum.CpuManufacturer.html">CpuManufacturer</a></li><li><a href="enum.E820Type.html">E820Type</a></li><li><a href="enum.Error.html">Error</a></li><li><a href="enum.MsrError.html">MsrError</a></li><li><a href="bzimage/enum.Error.html">bzimage::Error</a></li><li><a href="cpuid/enum.Error.html">cpuid::Error</a></li><li><a href="interrupts/enum.Error.html">interrupts::Error</a></li><li><a href="mptable/enum.Error.html">mptable::Error</a></li><li><a href="msr/enum.Error.html">msr::Error</a></li><li><a href="regs/enum.Error.html">regs::Error</a></li><li><a href="smbios/enum.Error.html">smbios::Error</a></li></ul><h3 id="Unions">Unions</h3><ul class="unions docblock"><li><a href="bootparam/union.edd_device_params__bindgen_ty_1.html">bootparam::edd_device_params__bindgen_ty_1</a></li><li><a href="bootparam/union.edd_device_params__bindgen_ty_2.html">bootparam::edd_device_params__bindgen_ty_2</a></li></ul><h3 id="Traits">Traits</h3><ul class="traits docblock"><li><a href="msr/trait.MsrHandling.html">msr::MsrHandling</a></li></ul><h3 id="Macros">Macros</h3><ul class="macros docblock"><li><a href="mptable/macro.char_array.html">mptable::char_array</a></li></ul><h3 id="Functions">Functions</h3><ul class="functions docblock"><li><a href="acpi/fn.create_acpi_tables.html">acpi::create_acpi_tables</a></li><li><a href="acpi/fn.create_dsdt_table.html">acpi::create_dsdt_table</a></li><li><a href="acpi/fn.create_facp_table.html">acpi::create_facp_table</a></li><li><a href="acpi/fn.next_offset.html">acpi::next_offset</a></li><li><a href="acpi/fn.sync_acpi_id_from_cpuid.html">acpi::sync_acpi_id_from_cpuid</a></li><li><a href="acpi/fn.write_facp_overrides.html">acpi::write_facp_overrides</a></li><li><a href="fn.add_e820_entry.html">add_e820_entry</a></li><li><a href="fn.arch_memory_regions.html">arch_memory_regions</a></li><li><a href="fn.bios_start.html">bios_start</a></li><li><a href="bzimage/fn.load_bzimage.html">bzimage::load_bzimage</a></li><li><a href="fn.check_itmt_cpu_support.html">check_itmt_cpu_support</a></li><li><a href="fn.configure_system.html">configure_system</a></li><li><a href="cpuid/fn.adjust_cpuid.html">cpuid::adjust_cpuid</a></li><li><a href="cpuid/fn.cpu_manufacturer.html">cpuid::cpu_manufacturer</a></li><li><a href="cpuid/fn.filter_cpuid.html">cpuid::filter_cpuid</a></li><li><a href="cpuid/fn.setup_cpuid.html">cpuid::setup_cpuid</a></li><li><a href="fdt/fn.create_fdt.html">fdt::create_fdt</a></li><li><a href="gdt/fn.gdt_entry.html">gdt::gdt_entry</a></li><li><a href="gdt/fn.get_avl.html">gdt::get_avl</a></li><li><a href="gdt/fn.get_base.html">gdt::get_base</a></li><li><a href="gdt/fn.get_db.html">gdt::get_db</a></li><li><a href="gdt/fn.get_dpl.html">gdt::get_dpl</a></li><li><a href="gdt/fn.get_g.html">gdt::get_g</a></li><li><a href="gdt/fn.get_l.html">gdt::get_l</a></li><li><a href="gdt/fn.get_limit.html">gdt::get_limit</a></li><li><a href="gdt/fn.get_p.html">gdt::get_p</a></li><li><a href="gdt/fn.get_s.html">gdt::get_s</a></li><li><a href="gdt/fn.get_type.html">gdt::get_type</a></li><li><a href="gdt/fn.segment_from_gdt.html">gdt::segment_from_gdt</a></li><li><a href="fn.get_cpu_manufacturer.html">get_cpu_manufacturer</a></li><li><a href="fn.init_low_memory_layout.html">init_low_memory_layout</a></li><li><a href="fn.insert_msr.html">insert_msr</a></li><li><a href="fn.insert_msrs.html">insert_msrs</a></li><li><a href="interrupts/fn.lapic_byte_offset_to_register.html">interrupts::lapic_byte_offset_to_register</a></li><li><a href="interrupts/fn.set_apic_delivery_mode.html">interrupts::set_apic_delivery_mode</a></li><li><a href="interrupts/fn.set_lint.html">interrupts::set_lint</a></li><li><a href="mptable/fn.compute_checksum.html">mptable::compute_checksum</a></li><li><a href="mptable/fn.compute_mp_size.html">mptable::compute_mp_size</a></li><li><a href="mptable/fn.mpf_intel_compute_checksum.html">mptable::mpf_intel_compute_checksum</a></li><li><a href="mptable/fn.setup_mptable.html">mptable::setup_mptable</a></li><li><a href="msr/fn.get_override_msr_list.html">msr::get_override_msr_list</a></li><li><a href="fn.phys_addr.html">phys_addr</a></li><li><a href="fn.read_pci_mmio_before_32bit.html">read_pci_mmio_before_32bit</a></li><li><a href="fn.read_pcie_cfg_mmio.html">read_pcie_cfg_mmio</a></li><li><a href="regs/fn.append_mtrr_entries.html">regs::append_mtrr_entries</a></li><li><a href="regs/fn.configure_segments_and_sregs.html">regs::configure_segments_and_sregs</a></li><li><a href="regs/fn.create_msr_entries.html">regs::create_msr_entries</a></li><li><a href="regs/fn.get_max_len.html">regs::get_max_len</a></li><li><a href="regs/fn.get_mtrr_pairs.html">regs::get_mtrr_pairs</a></li><li><a href="regs/fn.get_power_of_two.html">regs::get_power_of_two</a></li><li><a href="regs/fn.reset_msrs.html">regs::reset_msrs</a></li><li><a href="regs/fn.set_reset_vector.html">regs::set_reset_vector</a></li><li><a href="regs/fn.setup_fpu.html">regs::setup_fpu</a></li><li><a href="regs/fn.setup_msrs.html">regs::setup_msrs</a></li><li><a href="regs/fn.setup_page_tables.html">regs::setup_page_tables</a></li><li><a href="regs/fn.setup_sregs.html">regs::setup_sregs</a></li><li><a href="regs/fn.write_gdt_table.html">regs::write_gdt_table</a></li><li><a href="regs/fn.write_idt_value.html">regs::write_idt_value</a></li><li><a href="fn.set_enable_pnp_data_msr_config.html">set_enable_pnp_data_msr_config</a></li><li><a href="fn.set_itmt_msr_config.html">set_itmt_msr_config</a></li><li><a href="smbios/fn.compute_checksum.html">smbios::compute_checksum</a></li><li><a href="smbios/fn.setup_smbios.html">smbios::setup_smbios</a></li><li><a href="smbios/fn.setup_smbios_from_file.html">smbios::setup_smbios_from_file</a></li><li><a href="smbios/fn.write_and_incr.html">smbios::write_and_incr</a></li><li><a href="smbios/fn.write_string.html">smbios::write_string</a></li></ul><h3 id="Typedefs">Typedefs</h3><ul class="typedefs docblock"><li><a href="type.Result.html">Result</a></li><li><a href="bootparam/type.__u16.html">bootparam::__u16</a></li><li><a href="bootparam/type.__u32.html">bootparam::__u32</a></li><li><a href="bootparam/type.__u64.html">bootparam::__u64</a></li><li><a href="bootparam/type.__u8.html">bootparam::__u8</a></li><li><a href="bzimage/type.Result.html">bzimage::Result</a></li><li><a href="cpuid/type.Result.html">cpuid::Result</a></li><li><a href="interrupts/type.Result.html">interrupts::Result</a></li><li><a href="mpspec/type.mp_bustype.html">mpspec::mp_bustype</a></li><li><a href="mpspec/type.mp_irq_source_types.html">mpspec::mp_irq_source_types</a></li><li><a href="mptable/type.Result.html">mptable::Result</a></li><li><a href="msr/type.MsrFileType.html">msr::MsrFileType</a></li><li><a href="msr/type.Result.html">msr::Result</a></li><li><a href="regs/type.Result.html">regs::Result</a></li><li><a href="smbios/type.Result.html">smbios::Result</a></li></ul><h3 id="Statics">Statics</h3><ul class="statics docblock"><li><a href="static.LOW_MEMORY_LAYOUT.html">LOW_MEMORY_LAYOUT</a></li></ul><h3 id="Constants">Constants</h3><ul class="constants docblock"><li><a href="constant.ACPI_HI_RSDP_WINDOW_BASE.html">ACPI_HI_RSDP_WINDOW_BASE</a></li><li><a href="constant.BOOT_STACK_POINTER.html">BOOT_STACK_POINTER</a></li><li><a href="constant.CMDLINE_MAX_SIZE.html">CMDLINE_MAX_SIZE</a></li><li><a href="constant.CMDLINE_OFFSET.html">CMDLINE_OFFSET</a></li><li><a href="constant.EBX_INTEL_GENU.html">EBX_INTEL_GENU</a></li><li><a href="constant.ECX_INTEL_NTEL.html">ECX_INTEL_NTEL</a></li><li><a href="constant.EDX_INTEL_INEI.html">EDX_INTEL_INEI</a></li><li><a href="constant.FIRST_ADDR_PAST_32BITS.html">FIRST_ADDR_PAST_32BITS</a></li><li><a href="constant.GB.html">GB</a></li><li><a href="constant.HIGH_MMIO_MAX_END.html">HIGH_MMIO_MAX_END</a></li><li><a href="constant.KERNEL_64BIT_ENTRY_OFFSET.html">KERNEL_64BIT_ENTRY_OFFSET</a></li><li><a href="constant.KERNEL_START_OFFSET.html">KERNEL_START_OFFSET</a></li><li><a href="constant.MB.html">MB</a></li><li><a href="constant.OSC_STATUS_UNSUPPORT_UUID.html">OSC_STATUS_UNSUPPORT_UUID</a></li><li><a href="constant.PCIE_VCFG_MMIO_SIZE.html">PCIE_VCFG_MMIO_SIZE</a></li><li><a href="constant.PCI_HB_OSC_CONTROL_PCIE_AER.html">PCI_HB_OSC_CONTROL_PCIE_AER</a></li><li><a href="constant.PCI_HB_OSC_CONTROL_PCIE_CAP.html">PCI_HB_OSC_CONTROL_PCIE_CAP</a></li><li><a href="constant.PCI_HB_OSC_CONTROL_PCIE_HP.html">PCI_HB_OSC_CONTROL_PCIE_HP</a></li><li><a href="constant.PCI_HB_OSC_CONTROL_PCIE_PME.html">PCI_HB_OSC_CONTROL_PCIE_PME</a></li><li><a href="constant.PCI_HB_OSC_CONTROL_SHPC_HP.html">PCI_HB_OSC_CONTROL_SHPC_HP</a></li><li><a href="constant.SETUP_DTB.html">SETUP_DTB</a></li><li><a href="constant.START_OF_RAM_32BITS.html">START_OF_RAM_32BITS</a></li><li><a href="constant.TSS_ADDR.html">TSS_ADDR</a></li><li><a href="constant.X86_64_FDT_MAX_SIZE.html">X86_64_FDT_MAX_SIZE</a></li><li><a href="constant.X86_64_IRQ_BASE.html">X86_64_IRQ_BASE</a></li><li><a href="constant.X86_64_SCI_IRQ.html">X86_64_SCI_IRQ</a></li><li><a href="constant.X86_64_SERIAL_1_3_IRQ.html">X86_64_SERIAL_1_3_IRQ</a></li><li><a href="constant.X86_64_SERIAL_2_4_IRQ.html">X86_64_SERIAL_2_4_IRQ</a></li><li><a href="constant.ZERO_PAGE_OFFSET.html">ZERO_PAGE_OFFSET</a></li><li><a href="acpi/constant.ADR_SPACE_SYSTEM_IO.html">acpi::ADR_SPACE_SYSTEM_IO</a></li><li><a href="acpi/constant.CPUID_LEAF0_EBX_CPUID_SHIFT.html">acpi::CPUID_LEAF0_EBX_CPUID_SHIFT</a></li><li><a href="acpi/constant.DSDT_REVISION.html">acpi::DSDT_REVISION</a></li><li><a href="acpi/constant.FADT_FIELD_DSDT_ADDR.html">acpi::FADT_FIELD_DSDT_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_DSDT_ADDR32.html">acpi::FADT_FIELD_DSDT_ADDR32</a></li><li><a href="acpi/constant.FADT_FIELD_FACS_ADDR.html">acpi::FADT_FIELD_FACS_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_FACS_ADDR32.html">acpi::FADT_FIELD_FACS_ADDR32</a></li><li><a href="acpi/constant.FADT_FIELD_FLAGS.html">acpi::FADT_FIELD_FLAGS</a></li><li><a href="acpi/constant.FADT_FIELD_GPE0_BLK_ADDR.html">acpi::FADT_FIELD_GPE0_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_GPE0_BLK_LEN.html">acpi::FADT_FIELD_GPE0_BLK_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_GPE1_BASE.html">acpi::FADT_FIELD_GPE1_BASE</a></li><li><a href="acpi/constant.FADT_FIELD_GPE1_BLK_ADDR.html">acpi::FADT_FIELD_GPE1_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_GPE1_BLK_LEN.html">acpi::FADT_FIELD_GPE1_BLK_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_HYPERVISOR_ID.html">acpi::FADT_FIELD_HYPERVISOR_ID</a></li><li><a href="acpi/constant.FADT_FIELD_MINOR_REVISION.html">acpi::FADT_FIELD_MINOR_REVISION</a></li><li><a href="acpi/constant.FADT_FIELD_PM1A_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_PM1A_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM1A_CONTROL_BLK_LEN.html">acpi::FADT_FIELD_PM1A_CONTROL_BLK_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_PM1A_EVENT_BLK_ADDR.html">acpi::FADT_FIELD_PM1A_EVENT_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM1A_EVENT_BLK_LEN.html">acpi::FADT_FIELD_PM1A_EVENT_BLK_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_PM1B_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_PM1B_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM1B_EVENT_BLK_ADDR.html">acpi::FADT_FIELD_PM1B_EVENT_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM2_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_PM2_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM2_CONTROL_BLK_LEN.html">acpi::FADT_FIELD_PM2_CONTROL_BLK_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_PM_TMR_BLK_ADDR.html">acpi::FADT_FIELD_PM_TMR_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_PM_TMR_LEN.html">acpi::FADT_FIELD_PM_TMR_LEN</a></li><li><a href="acpi/constant.FADT_FIELD_RESET_REGISTER.html">acpi::FADT_FIELD_RESET_REGISTER</a></li><li><a href="acpi/constant.FADT_FIELD_RESET_VALUE.html">acpi::FADT_FIELD_RESET_VALUE</a></li><li><a href="acpi/constant.FADT_FIELD_SCI_INTERRUPT.html">acpi::FADT_FIELD_SCI_INTERRUPT</a></li><li><a href="acpi/constant.FADT_FIELD_SMI_COMMAND.html">acpi::FADT_FIELD_SMI_COMMAND</a></li><li><a href="acpi/constant.FADT_FIELD_X_GPE0_BLK_ADDR.html">acpi::FADT_FIELD_X_GPE0_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_GPE1_BLK_ADDR.html">acpi::FADT_FIELD_X_GPE1_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM1A_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_X_PM1A_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM1A_EVENT_BLK_ADDR.html">acpi::FADT_FIELD_X_PM1A_EVENT_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM1B_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_X_PM1B_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM1B_EVENT_BLK_ADDR.html">acpi::FADT_FIELD_X_PM1B_EVENT_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM2_CONTROL_BLK_ADDR.html">acpi::FADT_FIELD_X_PM2_CONTROL_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_FIELD_X_PM_TMR_BLK_ADDR.html">acpi::FADT_FIELD_X_PM_TMR_BLK_ADDR</a></li><li><a href="acpi/constant.FADT_LEN.html">acpi::FADT_LEN</a></li><li><a href="acpi/constant.FADT_LOW_POWER_S2IDLE.html">acpi::FADT_LOW_POWER_S2IDLE</a></li><li><a href="acpi/constant.FADT_MINOR_REVISION.html">acpi::FADT_MINOR_REVISION</a></li><li><a href="acpi/constant.FADT_POWER_BUTTON.html">acpi::FADT_POWER_BUTTON</a></li><li><a href="acpi/constant.FADT_RESET_REGISTER.html">acpi::FADT_RESET_REGISTER</a></li><li><a href="acpi/constant.FADT_REVISION.html">acpi::FADT_REVISION</a></li><li><a href="acpi/constant.MADT_ENABLED.html">acpi::MADT_ENABLED</a></li><li><a href="acpi/constant.MADT_FIELD_FLAGS.html">acpi::MADT_FIELD_FLAGS</a></li><li><a href="acpi/constant.MADT_FIELD_LAPIC_ADDR.html">acpi::MADT_FIELD_LAPIC_ADDR</a></li><li><a href="acpi/constant.MADT_FLAG_PCAT_COMPAT.html">acpi::MADT_FLAG_PCAT_COMPAT</a></li><li><a href="acpi/constant.MADT_INT_POLARITY_ACTIVE_LOW.html">acpi::MADT_INT_POLARITY_ACTIVE_LOW</a></li><li><a href="acpi/constant.MADT_INT_TRIGGER_LEVEL.html">acpi::MADT_INT_TRIGGER_LEVEL</a></li><li><a href="acpi/constant.MADT_LEN.html">acpi::MADT_LEN</a></li><li><a href="acpi/constant.MADT_MIN_LOCAL_APIC_ID.html">acpi::MADT_MIN_LOCAL_APIC_ID</a></li><li><a href="acpi/constant.MADT_REVISION.html">acpi::MADT_REVISION</a></li><li><a href="acpi/constant.MADT_STRUCTURE_LEN.html">acpi::MADT_STRUCTURE_LEN</a></li><li><a href="acpi/constant.MADT_STRUCTURE_TYPE.html">acpi::MADT_STRUCTURE_TYPE</a></li><li><a href="acpi/constant.MADT_TYPE_INTERRUPT_SOURCE_OVERRIDE.html">acpi::MADT_TYPE_INTERRUPT_SOURCE_OVERRIDE</a></li><li><a href="acpi/constant.MADT_TYPE_IO_APIC.html">acpi::MADT_TYPE_IO_APIC</a></li><li><a href="acpi/constant.MADT_TYPE_LOCAL_APIC.html">acpi::MADT_TYPE_LOCAL_APIC</a></li><li><a href="acpi/constant.MADT_TYPE_LOCAL_X2APIC.html">acpi::MADT_TYPE_LOCAL_X2APIC</a></li><li><a href="acpi/constant.MCFG_FIELD_BASE_ADDRESS.html">acpi::MCFG_FIELD_BASE_ADDRESS</a></li><li><a href="acpi/constant.MCFG_FIELD_END_BUS_NUMBER.html">acpi::MCFG_FIELD_END_BUS_NUMBER</a></li><li><a href="acpi/constant.MCFG_FIELD_START_BUS_NUMBER.html">acpi::MCFG_FIELD_START_BUS_NUMBER</a></li><li><a href="acpi/constant.MCFG_LEN.html">acpi::MCFG_LEN</a></li><li><a href="acpi/constant.MCFG_REVISION.html">acpi::MCFG_REVISION</a></li><li><a href="acpi/constant.OEM_REVISION.html">acpi::OEM_REVISION</a></li><li><a href="acpi/constant.XSDT_REVISION.html">acpi::XSDT_REVISION</a></li><li><a href="acpi/constant._FADT_SLEEP_BUTTON.html">acpi::_FADT_SLEEP_BUTTON</a></li><li><a href="cpuid/constant.AMD_EBX.html">cpuid::AMD_EBX</a></li><li><a href="cpuid/constant.AMD_ECX.html">cpuid::AMD_ECX</a></li><li><a href="cpuid/constant.AMD_EDX.html">cpuid::AMD_EDX</a></li><li><a href="cpuid/constant.EAX_CORE_TEMP.html">cpuid::EAX_CORE_TEMP</a></li><li><a href="cpuid/constant.EAX_CPU_CORES_SHIFT.html">cpuid::EAX_CPU_CORES_SHIFT</a></li><li><a href="cpuid/constant.EAX_HWP_EPP_SHIFT.html">cpuid::EAX_HWP_EPP_SHIFT</a></li><li><a href="cpuid/constant.EAX_HWP_SHIFT.html">cpuid::EAX_HWP_SHIFT</a></li><li><a href="cpuid/constant.EAX_ITMT_SHIFT.html">cpuid::EAX_ITMT_SHIFT</a></li><li><a href="cpuid/constant.EAX_PKG_TEMP.html">cpuid::EAX_PKG_TEMP</a></li><li><a href="cpuid/constant.EBX_CLFLUSH_CACHELINE.html">cpuid::EBX_CLFLUSH_CACHELINE</a></li><li><a href="cpuid/constant.EBX_CLFLUSH_SIZE_SHIFT.html">cpuid::EBX_CLFLUSH_SIZE_SHIFT</a></li><li><a href="cpuid/constant.EBX_CPUID_SHIFT.html">cpuid::EBX_CPUID_SHIFT</a></li><li><a href="cpuid/constant.EBX_CPU_COUNT_SHIFT.html">cpuid::EBX_CPU_COUNT_SHIFT</a></li><li><a href="cpuid/constant.ECX_EPB_SHIFT.html">cpuid::ECX_EPB_SHIFT</a></li><li><a href="cpuid/constant.ECX_HCFC_PERF_SHIFT.html">cpuid::ECX_HCFC_PERF_SHIFT</a></li><li><a href="cpuid/constant.ECX_HYPERVISOR_SHIFT.html">cpuid::ECX_HYPERVISOR_SHIFT</a></li><li><a href="cpuid/constant.ECX_TOPO_CORE_TYPE.html">cpuid::ECX_TOPO_CORE_TYPE</a></li><li><a href="cpuid/constant.ECX_TOPO_SMT_TYPE.html">cpuid::ECX_TOPO_SMT_TYPE</a></li><li><a href="cpuid/constant.ECX_TOPO_TYPE_SHIFT.html">cpuid::ECX_TOPO_TYPE_SHIFT</a></li><li><a href="cpuid/constant.ECX_TSC_DEADLINE_TIMER_SHIFT.html">cpuid::ECX_TSC_DEADLINE_TIMER_SHIFT</a></li><li><a href="cpuid/constant.ECX_X2APIC_SHIFT.html">cpuid::ECX_X2APIC_SHIFT</a></li><li><a href="cpuid/constant.EDX_HTT_SHIFT.html">cpuid::EDX_HTT_SHIFT</a></li><li><a href="cpuid/constant.EDX_HYBRID_CPU_SHIFT.html">cpuid::EDX_HYBRID_CPU_SHIFT</a></li><li><a href="cpuid/constant.INTEL_EBX.html">cpuid::INTEL_EBX</a></li><li><a href="cpuid/constant.INTEL_ECX.html">cpuid::INTEL_ECX</a></li><li><a href="cpuid/constant.INTEL_EDX.html">cpuid::INTEL_EDX</a></li><li><a href="cpuid/constant.MANUFACTURER_ID_FUNCTION.html">cpuid::MANUFACTURER_ID_FUNCTION</a></li><li><a href="interrupts/constant.APIC_LVT0_OFFSET.html">interrupts::APIC_LVT0_OFFSET</a></li><li><a href="interrupts/constant.APIC_LVT0_REGISTER.html">interrupts::APIC_LVT0_REGISTER</a></li><li><a href="interrupts/constant.APIC_LVT1_OFFSET.html">interrupts::APIC_LVT1_OFFSET</a></li><li><a href="interrupts/constant.APIC_LVT1_REGISTER.html">interrupts::APIC_LVT1_REGISTER</a></li><li><a href="interrupts/constant.APIC_MODE_EXTINT.html">interrupts::APIC_MODE_EXTINT</a></li><li><a href="interrupts/constant.APIC_MODE_NMI.html">interrupts::APIC_MODE_NMI</a></li><li><a href="mpspec/constant.BUSTYPE_CBUS.html">mpspec::BUSTYPE_CBUS</a></li><li><a href="mpspec/constant.BUSTYPE_CBUSII.html">mpspec::BUSTYPE_CBUSII</a></li><li><a href="mpspec/constant.BUSTYPE_EISA.html">mpspec::BUSTYPE_EISA</a></li><li><a href="mpspec/constant.BUSTYPE_FUTURE.html">mpspec::BUSTYPE_FUTURE</a></li><li><a href="mpspec/constant.BUSTYPE_INTERN.html">mpspec::BUSTYPE_INTERN</a></li><li><a href="mpspec/constant.BUSTYPE_ISA.html">mpspec::BUSTYPE_ISA</a></li><li><a href="mpspec/constant.BUSTYPE_MBI.html">mpspec::BUSTYPE_MBI</a></li><li><a href="mpspec/constant.BUSTYPE_MBII.html">mpspec::BUSTYPE_MBII</a></li><li><a href="mpspec/constant.BUSTYPE_MCA.html">mpspec::BUSTYPE_MCA</a></li><li><a href="mpspec/constant.BUSTYPE_MPI.html">mpspec::BUSTYPE_MPI</a></li><li><a href="mpspec/constant.BUSTYPE_MPSA.html">mpspec::BUSTYPE_MPSA</a></li><li><a href="mpspec/constant.BUSTYPE_NUBUS.html">mpspec::BUSTYPE_NUBUS</a></li><li><a href="mpspec/constant.BUSTYPE_PCI.html">mpspec::BUSTYPE_PCI</a></li><li><a href="mpspec/constant.BUSTYPE_PCMCIA.html">mpspec::BUSTYPE_PCMCIA</a></li><li><a href="mpspec/constant.BUSTYPE_TC.html">mpspec::BUSTYPE_TC</a></li><li><a href="mpspec/constant.BUSTYPE_VL.html">mpspec::BUSTYPE_VL</a></li><li><a href="mpspec/constant.BUSTYPE_VME.html">mpspec::BUSTYPE_VME</a></li><li><a href="mpspec/constant.BUSTYPE_XPRESS.html">mpspec::BUSTYPE_XPRESS</a></li><li><a href="mpspec/constant.CPU_BOOTPROCESSOR.html">mpspec::CPU_BOOTPROCESSOR</a></li><li><a href="mpspec/constant.CPU_ENABLED.html">mpspec::CPU_ENABLED</a></li><li><a href="mpspec/constant.CPU_FAMILY_MASK.html">mpspec::CPU_FAMILY_MASK</a></li><li><a href="mpspec/constant.CPU_MODEL_MASK.html">mpspec::CPU_MODEL_MASK</a></li><li><a href="mpspec/constant.CPU_STEPPING_MASK.html">mpspec::CPU_STEPPING_MASK</a></li><li><a href="mpspec/constant.MPC_APIC_USABLE.html">mpspec::MPC_APIC_USABLE</a></li><li><a href="mpspec/constant.MPC_OEM_SIGNATURE.html">mpspec::MPC_OEM_SIGNATURE</a></li><li><a href="mpspec/constant.MPC_SIGNATURE.html">mpspec::MPC_SIGNATURE</a></li><li><a href="mpspec/constant.MP_APIC_ALL.html">mpspec::MP_APIC_ALL</a></li><li><a href="mpspec/constant.MP_BUS.html">mpspec::MP_BUS</a></li><li><a href="mpspec/constant.MP_INTSRC.html">mpspec::MP_INTSRC</a></li><li><a href="mpspec/constant.MP_IOAPIC.html">mpspec::MP_IOAPIC</a></li><li><a href="mpspec/constant.MP_IRQDIR_DEFAULT.html">mpspec::MP_IRQDIR_DEFAULT</a></li><li><a href="mpspec/constant.MP_IRQDIR_HIGH.html">mpspec::MP_IRQDIR_HIGH</a></li><li><a href="mpspec/constant.MP_IRQDIR_LOW.html">mpspec::MP_IRQDIR_LOW</a></li><li><a href="mpspec/constant.MP_LEVEL_TRIGGER.html">mpspec::MP_LEVEL_TRIGGER</a></li><li><a href="mpspec/constant.MP_LINTSRC.html">mpspec::MP_LINTSRC</a></li><li><a href="mpspec/constant.MP_PROCESSOR.html">mpspec::MP_PROCESSOR</a></li><li><a href="mpspec/constant.MP_TRANSLATION.html">mpspec::MP_TRANSLATION</a></li><li><a href="mpspec/constant.mp_bustype_MP_BUS_EISA.html">mpspec::mp_bustype_MP_BUS_EISA</a></li><li><a href="mpspec/constant.mp_bustype_MP_BUS_ISA.html">mpspec::mp_bustype_MP_BUS_ISA</a></li><li><a href="mpspec/constant.mp_bustype_MP_BUS_PCI.html">mpspec::mp_bustype_MP_BUS_PCI</a></li><li><a href="mpspec/constant.mp_irq_source_types_mp_ExtINT.html">mpspec::mp_irq_source_types_mp_ExtINT</a></li><li><a href="mpspec/constant.mp_irq_source_types_mp_INT.html">mpspec::mp_irq_source_types_mp_INT</a></li><li><a href="mpspec/constant.mp_irq_source_types_mp_NMI.html">mpspec::mp_irq_source_types_mp_NMI</a></li><li><a href="mpspec/constant.mp_irq_source_types_mp_SMI.html">mpspec::mp_irq_source_types_mp_SMI</a></li><li><a href="mptable/constant.APIC_DEFAULT_PHYS_BASE.html">mptable::APIC_DEFAULT_PHYS_BASE</a></li><li><a href="mptable/constant.APIC_VERSION.html">mptable::APIC_VERSION</a></li><li><a href="mptable/constant.BUS_TYPE_ISA.html">mptable::BUS_TYPE_ISA</a></li><li><a href="mptable/constant.BUS_TYPE_PCI.html">mptable::BUS_TYPE_PCI</a></li><li><a href="mptable/constant.CPU_FEATURE_APIC.html">mptable::CPU_FEATURE_APIC</a></li><li><a href="mptable/constant.CPU_FEATURE_FPU.html">mptable::CPU_FEATURE_FPU</a></li><li><a href="mptable/constant.CPU_STEPPING.html">mptable::CPU_STEPPING</a></li><li><a href="mptable/constant.IO_APIC_DEFAULT_PHYS_BASE.html">mptable::IO_APIC_DEFAULT_PHYS_BASE</a></li><li><a href="mptable/constant.MPC_OEM.html">mptable::MPC_OEM</a></li><li><a href="mptable/constant.MPC_PRODUCT_ID.html">mptable::MPC_PRODUCT_ID</a></li><li><a href="mptable/constant.MPC_SIGNATURE.html">mptable::MPC_SIGNATURE</a></li><li><a href="mptable/constant.MPC_SPEC.html">mptable::MPC_SPEC</a></li><li><a href="mptable/constant.MPTABLE_START.html">mptable::MPTABLE_START</a></li><li><a href="mptable/constant.SMP_MAGIC_IDENT.html">mptable::SMP_MAGIC_IDENT</a></li><li><a href="msr_index/constant.ATM_LNC_C6_AUTO_DEMOTE.html">msr_index::ATM_LNC_C6_AUTO_DEMOTE</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_BTF.html">msr_index::DEBUGCTLMSR_BTF</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_BTINT.html">msr_index::DEBUGCTLMSR_BTINT</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_BTS.html">msr_index::DEBUGCTLMSR_BTS</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_BTS_OFF_OS.html">msr_index::DEBUGCTLMSR_BTS_OFF_OS</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_BTS_OFF_USR.html">msr_index::DEBUGCTLMSR_BTS_OFF_USR</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_FREEZE_LBRS_ON_PMI.html">msr_index::DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_LBR.html">msr_index::DEBUGCTLMSR_LBR</a></li><li><a href="msr_index/constant.DEBUGCTLMSR_TR.html">msr_index::DEBUGCTLMSR_TR</a></li><li><a href="msr_index/constant.EFER_FFXSR.html">msr_index::EFER_FFXSR</a></li><li><a href="msr_index/constant.EFER_LMA.html">msr_index::EFER_LMA</a></li><li><a href="msr_index/constant.EFER_LME.html">msr_index::EFER_LME</a></li><li><a href="msr_index/constant.EFER_LMSLE.html">msr_index::EFER_LMSLE</a></li><li><a href="msr_index/constant.EFER_NX.html">msr_index::EFER_NX</a></li><li><a href="msr_index/constant.EFER_SCE.html">msr_index::EFER_SCE</a></li><li><a href="msr_index/constant.EFER_SVME.html">msr_index::EFER_SVME</a></li><li><a href="msr_index/constant.ENERGY_PERF_BIAS_NORMAL.html">msr_index::ENERGY_PERF_BIAS_NORMAL</a></li><li><a href="msr_index/constant.ENERGY_PERF_BIAS_PERFORMANCE.html">msr_index::ENERGY_PERF_BIAS_PERFORMANCE</a></li><li><a href="msr_index/constant.ENERGY_PERF_BIAS_POWERSAVE.html">msr_index::ENERGY_PERF_BIAS_POWERSAVE</a></li><li><a href="msr_index/constant.FAM10H_MMIO_CONF_BASE_MASK.html">msr_index::FAM10H_MMIO_CONF_BASE_MASK</a></li><li><a href="msr_index/constant.FAM10H_MMIO_CONF_BASE_SHIFT.html">msr_index::FAM10H_MMIO_CONF_BASE_SHIFT</a></li><li><a href="msr_index/constant.FAM10H_MMIO_CONF_BUSRANGE_MASK.html">msr_index::FAM10H_MMIO_CONF_BUSRANGE_MASK</a></li><li><a href="msr_index/constant.FAM10H_MMIO_CONF_BUSRANGE_SHIFT.html">msr_index::FAM10H_MMIO_CONF_BUSRANGE_SHIFT</a></li><li><a href="msr_index/constant.FAM10H_MMIO_CONF_ENABLE.html">msr_index::FAM10H_MMIO_CONF_ENABLE</a></li><li><a href="msr_index/constant.FEATURE_CONTROL_LMCE.html">msr_index::FEATURE_CONTROL_LMCE</a></li><li><a href="msr_index/constant.FEATURE_CONTROL_LOCKED.html">msr_index::FEATURE_CONTROL_LOCKED</a></li><li><a href="msr_index/constant.FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX.html">msr_index::FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX</a></li><li><a href="msr_index/constant.FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX.html">msr_index::FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</a></li><li><a href="msr_index/constant.HWP_ACTIVITY_WINDOW_BIT.html">msr_index::HWP_ACTIVITY_WINDOW_BIT</a></li><li><a href="msr_index/constant.HWP_BASE_BIT.html">msr_index::HWP_BASE_BIT</a></li><li><a href="msr_index/constant.HWP_ENERGY_PERF_PREFERENCE_BIT.html">msr_index::HWP_ENERGY_PERF_PREFERENCE_BIT</a></li><li><a href="msr_index/constant.HWP_NOTIFICATIONS_BIT.html">msr_index::HWP_NOTIFICATIONS_BIT</a></li><li><a href="msr_index/constant.HWP_PACKAGE_LEVEL_REQUEST_BIT.html">msr_index::HWP_PACKAGE_LEVEL_REQUEST_BIT</a></li><li><a href="msr_index/constant.INTEL_PERF_CTL_MASK.html">msr_index::INTEL_PERF_CTL_MASK</a></li><li><a href="msr_index/constant.K8_INTP_C1E_ACTIVE_MASK.html">msr_index::K8_INTP_C1E_ACTIVE_MASK</a></li><li><a href="msr_index/constant.K8_MTRRFIXRANGE_DRAM_ENABLE.html">msr_index::K8_MTRRFIXRANGE_DRAM_ENABLE</a></li><li><a href="msr_index/constant.K8_MTRRFIXRANGE_DRAM_MODIFY.html">msr_index::K8_MTRRFIXRANGE_DRAM_MODIFY</a></li><li><a href="msr_index/constant.K8_MTRR_RDMEM_WRMEM_MASK.html">msr_index::K8_MTRR_RDMEM_WRMEM_MASK</a></li><li><a href="msr_index/constant.LBR_INFO_CYCLES.html">msr_index::LBR_INFO_CYCLES</a></li><li><a href="msr_index/constant.MSR_AMD64_BU_CFG2.html">msr_index::MSR_AMD64_BU_CFG2</a></li><li><a href="msr_index/constant.MSR_AMD64_DC_CFG.html">msr_index::MSR_AMD64_DC_CFG</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSBRTARGET.html">msr_index::MSR_AMD64_IBSBRTARGET</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSCTL.html">msr_index::MSR_AMD64_IBSCTL</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSDCLINAD.html">msr_index::MSR_AMD64_IBSDCLINAD</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSDCPHYSAD.html">msr_index::MSR_AMD64_IBSDCPHYSAD</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSFETCHCTL.html">msr_index::MSR_AMD64_IBSFETCHCTL</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSFETCHLINAD.html">msr_index::MSR_AMD64_IBSFETCHLINAD</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSFETCHPHYSAD.html">msr_index::MSR_AMD64_IBSFETCHPHYSAD</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSFETCH_REG_COUNT.html">msr_index::MSR_AMD64_IBSFETCH_REG_COUNT</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSFETCH_REG_MASK.html">msr_index::MSR_AMD64_IBSFETCH_REG_MASK</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPCTL.html">msr_index::MSR_AMD64_IBSOPCTL</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPDATA.html">msr_index::MSR_AMD64_IBSOPDATA</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPDATA2.html">msr_index::MSR_AMD64_IBSOPDATA2</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPDATA3.html">msr_index::MSR_AMD64_IBSOPDATA3</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPDATA4.html">msr_index::MSR_AMD64_IBSOPDATA4</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOPRIP.html">msr_index::MSR_AMD64_IBSOPRIP</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOP_REG_COUNT.html">msr_index::MSR_AMD64_IBSOP_REG_COUNT</a></li><li><a href="msr_index/constant.MSR_AMD64_IBSOP_REG_MASK.html">msr_index::MSR_AMD64_IBSOP_REG_MASK</a></li><li><a href="msr_index/constant.MSR_AMD64_IBS_REG_COUNT_MAX.html">msr_index::MSR_AMD64_IBS_REG_COUNT_MAX</a></li><li><a href="msr_index/constant.MSR_AMD64_LS_CFG.html">msr_index::MSR_AMD64_LS_CFG</a></li><li><a href="msr_index/constant.MSR_AMD64_MC0_MASK.html">msr_index::MSR_AMD64_MC0_MASK</a></li><li><a href="msr_index/constant.MSR_AMD64_NB_CFG.html">msr_index::MSR_AMD64_NB_CFG</a></li><li><a href="msr_index/constant.MSR_AMD64_OSVW_ID_LENGTH.html">msr_index::MSR_AMD64_OSVW_ID_LENGTH</a></li><li><a href="msr_index/constant.MSR_AMD64_OSVW_STATUS.html">msr_index::MSR_AMD64_OSVW_STATUS</a></li><li><a href="msr_index/constant.MSR_AMD64_PATCH_LEVEL.html">msr_index::MSR_AMD64_PATCH_LEVEL</a></li><li><a href="msr_index/constant.MSR_AMD64_PATCH_LOADER.html">msr_index::MSR_AMD64_PATCH_LOADER</a></li><li><a href="msr_index/constant.MSR_AMD64_TSC_RATIO.html">msr_index::MSR_AMD64_TSC_RATIO</a></li><li><a href="msr_index/constant.MSR_AMD_PERF_CTL.html">msr_index::MSR_AMD_PERF_CTL</a></li><li><a href="msr_index/constant.MSR_AMD_PERF_STATUS.html">msr_index::MSR_AMD_PERF_STATUS</a></li><li><a href="msr_index/constant.MSR_AMD_PSTATE_DEF_BASE.html">msr_index::MSR_AMD_PSTATE_DEF_BASE</a></li><li><a href="msr_index/constant.MSR_ATOM_CORE_RATIOS.html">msr_index::MSR_ATOM_CORE_RATIOS</a></li><li><a href="msr_index/constant.MSR_ATOM_CORE_TURBO_RATIOS.html">msr_index::MSR_ATOM_CORE_TURBO_RATIOS</a></li><li><a href="msr_index/constant.MSR_ATOM_CORE_TURBO_VIDS.html">msr_index::MSR_ATOM_CORE_TURBO_VIDS</a></li><li><a href="msr_index/constant.MSR_ATOM_CORE_VIDS.html">msr_index::MSR_ATOM_CORE_VIDS</a></li><li><a href="msr_index/constant.MSR_ATOM_PKG_C6_RESIDENCY.html">msr_index::MSR_ATOM_PKG_C6_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_CC6_DEMOTION_POLICY_CONFIG.html">msr_index::MSR_CC6_DEMOTION_POLICY_CONFIG</a></li><li><a href="msr_index/constant.MSR_CONFIG_TDP_CONTROL.html">msr_index::MSR_CONFIG_TDP_CONTROL</a></li><li><a href="msr_index/constant.MSR_CONFIG_TDP_LEVEL_1.html">msr_index::MSR_CONFIG_TDP_LEVEL_1</a></li><li><a href="msr_index/constant.MSR_CONFIG_TDP_LEVEL_2.html">msr_index::MSR_CONFIG_TDP_LEVEL_2</a></li><li><a href="msr_index/constant.MSR_CONFIG_TDP_NOMINAL.html">msr_index::MSR_CONFIG_TDP_NOMINAL</a></li><li><a href="msr_index/constant.MSR_CORE_C1_RES.html">msr_index::MSR_CORE_C1_RES</a></li><li><a href="msr_index/constant.MSR_CORE_C3_RESIDENCY.html">msr_index::MSR_CORE_C3_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_CORE_C6_RESIDENCY.html">msr_index::MSR_CORE_C6_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_CORE_C7_RESIDENCY.html">msr_index::MSR_CORE_C7_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_FIXED_CTR0.html">msr_index::MSR_CORE_PERF_FIXED_CTR0</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_FIXED_CTR1.html">msr_index::MSR_CORE_PERF_FIXED_CTR1</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_FIXED_CTR2.html">msr_index::MSR_CORE_PERF_FIXED_CTR2</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_FIXED_CTR_CTRL.html">msr_index::MSR_CORE_PERF_FIXED_CTR_CTRL</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_GLOBAL_CTRL.html">msr_index::MSR_CORE_PERF_GLOBAL_CTRL</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_GLOBAL_OVF_CTRL.html">msr_index::MSR_CORE_PERF_GLOBAL_OVF_CTRL</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_GLOBAL_STATUS.html">msr_index::MSR_CORE_PERF_GLOBAL_STATUS</a></li><li><a href="msr_index/constant.MSR_CORE_PERF_LIMIT_REASONS.html">msr_index::MSR_CORE_PERF_LIMIT_REASONS</a></li><li><a href="msr_index/constant.MSR_CSTAR.html">msr_index::MSR_CSTAR</a></li><li><a href="msr_index/constant.MSR_DRAM_ENERGY_STATUS.html">msr_index::MSR_DRAM_ENERGY_STATUS</a></li><li><a href="msr_index/constant.MSR_DRAM_PERF_STATUS.html">msr_index::MSR_DRAM_PERF_STATUS</a></li><li><a href="msr_index/constant.MSR_DRAM_POWER_INFO.html">msr_index::MSR_DRAM_POWER_INFO</a></li><li><a href="msr_index/constant.MSR_DRAM_POWER_LIMIT.html">msr_index::MSR_DRAM_POWER_LIMIT</a></li><li><a href="msr_index/constant.MSR_EBC_FREQUENCY_ID.html">msr_index::MSR_EBC_FREQUENCY_ID</a></li><li><a href="msr_index/constant.MSR_EFER.html">msr_index::MSR_EFER</a></li><li><a href="msr_index/constant.MSR_F15H_IC_CFG.html">msr_index::MSR_F15H_IC_CFG</a></li><li><a href="msr_index/constant.MSR_F15H_NB_PERF_CTL.html">msr_index::MSR_F15H_NB_PERF_CTL</a></li><li><a href="msr_index/constant.MSR_F15H_NB_PERF_CTR.html">msr_index::MSR_F15H_NB_PERF_CTR</a></li><li><a href="msr_index/constant.MSR_F15H_PERF_CTL.html">msr_index::MSR_F15H_PERF_CTL</a></li><li><a href="msr_index/constant.MSR_F15H_PERF_CTR.html">msr_index::MSR_F15H_PERF_CTR</a></li><li><a href="msr_index/constant.MSR_F15H_PTSC.html">msr_index::MSR_F15H_PTSC</a></li><li><a href="msr_index/constant.MSR_F16H_DR0_ADDR_MASK.html">msr_index::MSR_F16H_DR0_ADDR_MASK</a></li><li><a href="msr_index/constant.MSR_F16H_DR1_ADDR_MASK.html">msr_index::MSR_F16H_DR1_ADDR_MASK</a></li><li><a href="msr_index/constant.MSR_F16H_DR2_ADDR_MASK.html">msr_index::MSR_F16H_DR2_ADDR_MASK</a></li><li><a href="msr_index/constant.MSR_F16H_DR3_ADDR_MASK.html">msr_index::MSR_F16H_DR3_ADDR_MASK</a></li><li><a href="msr_index/constant.MSR_F16H_L2I_PERF_CTL.html">msr_index::MSR_F16H_L2I_PERF_CTL</a></li><li><a href="msr_index/constant.MSR_F16H_L2I_PERF_CTR.html">msr_index::MSR_F16H_L2I_PERF_CTR</a></li><li><a href="msr_index/constant.MSR_F17H_IRPERF.html">msr_index::MSR_F17H_IRPERF</a></li><li><a href="msr_index/constant.MSR_FAM10H_MMIO_CONF_BASE.html">msr_index::MSR_FAM10H_MMIO_CONF_BASE</a></li><li><a href="msr_index/constant.MSR_FAM10H_NODE_ID.html">msr_index::MSR_FAM10H_NODE_ID</a></li><li><a href="msr_index/constant.MSR_FSB_FREQ.html">msr_index::MSR_FSB_FREQ</a></li><li><a href="msr_index/constant.MSR_FS_BASE.html">msr_index::MSR_FS_BASE</a></li><li><a href="msr_index/constant.MSR_GEODE_BUSCONT_CONF0.html">msr_index::MSR_GEODE_BUSCONT_CONF0</a></li><li><a href="msr_index/constant.MSR_GFX_PERF_LIMIT_REASONS.html">msr_index::MSR_GFX_PERF_LIMIT_REASONS</a></li><li><a href="msr_index/constant.MSR_GS_BASE.html">msr_index::MSR_GS_BASE</a></li><li><a href="msr_index/constant.MSR_HWP_CAPABILITIES.html">msr_index::MSR_HWP_CAPABILITIES</a></li><li><a href="msr_index/constant.MSR_HWP_INTERRUPT.html">msr_index::MSR_HWP_INTERRUPT</a></li><li><a href="msr_index/constant.MSR_HWP_REQUEST.html">msr_index::MSR_HWP_REQUEST</a></li><li><a href="msr_index/constant.MSR_HWP_REQUEST_PKG.html">msr_index::MSR_HWP_REQUEST_PKG</a></li><li><a href="msr_index/constant.MSR_HWP_STATUS.html">msr_index::MSR_HWP_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_APERF.html">msr_index::MSR_IA32_APERF</a></li><li><a href="msr_index/constant.MSR_IA32_APICBASE.html">msr_index::MSR_IA32_APICBASE</a></li><li><a href="msr_index/constant.MSR_IA32_APICBASE_BASE.html">msr_index::MSR_IA32_APICBASE_BASE</a></li><li><a href="msr_index/constant.MSR_IA32_APICBASE_BSP.html">msr_index::MSR_IA32_APICBASE_BSP</a></li><li><a href="msr_index/constant.MSR_IA32_APICBASE_ENABLE.html">msr_index::MSR_IA32_APICBASE_ENABLE</a></li><li><a href="msr_index/constant.MSR_IA32_BBL_CR_CTL.html">msr_index::MSR_IA32_BBL_CR_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_BBL_CR_CTL3.html">msr_index::MSR_IA32_BBL_CR_CTL3</a></li><li><a href="msr_index/constant.MSR_IA32_BNDCFGS.html">msr_index::MSR_IA32_BNDCFGS</a></li><li><a href="msr_index/constant.MSR_IA32_CR_PAT.html">msr_index::MSR_IA32_CR_PAT</a></li><li><a href="msr_index/constant.MSR_IA32_DEBUGCTLMSR.html">msr_index::MSR_IA32_DEBUGCTLMSR</a></li><li><a href="msr_index/constant.MSR_IA32_DS_AREA.html">msr_index::MSR_IA32_DS_AREA</a></li><li><a href="msr_index/constant.MSR_IA32_EBL_CR_POWERON.html">msr_index::MSR_IA32_EBL_CR_POWERON</a></li><li><a href="msr_index/constant.MSR_IA32_ENERGY_PERF_BIAS.html">msr_index::MSR_IA32_ENERGY_PERF_BIAS</a></li><li><a href="msr_index/constant.MSR_IA32_FEATURE_CONTROL.html">msr_index::MSR_IA32_FEATURE_CONTROL</a></li><li><a href="msr_index/constant.MSR_IA32_LASTBRANCHFROMIP.html">msr_index::MSR_IA32_LASTBRANCHFROMIP</a></li><li><a href="msr_index/constant.MSR_IA32_LASTBRANCHTOIP.html">msr_index::MSR_IA32_LASTBRANCHTOIP</a></li><li><a href="msr_index/constant.MSR_IA32_LASTINTFROMIP.html">msr_index::MSR_IA32_LASTINTFROMIP</a></li><li><a href="msr_index/constant.MSR_IA32_LASTINTTOIP.html">msr_index::MSR_IA32_LASTINTTOIP</a></li><li><a href="msr_index/constant.MSR_IA32_MC0_ADDR.html">msr_index::MSR_IA32_MC0_ADDR</a></li><li><a href="msr_index/constant.MSR_IA32_MC0_CTL.html">msr_index::MSR_IA32_MC0_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_MC0_CTL2.html">msr_index::MSR_IA32_MC0_CTL2</a></li><li><a href="msr_index/constant.MSR_IA32_MC0_MISC.html">msr_index::MSR_IA32_MC0_MISC</a></li><li><a href="msr_index/constant.MSR_IA32_MC0_STATUS.html">msr_index::MSR_IA32_MC0_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_CAP.html">msr_index::MSR_IA32_MCG_CAP</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_CTL.html">msr_index::MSR_IA32_MCG_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EAX.html">msr_index::MSR_IA32_MCG_EAX</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EBP.html">msr_index::MSR_IA32_MCG_EBP</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EBX.html">msr_index::MSR_IA32_MCG_EBX</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_ECX.html">msr_index::MSR_IA32_MCG_ECX</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EDI.html">msr_index::MSR_IA32_MCG_EDI</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EDX.html">msr_index::MSR_IA32_MCG_EDX</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EFLAGS.html">msr_index::MSR_IA32_MCG_EFLAGS</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EIP.html">msr_index::MSR_IA32_MCG_EIP</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_ESI.html">msr_index::MSR_IA32_MCG_ESI</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_ESP.html">msr_index::MSR_IA32_MCG_ESP</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_EXT_CTL.html">msr_index::MSR_IA32_MCG_EXT_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_RESERVED.html">msr_index::MSR_IA32_MCG_RESERVED</a></li><li><a href="msr_index/constant.MSR_IA32_MCG_STATUS.html">msr_index::MSR_IA32_MCG_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE.html">msr_index::MSR_IA32_MISC_ENABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL.html">msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_EMON.html">msr_index::MSR_IA32_MISC_ENABLE_EMON</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_EMON_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_EMON_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP.html">msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FAST_STRING.html">msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FAST_STRING_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_FAST_STRING_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FERR.html">msr_index::MSR_IA32_MISC_ENABLE_FERR</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FERR_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_FERR_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX.html">msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT.html">msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_L1D_CONTEXT_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID.html">msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_LIMIT_CPUID_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_MWAIT.html">msr_index::MSR_IA32_MISC_ENABLE_MWAIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_MWAIT_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_MWAIT_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL.html">msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK.html">msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK.html">msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TCC.html">msr_index::MSR_IA32_MISC_ENABLE_TCC</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TCC_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_TCC_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TM1.html">msr_index::MSR_IA32_MISC_ENABLE_TM1</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TM1_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_TM1_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TM2.html">msr_index::MSR_IA32_MISC_ENABLE_TM2</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TM2_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_TM2_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_TURBO_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_X87_COMPAT.html">msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_X87_COMPAT_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_XD_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_XD_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE.html">msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE</a></li><li><a href="msr_index/constant.MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT.html">msr_index::MSR_IA32_MISC_ENABLE_XTPR_DISABLE_BIT</a></li><li><a href="msr_index/constant.MSR_IA32_MPERF.html">msr_index::MSR_IA32_MPERF</a></li><li><a href="msr_index/constant.MSR_IA32_P5_MC_ADDR.html">msr_index::MSR_IA32_P5_MC_ADDR</a></li><li><a href="msr_index/constant.MSR_IA32_P5_MC_TYPE.html">msr_index::MSR_IA32_P5_MC_TYPE</a></li><li><a href="msr_index/constant.MSR_IA32_PACKAGE_THERM_INTERRUPT.html">msr_index::MSR_IA32_PACKAGE_THERM_INTERRUPT</a></li><li><a href="msr_index/constant.MSR_IA32_PACKAGE_THERM_STATUS.html">msr_index::MSR_IA32_PACKAGE_THERM_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_PEBS_ENABLE.html">msr_index::MSR_IA32_PEBS_ENABLE</a></li><li><a href="msr_index/constant.MSR_IA32_PERFCTR0.html">msr_index::MSR_IA32_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_IA32_PERFCTR1.html">msr_index::MSR_IA32_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_IA32_PERF_CAPABILITIES.html">msr_index::MSR_IA32_PERF_CAPABILITIES</a></li><li><a href="msr_index/constant.MSR_IA32_PERF_CTL.html">msr_index::MSR_IA32_PERF_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_PERF_STATUS.html">msr_index::MSR_IA32_PERF_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_PLATFORM_ID.html">msr_index::MSR_IA32_PLATFORM_ID</a></li><li><a href="msr_index/constant.MSR_IA32_PMC0.html">msr_index::MSR_IA32_PMC0</a></li><li><a href="msr_index/constant.MSR_IA32_POWER_CTL.html">msr_index::MSR_IA32_POWER_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR0_A.html">msr_index::MSR_IA32_RTIT_ADDR0_A</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR0_B.html">msr_index::MSR_IA32_RTIT_ADDR0_B</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR1_A.html">msr_index::MSR_IA32_RTIT_ADDR1_A</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR1_B.html">msr_index::MSR_IA32_RTIT_ADDR1_B</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR2_A.html">msr_index::MSR_IA32_RTIT_ADDR2_A</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR2_B.html">msr_index::MSR_IA32_RTIT_ADDR2_B</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR3_A.html">msr_index::MSR_IA32_RTIT_ADDR3_A</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_ADDR3_B.html">msr_index::MSR_IA32_RTIT_ADDR3_B</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_CR3_MATCH.html">msr_index::MSR_IA32_RTIT_CR3_MATCH</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_CTL.html">msr_index::MSR_IA32_RTIT_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_OUTPUT_BASE.html">msr_index::MSR_IA32_RTIT_OUTPUT_BASE</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_OUTPUT_MASK.html">msr_index::MSR_IA32_RTIT_OUTPUT_MASK</a></li><li><a href="msr_index/constant.MSR_IA32_RTIT_STATUS.html">msr_index::MSR_IA32_RTIT_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_SMBASE.html">msr_index::MSR_IA32_SMBASE</a></li><li><a href="msr_index/constant.MSR_IA32_SMM_MONITOR_CTL.html">msr_index::MSR_IA32_SMM_MONITOR_CTL</a></li><li><a href="msr_index/constant.MSR_IA32_SYSENTER_CS.html">msr_index::MSR_IA32_SYSENTER_CS</a></li><li><a href="msr_index/constant.MSR_IA32_SYSENTER_EIP.html">msr_index::MSR_IA32_SYSENTER_EIP</a></li><li><a href="msr_index/constant.MSR_IA32_SYSENTER_ESP.html">msr_index::MSR_IA32_SYSENTER_ESP</a></li><li><a href="msr_index/constant.MSR_IA32_TEMPERATURE_TARGET.html">msr_index::MSR_IA32_TEMPERATURE_TARGET</a></li><li><a href="msr_index/constant.MSR_IA32_THERM_CONTROL.html">msr_index::MSR_IA32_THERM_CONTROL</a></li><li><a href="msr_index/constant.MSR_IA32_THERM_INTERRUPT.html">msr_index::MSR_IA32_THERM_INTERRUPT</a></li><li><a href="msr_index/constant.MSR_IA32_THERM_STATUS.html">msr_index::MSR_IA32_THERM_STATUS</a></li><li><a href="msr_index/constant.MSR_IA32_TSC.html">msr_index::MSR_IA32_TSC</a></li><li><a href="msr_index/constant.MSR_IA32_TSCDEADLINE.html">msr_index::MSR_IA32_TSCDEADLINE</a></li><li><a href="msr_index/constant.MSR_IA32_TSC_ADJUST.html">msr_index::MSR_IA32_TSC_ADJUST</a></li><li><a href="msr_index/constant.MSR_IA32_TSC_DEADLINE.html">msr_index::MSR_IA32_TSC_DEADLINE</a></li><li><a href="msr_index/constant.MSR_IA32_UCODE_REV.html">msr_index::MSR_IA32_UCODE_REV</a></li><li><a href="msr_index/constant.MSR_IA32_UCODE_WRITE.html">msr_index::MSR_IA32_UCODE_WRITE</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_BASIC.html">msr_index::MSR_IA32_VMX_BASIC</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_CR0_FIXED0.html">msr_index::MSR_IA32_VMX_CR0_FIXED0</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_CR0_FIXED1.html">msr_index::MSR_IA32_VMX_CR0_FIXED1</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_CR4_FIXED0.html">msr_index::MSR_IA32_VMX_CR4_FIXED0</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_CR4_FIXED1.html">msr_index::MSR_IA32_VMX_CR4_FIXED1</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_ENTRY_CTLS.html">msr_index::MSR_IA32_VMX_ENTRY_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_EPT_VPID_CAP.html">msr_index::MSR_IA32_VMX_EPT_VPID_CAP</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_EXIT_CTLS.html">msr_index::MSR_IA32_VMX_EXIT_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_MISC.html">msr_index::MSR_IA32_VMX_MISC</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE.html">msr_index::MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS.html">msr_index::MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_PINBASED_CTLS.html">msr_index::MSR_IA32_VMX_PINBASED_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_PROCBASED_CTLS.html">msr_index::MSR_IA32_VMX_PROCBASED_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_PROCBASED_CTLS2.html">msr_index::MSR_IA32_VMX_PROCBASED_CTLS2</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_TRUE_ENTRY_CTLS.html">msr_index::MSR_IA32_VMX_TRUE_ENTRY_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_TRUE_EXIT_CTLS.html">msr_index::MSR_IA32_VMX_TRUE_EXIT_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_TRUE_PINBASED_CTLS.html">msr_index::MSR_IA32_VMX_TRUE_PINBASED_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_TRUE_PROCBASED_CTLS.html">msr_index::MSR_IA32_VMX_TRUE_PROCBASED_CTLS</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_VMCS_ENUM.html">msr_index::MSR_IA32_VMX_VMCS_ENUM</a></li><li><a href="msr_index/constant.MSR_IA32_VMX_VMFUNC.html">msr_index::MSR_IA32_VMX_VMFUNC</a></li><li><a href="msr_index/constant.MSR_IA32_XSS.html">msr_index::MSR_IA32_XSS</a></li><li><a href="msr_index/constant.MSR_IDT_FCR1.html">msr_index::MSR_IDT_FCR1</a></li><li><a href="msr_index/constant.MSR_IDT_FCR2.html">msr_index::MSR_IDT_FCR2</a></li><li><a href="msr_index/constant.MSR_IDT_FCR3.html">msr_index::MSR_IDT_FCR3</a></li><li><a href="msr_index/constant.MSR_IDT_FCR4.html">msr_index::MSR_IDT_FCR4</a></li><li><a href="msr_index/constant.MSR_IDT_MCR0.html">msr_index::MSR_IDT_MCR0</a></li><li><a href="msr_index/constant.MSR_IDT_MCR1.html">msr_index::MSR_IDT_MCR1</a></li><li><a href="msr_index/constant.MSR_IDT_MCR2.html">msr_index::MSR_IDT_MCR2</a></li><li><a href="msr_index/constant.MSR_IDT_MCR3.html">msr_index::MSR_IDT_MCR3</a></li><li><a href="msr_index/constant.MSR_IDT_MCR4.html">msr_index::MSR_IDT_MCR4</a></li><li><a href="msr_index/constant.MSR_IDT_MCR5.html">msr_index::MSR_IDT_MCR5</a></li><li><a href="msr_index/constant.MSR_IDT_MCR6.html">msr_index::MSR_IDT_MCR6</a></li><li><a href="msr_index/constant.MSR_IDT_MCR7.html">msr_index::MSR_IDT_MCR7</a></li><li><a href="msr_index/constant.MSR_IDT_MCR_CTRL.html">msr_index::MSR_IDT_MCR_CTRL</a></li><li><a href="msr_index/constant.MSR_K6_EPMR.html">msr_index::MSR_K6_EPMR</a></li><li><a href="msr_index/constant.MSR_K6_PFIR.html">msr_index::MSR_K6_PFIR</a></li><li><a href="msr_index/constant.MSR_K6_PSOR.html">msr_index::MSR_K6_PSOR</a></li><li><a href="msr_index/constant.MSR_K6_UWCCR.html">msr_index::MSR_K6_UWCCR</a></li><li><a href="msr_index/constant.MSR_K6_WHCR.html">msr_index::MSR_K6_WHCR</a></li><li><a href="msr_index/constant.MSR_K7_CLK_CTL.html">msr_index::MSR_K7_CLK_CTL</a></li><li><a href="msr_index/constant.MSR_K7_EVNTSEL0.html">msr_index::MSR_K7_EVNTSEL0</a></li><li><a href="msr_index/constant.MSR_K7_EVNTSEL1.html">msr_index::MSR_K7_EVNTSEL1</a></li><li><a href="msr_index/constant.MSR_K7_EVNTSEL2.html">msr_index::MSR_K7_EVNTSEL2</a></li><li><a href="msr_index/constant.MSR_K7_EVNTSEL3.html">msr_index::MSR_K7_EVNTSEL3</a></li><li><a href="msr_index/constant.MSR_K7_FID_VID_CTL.html">msr_index::MSR_K7_FID_VID_CTL</a></li><li><a href="msr_index/constant.MSR_K7_FID_VID_STATUS.html">msr_index::MSR_K7_FID_VID_STATUS</a></li><li><a href="msr_index/constant.MSR_K7_HWCR.html">msr_index::MSR_K7_HWCR</a></li><li><a href="msr_index/constant.MSR_K7_PERFCTR0.html">msr_index::MSR_K7_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_K7_PERFCTR1.html">msr_index::MSR_K7_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_K7_PERFCTR2.html">msr_index::MSR_K7_PERFCTR2</a></li><li><a href="msr_index/constant.MSR_K7_PERFCTR3.html">msr_index::MSR_K7_PERFCTR3</a></li><li><a href="msr_index/constant.MSR_K8_INT_PENDING_MSG.html">msr_index::MSR_K8_INT_PENDING_MSG</a></li><li><a href="msr_index/constant.MSR_K8_SYSCFG.html">msr_index::MSR_K8_SYSCFG</a></li><li><a href="msr_index/constant.MSR_K8_TOP_MEM1.html">msr_index::MSR_K8_TOP_MEM1</a></li><li><a href="msr_index/constant.MSR_K8_TOP_MEM2.html">msr_index::MSR_K8_TOP_MEM2</a></li><li><a href="msr_index/constant.MSR_K8_TSEG_ADDR.html">msr_index::MSR_K8_TSEG_ADDR</a></li><li><a href="msr_index/constant.MSR_K8_TSEG_MASK.html">msr_index::MSR_K8_TSEG_MASK</a></li><li><a href="msr_index/constant.MSR_KERNEL_GS_BASE.html">msr_index::MSR_KERNEL_GS_BASE</a></li><li><a href="msr_index/constant.MSR_KNC_EVNTSEL0.html">msr_index::MSR_KNC_EVNTSEL0</a></li><li><a href="msr_index/constant.MSR_KNC_EVNTSEL1.html">msr_index::MSR_KNC_EVNTSEL1</a></li><li><a href="msr_index/constant.MSR_KNC_PERFCTR0.html">msr_index::MSR_KNC_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_KNC_PERFCTR1.html">msr_index::MSR_KNC_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_KNL_CORE_C6_RESIDENCY.html">msr_index::MSR_KNL_CORE_C6_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_LBR_CORE_FROM.html">msr_index::MSR_LBR_CORE_FROM</a></li><li><a href="msr_index/constant.MSR_LBR_CORE_TO.html">msr_index::MSR_LBR_CORE_TO</a></li><li><a href="msr_index/constant.MSR_LBR_INFO_0.html">msr_index::MSR_LBR_INFO_0</a></li><li><a href="msr_index/constant.MSR_LBR_NHM_FROM.html">msr_index::MSR_LBR_NHM_FROM</a></li><li><a href="msr_index/constant.MSR_LBR_NHM_TO.html">msr_index::MSR_LBR_NHM_TO</a></li><li><a href="msr_index/constant.MSR_LBR_SELECT.html">msr_index::MSR_LBR_SELECT</a></li><li><a href="msr_index/constant.MSR_LBR_TOS.html">msr_index::MSR_LBR_TOS</a></li><li><a href="msr_index/constant.MSR_LSTAR.html">msr_index::MSR_LSTAR</a></li><li><a href="msr_index/constant.MSR_MC6_DEMOTION_POLICY_CONFIG.html">msr_index::MSR_MC6_DEMOTION_POLICY_CONFIG</a></li><li><a href="msr_index/constant.MSR_MISC_FEATURE_CONTROL.html">msr_index::MSR_MISC_FEATURE_CONTROL</a></li><li><a href="msr_index/constant.MSR_MISC_FEATURE_ENABLES.html">msr_index::MSR_MISC_FEATURE_ENABLES</a></li><li><a href="msr_index/constant.MSR_MISC_FEATURE_ENABLES_RING3MWAIT_BIT.html">msr_index::MSR_MISC_FEATURE_ENABLES_RING3MWAIT_BIT</a></li><li><a href="msr_index/constant.MSR_MISC_PWR_MGMT.html">msr_index::MSR_MISC_PWR_MGMT</a></li><li><a href="msr_index/constant.MSR_MODULE_C6_RES_MS.html">msr_index::MSR_MODULE_C6_RES_MS</a></li><li><a href="msr_index/constant.MSR_MTRRcap.html">msr_index::MSR_MTRRcap</a></li><li><a href="msr_index/constant.MSR_MTRRdefType.html">msr_index::MSR_MTRRdefType</a></li><li><a href="msr_index/constant.MSR_MTRRfix16K_80000.html">msr_index::MSR_MTRRfix16K_80000</a></li><li><a href="msr_index/constant.MSR_MTRRfix16K_A0000.html">msr_index::MSR_MTRRfix16K_A0000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_C0000.html">msr_index::MSR_MTRRfix4K_C0000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_C8000.html">msr_index::MSR_MTRRfix4K_C8000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_D0000.html">msr_index::MSR_MTRRfix4K_D0000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_D8000.html">msr_index::MSR_MTRRfix4K_D8000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_E0000.html">msr_index::MSR_MTRRfix4K_E0000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_E8000.html">msr_index::MSR_MTRRfix4K_E8000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_F0000.html">msr_index::MSR_MTRRfix4K_F0000</a></li><li><a href="msr_index/constant.MSR_MTRRfix4K_F8000.html">msr_index::MSR_MTRRfix4K_F8000</a></li><li><a href="msr_index/constant.MSR_MTRRfix64K_00000.html">msr_index::MSR_MTRRfix64K_00000</a></li><li><a href="msr_index/constant.MSR_OFFCORE_RSP_0.html">msr_index::MSR_OFFCORE_RSP_0</a></li><li><a href="msr_index/constant.MSR_OFFCORE_RSP_1.html">msr_index::MSR_OFFCORE_RSP_1</a></li><li><a href="msr_index/constant.MSR_P4_ALF_ESCR0.html">msr_index::MSR_P4_ALF_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_ALF_ESCR1.html">msr_index::MSR_P4_ALF_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_BPU_CCCR0.html">msr_index::MSR_P4_BPU_CCCR0</a></li><li><a href="msr_index/constant.MSR_P4_BPU_CCCR1.html">msr_index::MSR_P4_BPU_CCCR1</a></li><li><a href="msr_index/constant.MSR_P4_BPU_CCCR2.html">msr_index::MSR_P4_BPU_CCCR2</a></li><li><a href="msr_index/constant.MSR_P4_BPU_CCCR3.html">msr_index::MSR_P4_BPU_CCCR3</a></li><li><a href="msr_index/constant.MSR_P4_BPU_ESCR0.html">msr_index::MSR_P4_BPU_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_BPU_ESCR1.html">msr_index::MSR_P4_BPU_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_BPU_PERFCTR0.html">msr_index::MSR_P4_BPU_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_P4_BPU_PERFCTR1.html">msr_index::MSR_P4_BPU_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_P4_BPU_PERFCTR2.html">msr_index::MSR_P4_BPU_PERFCTR2</a></li><li><a href="msr_index/constant.MSR_P4_BPU_PERFCTR3.html">msr_index::MSR_P4_BPU_PERFCTR3</a></li><li><a href="msr_index/constant.MSR_P4_BSU_ESCR0.html">msr_index::MSR_P4_BSU_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_BSU_ESCR1.html">msr_index::MSR_P4_BSU_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR0.html">msr_index::MSR_P4_CRU_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR1.html">msr_index::MSR_P4_CRU_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR2.html">msr_index::MSR_P4_CRU_ESCR2</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR3.html">msr_index::MSR_P4_CRU_ESCR3</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR4.html">msr_index::MSR_P4_CRU_ESCR4</a></li><li><a href="msr_index/constant.MSR_P4_CRU_ESCR5.html">msr_index::MSR_P4_CRU_ESCR5</a></li><li><a href="msr_index/constant.MSR_P4_DAC_ESCR0.html">msr_index::MSR_P4_DAC_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_DAC_ESCR1.html">msr_index::MSR_P4_DAC_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_FIRM_ESCR0.html">msr_index::MSR_P4_FIRM_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_FIRM_ESCR1.html">msr_index::MSR_P4_FIRM_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_CCCR0.html">msr_index::MSR_P4_FLAME_CCCR0</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_CCCR1.html">msr_index::MSR_P4_FLAME_CCCR1</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_CCCR2.html">msr_index::MSR_P4_FLAME_CCCR2</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_CCCR3.html">msr_index::MSR_P4_FLAME_CCCR3</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_ESCR0.html">msr_index::MSR_P4_FLAME_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_ESCR1.html">msr_index::MSR_P4_FLAME_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_PERFCTR0.html">msr_index::MSR_P4_FLAME_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_PERFCTR1.html">msr_index::MSR_P4_FLAME_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_PERFCTR2.html">msr_index::MSR_P4_FLAME_PERFCTR2</a></li><li><a href="msr_index/constant.MSR_P4_FLAME_PERFCTR3.html">msr_index::MSR_P4_FLAME_PERFCTR3</a></li><li><a href="msr_index/constant.MSR_P4_FSB_ESCR0.html">msr_index::MSR_P4_FSB_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_FSB_ESCR1.html">msr_index::MSR_P4_FSB_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR0.html">msr_index::MSR_P4_IQ_CCCR0</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR1.html">msr_index::MSR_P4_IQ_CCCR1</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR2.html">msr_index::MSR_P4_IQ_CCCR2</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR3.html">msr_index::MSR_P4_IQ_CCCR3</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR4.html">msr_index::MSR_P4_IQ_CCCR4</a></li><li><a href="msr_index/constant.MSR_P4_IQ_CCCR5.html">msr_index::MSR_P4_IQ_CCCR5</a></li><li><a href="msr_index/constant.MSR_P4_IQ_ESCR0.html">msr_index::MSR_P4_IQ_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_IQ_ESCR1.html">msr_index::MSR_P4_IQ_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR0.html">msr_index::MSR_P4_IQ_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR1.html">msr_index::MSR_P4_IQ_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR2.html">msr_index::MSR_P4_IQ_PERFCTR2</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR3.html">msr_index::MSR_P4_IQ_PERFCTR3</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR4.html">msr_index::MSR_P4_IQ_PERFCTR4</a></li><li><a href="msr_index/constant.MSR_P4_IQ_PERFCTR5.html">msr_index::MSR_P4_IQ_PERFCTR5</a></li><li><a href="msr_index/constant.MSR_P4_IS_ESCR0.html">msr_index::MSR_P4_IS_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_IS_ESCR1.html">msr_index::MSR_P4_IS_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_ITLB_ESCR0.html">msr_index::MSR_P4_ITLB_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_ITLB_ESCR1.html">msr_index::MSR_P4_ITLB_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_IX_ESCR0.html">msr_index::MSR_P4_IX_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_IX_ESCR1.html">msr_index::MSR_P4_IX_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_MOB_ESCR0.html">msr_index::MSR_P4_MOB_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_MOB_ESCR1.html">msr_index::MSR_P4_MOB_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_MS_CCCR0.html">msr_index::MSR_P4_MS_CCCR0</a></li><li><a href="msr_index/constant.MSR_P4_MS_CCCR1.html">msr_index::MSR_P4_MS_CCCR1</a></li><li><a href="msr_index/constant.MSR_P4_MS_CCCR2.html">msr_index::MSR_P4_MS_CCCR2</a></li><li><a href="msr_index/constant.MSR_P4_MS_CCCR3.html">msr_index::MSR_P4_MS_CCCR3</a></li><li><a href="msr_index/constant.MSR_P4_MS_ESCR0.html">msr_index::MSR_P4_MS_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_MS_ESCR1.html">msr_index::MSR_P4_MS_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_MS_PERFCTR0.html">msr_index::MSR_P4_MS_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_P4_MS_PERFCTR1.html">msr_index::MSR_P4_MS_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_P4_MS_PERFCTR2.html">msr_index::MSR_P4_MS_PERFCTR2</a></li><li><a href="msr_index/constant.MSR_P4_MS_PERFCTR3.html">msr_index::MSR_P4_MS_PERFCTR3</a></li><li><a href="msr_index/constant.MSR_P4_PEBS_MATRIX_VERT.html">msr_index::MSR_P4_PEBS_MATRIX_VERT</a></li><li><a href="msr_index/constant.MSR_P4_PMH_ESCR0.html">msr_index::MSR_P4_PMH_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_PMH_ESCR1.html">msr_index::MSR_P4_PMH_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_RAT_ESCR0.html">msr_index::MSR_P4_RAT_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_RAT_ESCR1.html">msr_index::MSR_P4_RAT_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_SAAT_ESCR0.html">msr_index::MSR_P4_SAAT_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_SAAT_ESCR1.html">msr_index::MSR_P4_SAAT_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_SSU_ESCR0.html">msr_index::MSR_P4_SSU_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_SSU_ESCR1.html">msr_index::MSR_P4_SSU_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_TBPU_ESCR0.html">msr_index::MSR_P4_TBPU_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_TBPU_ESCR1.html">msr_index::MSR_P4_TBPU_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_TC_ESCR0.html">msr_index::MSR_P4_TC_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_TC_ESCR1.html">msr_index::MSR_P4_TC_ESCR1</a></li><li><a href="msr_index/constant.MSR_P4_U2L_ESCR0.html">msr_index::MSR_P4_U2L_ESCR0</a></li><li><a href="msr_index/constant.MSR_P4_U2L_ESCR1.html">msr_index::MSR_P4_U2L_ESCR1</a></li><li><a href="msr_index/constant.MSR_P6_EVNTSEL0.html">msr_index::MSR_P6_EVNTSEL0</a></li><li><a href="msr_index/constant.MSR_P6_EVNTSEL1.html">msr_index::MSR_P6_EVNTSEL1</a></li><li><a href="msr_index/constant.MSR_P6_PERFCTR0.html">msr_index::MSR_P6_PERFCTR0</a></li><li><a href="msr_index/constant.MSR_P6_PERFCTR1.html">msr_index::MSR_P6_PERFCTR1</a></li><li><a href="msr_index/constant.MSR_PEBS_FRONTEND.html">msr_index::MSR_PEBS_FRONTEND</a></li><li><a href="msr_index/constant.MSR_PEBS_LD_LAT_THRESHOLD.html">msr_index::MSR_PEBS_LD_LAT_THRESHOLD</a></li><li><a href="msr_index/constant.MSR_PERF_LIMIT_REASONS.html">msr_index::MSR_PERF_LIMIT_REASONS</a></li><li><a href="msr_index/constant.MSR_PKGC10_IRTL.html">msr_index::MSR_PKGC10_IRTL</a></li><li><a href="msr_index/constant.MSR_PKGC3_IRTL.html">msr_index::MSR_PKGC3_IRTL</a></li><li><a href="msr_index/constant.MSR_PKGC6_IRTL.html">msr_index::MSR_PKGC6_IRTL</a></li><li><a href="msr_index/constant.MSR_PKGC7_IRTL.html">msr_index::MSR_PKGC7_IRTL</a></li><li><a href="msr_index/constant.MSR_PKGC8_IRTL.html">msr_index::MSR_PKGC8_IRTL</a></li><li><a href="msr_index/constant.MSR_PKGC9_IRTL.html">msr_index::MSR_PKGC9_IRTL</a></li><li><a href="msr_index/constant.MSR_PKG_ANY_CORE_C0_RES.html">msr_index::MSR_PKG_ANY_CORE_C0_RES</a></li><li><a href="msr_index/constant.MSR_PKG_ANY_GFXE_C0_RES.html">msr_index::MSR_PKG_ANY_GFXE_C0_RES</a></li><li><a href="msr_index/constant.MSR_PKG_BOTH_CORE_GFXE_C0_RES.html">msr_index::MSR_PKG_BOTH_CORE_GFXE_C0_RES</a></li><li><a href="msr_index/constant.MSR_PKG_C10_RESIDENCY.html">msr_index::MSR_PKG_C10_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C2_RESIDENCY.html">msr_index::MSR_PKG_C2_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C3_RESIDENCY.html">msr_index::MSR_PKG_C3_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C6_RESIDENCY.html">msr_index::MSR_PKG_C6_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C7_RESIDENCY.html">msr_index::MSR_PKG_C7_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C8_RESIDENCY.html">msr_index::MSR_PKG_C8_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_C9_RESIDENCY.html">msr_index::MSR_PKG_C9_RESIDENCY</a></li><li><a href="msr_index/constant.MSR_PKG_CST_CONFIG_CONTROL.html">msr_index::MSR_PKG_CST_CONFIG_CONTROL</a></li><li><a href="msr_index/constant.MSR_PKG_ENERGY_STATUS.html">msr_index::MSR_PKG_ENERGY_STATUS</a></li><li><a href="msr_index/constant.MSR_PKG_PERF_STATUS.html">msr_index::MSR_PKG_PERF_STATUS</a></li><li><a href="msr_index/constant.MSR_PKG_POWER_INFO.html">msr_index::MSR_PKG_POWER_INFO</a></li><li><a href="msr_index/constant.MSR_PKG_POWER_LIMIT.html">msr_index::MSR_PKG_POWER_LIMIT</a></li><li><a href="msr_index/constant.MSR_PKG_WEIGHTED_CORE_C0_RES.html">msr_index::MSR_PKG_WEIGHTED_CORE_C0_RES</a></li><li><a href="msr_index/constant.MSR_PLATFORM_ENERGY_STATUS.html">msr_index::MSR_PLATFORM_ENERGY_STATUS</a></li><li><a href="msr_index/constant.MSR_PLATFORM_INFO.html">msr_index::MSR_PLATFORM_INFO</a></li><li><a href="msr_index/constant.MSR_PM_ENABLE.html">msr_index::MSR_PM_ENABLE</a></li><li><a href="msr_index/constant.MSR_PP0_ENERGY_STATUS.html">msr_index::MSR_PP0_ENERGY_STATUS</a></li><li><a href="msr_index/constant.MSR_PP0_PERF_STATUS.html">msr_index::MSR_PP0_PERF_STATUS</a></li><li><a href="msr_index/constant.MSR_PP0_POLICY.html">msr_index::MSR_PP0_POLICY</a></li><li><a href="msr_index/constant.MSR_PP0_POWER_LIMIT.html">msr_index::MSR_PP0_POWER_LIMIT</a></li><li><a href="msr_index/constant.MSR_PP1_ENERGY_STATUS.html">msr_index::MSR_PP1_ENERGY_STATUS</a></li><li><a href="msr_index/constant.MSR_PP1_POLICY.html">msr_index::MSR_PP1_POLICY</a></li><li><a href="msr_index/constant.MSR_PP1_POWER_LIMIT.html">msr_index::MSR_PP1_POWER_LIMIT</a></li><li><a href="msr_index/constant.MSR_PPERF.html">msr_index::MSR_PPERF</a></li><li><a href="msr_index/constant.MSR_PPIN.html">msr_index::MSR_PPIN</a></li><li><a href="msr_index/constant.MSR_PPIN_CTL.html">msr_index::MSR_PPIN_CTL</a></li><li><a href="msr_index/constant.MSR_RAPL_POWER_UNIT.html">msr_index::MSR_RAPL_POWER_UNIT</a></li><li><a href="msr_index/constant.MSR_RING_PERF_LIMIT_REASONS.html">msr_index::MSR_RING_PERF_LIMIT_REASONS</a></li><li><a href="msr_index/constant.MSR_SMI_COUNT.html">msr_index::MSR_SMI_COUNT</a></li><li><a href="msr_index/constant.MSR_STAR.html">msr_index::MSR_STAR</a></li><li><a href="msr_index/constant.MSR_SYSCALL_MASK.html">msr_index::MSR_SYSCALL_MASK</a></li><li><a href="msr_index/constant.MSR_THERM2_CTL.html">msr_index::MSR_THERM2_CTL</a></li><li><a href="msr_index/constant.MSR_THERM2_CTL_TM_SELECT.html">msr_index::MSR_THERM2_CTL_TM_SELECT</a></li><li><a href="msr_index/constant.MSR_TMTA_LONGRUN_CTRL.html">msr_index::MSR_TMTA_LONGRUN_CTRL</a></li><li><a href="msr_index/constant.MSR_TMTA_LONGRUN_FLAGS.html">msr_index::MSR_TMTA_LONGRUN_FLAGS</a></li><li><a href="msr_index/constant.MSR_TMTA_LRTI_READOUT.html">msr_index::MSR_TMTA_LRTI_READOUT</a></li><li><a href="msr_index/constant.MSR_TMTA_LRTI_VOLT_MHZ.html">msr_index::MSR_TMTA_LRTI_VOLT_MHZ</a></li><li><a href="msr_index/constant.MSR_TSC_AUX.html">msr_index::MSR_TSC_AUX</a></li><li><a href="msr_index/constant.MSR_TURBO_ACTIVATION_RATIO.html">msr_index::MSR_TURBO_ACTIVATION_RATIO</a></li><li><a href="msr_index/constant.MSR_TURBO_RATIO_LIMIT.html">msr_index::MSR_TURBO_RATIO_LIMIT</a></li><li><a href="msr_index/constant.MSR_TURBO_RATIO_LIMIT1.html">msr_index::MSR_TURBO_RATIO_LIMIT1</a></li><li><a href="msr_index/constant.MSR_TURBO_RATIO_LIMIT2.html">msr_index::MSR_TURBO_RATIO_LIMIT2</a></li><li><a href="msr_index/constant.MSR_VIA_BCR2.html">msr_index::MSR_VIA_BCR2</a></li><li><a href="msr_index/constant.MSR_VIA_FCR.html">msr_index::MSR_VIA_FCR</a></li><li><a href="msr_index/constant.MSR_VIA_LONGHAUL.html">msr_index::MSR_VIA_LONGHAUL</a></li><li><a href="msr_index/constant.MSR_VIA_RNG.html">msr_index::MSR_VIA_RNG</a></li><li><a href="msr_index/constant.MSR_VM_CR.html">msr_index::MSR_VM_CR</a></li><li><a href="msr_index/constant.MSR_VM_HSAVE_PA.html">msr_index::MSR_VM_HSAVE_PA</a></li><li><a href="msr_index/constant.MSR_VM_IGNNE.html">msr_index::MSR_VM_IGNNE</a></li><li><a href="msr_index/constant.NHM_C1_AUTO_DEMOTE.html">msr_index::NHM_C1_AUTO_DEMOTE</a></li><li><a href="msr_index/constant.NHM_C3_AUTO_DEMOTE.html">msr_index::NHM_C3_AUTO_DEMOTE</a></li><li><a href="msr_index/constant.PACKAGE_THERM_INT_HIGH_ENABLE.html">msr_index::PACKAGE_THERM_INT_HIGH_ENABLE</a></li><li><a href="msr_index/constant.PACKAGE_THERM_INT_LOW_ENABLE.html">msr_index::PACKAGE_THERM_INT_LOW_ENABLE</a></li><li><a href="msr_index/constant.PACKAGE_THERM_INT_PLN_ENABLE.html">msr_index::PACKAGE_THERM_INT_PLN_ENABLE</a></li><li><a href="msr_index/constant.PACKAGE_THERM_STATUS_POWER_LIMIT.html">msr_index::PACKAGE_THERM_STATUS_POWER_LIMIT</a></li><li><a href="msr_index/constant.PACKAGE_THERM_STATUS_PROCHOT.html">msr_index::PACKAGE_THERM_STATUS_PROCHOT</a></li><li><a href="msr_index/constant.SNB_C1_AUTO_UNDEMOTE.html">msr_index::SNB_C1_AUTO_UNDEMOTE</a></li><li><a href="msr_index/constant.SNB_C3_AUTO_UNDEMOTE.html">msr_index::SNB_C3_AUTO_UNDEMOTE</a></li><li><a href="msr_index/constant.THERM_INT_HIGH_ENABLE.html">msr_index::THERM_INT_HIGH_ENABLE</a></li><li><a href="msr_index/constant.THERM_INT_LOW_ENABLE.html">msr_index::THERM_INT_LOW_ENABLE</a></li><li><a href="msr_index/constant.THERM_INT_PLN_ENABLE.html">msr_index::THERM_INT_PLN_ENABLE</a></li><li><a href="msr_index/constant.THERM_INT_THRESHOLD0_ENABLE.html">msr_index::THERM_INT_THRESHOLD0_ENABLE</a></li><li><a href="msr_index/constant.THERM_INT_THRESHOLD1_ENABLE.html">msr_index::THERM_INT_THRESHOLD1_ENABLE</a></li><li><a href="msr_index/constant.THERM_LOG_THRESHOLD0.html">msr_index::THERM_LOG_THRESHOLD0</a></li><li><a href="msr_index/constant.THERM_LOG_THRESHOLD1.html">msr_index::THERM_LOG_THRESHOLD1</a></li><li><a href="msr_index/constant.THERM_MASK_THRESHOLD0.html">msr_index::THERM_MASK_THRESHOLD0</a></li><li><a href="msr_index/constant.THERM_MASK_THRESHOLD1.html">msr_index::THERM_MASK_THRESHOLD1</a></li><li><a href="msr_index/constant.THERM_SHIFT_THRESHOLD0.html">msr_index::THERM_SHIFT_THRESHOLD0</a></li><li><a href="msr_index/constant.THERM_SHIFT_THRESHOLD1.html">msr_index::THERM_SHIFT_THRESHOLD1</a></li><li><a href="msr_index/constant.THERM_STATUS_POWER_LIMIT.html">msr_index::THERM_STATUS_POWER_LIMIT</a></li><li><a href="msr_index/constant.THERM_STATUS_PROCHOT.html">msr_index::THERM_STATUS_PROCHOT</a></li><li><a href="msr_index/constant.THERM_STATUS_THRESHOLD0.html">msr_index::THERM_STATUS_THRESHOLD0</a></li><li><a href="msr_index/constant.THERM_STATUS_THRESHOLD1.html">msr_index::THERM_STATUS_THRESHOLD1</a></li><li><a href="msr_index/constant.VMX_BASIC_64.html">msr_index::VMX_BASIC_64</a></li><li><a href="msr_index/constant.VMX_BASIC_INOUT.html">msr_index::VMX_BASIC_INOUT</a></li><li><a href="msr_index/constant.VMX_BASIC_MEM_TYPE_MASK.html">msr_index::VMX_BASIC_MEM_TYPE_MASK</a></li><li><a href="msr_index/constant.VMX_BASIC_MEM_TYPE_SHIFT.html">msr_index::VMX_BASIC_MEM_TYPE_SHIFT</a></li><li><a href="msr_index/constant.VMX_BASIC_MEM_TYPE_WB.html">msr_index::VMX_BASIC_MEM_TYPE_WB</a></li><li><a href="msr_index/constant.VMX_BASIC_TRUE_CTLS.html">msr_index::VMX_BASIC_TRUE_CTLS</a></li><li><a href="msr_index/constant.VMX_BASIC_VMCS_SIZE_SHIFT.html">msr_index::VMX_BASIC_VMCS_SIZE_SHIFT</a></li><li><a href="msr_index/constant._EFER_FFXSR.html">msr_index::_EFER_FFXSR</a></li><li><a href="msr_index/constant._EFER_LMA.html">msr_index::_EFER_LMA</a></li><li><a href="msr_index/constant._EFER_LME.html">msr_index::_EFER_LME</a></li><li><a href="msr_index/constant._EFER_LMSLE.html">msr_index::_EFER_LMSLE</a></li><li><a href="msr_index/constant._EFER_NX.html">msr_index::_EFER_NX</a></li><li><a href="msr_index/constant._EFER_SCE.html">msr_index::_EFER_SCE</a></li><li><a href="msr_index/constant._EFER_SVME.html">msr_index::_EFER_SVME</a></li><li><a href="regs/constant.BOOT_GDT_MAX.html">regs::BOOT_GDT_MAX</a></li><li><a href="regs/constant.BOOT_GDT_OFFSET.html">regs::BOOT_GDT_OFFSET</a></li><li><a href="regs/constant.BOOT_IDT_OFFSET.html">regs::BOOT_IDT_OFFSET</a></li><li><a href="regs/constant.EFER_LMA.html">regs::EFER_LMA</a></li><li><a href="regs/constant.EFER_LME.html">regs::EFER_LME</a></li><li><a href="regs/constant.MTRR_ENABLE.html">regs::MTRR_ENABLE</a></li><li><a href="regs/constant.MTRR_MEMTYPE_UC.html">regs::MTRR_MEMTYPE_UC</a></li><li><a href="regs/constant.MTRR_MEMTYPE_WB.html">regs::MTRR_MEMTYPE_WB</a></li><li><a href="regs/constant.MTRR_PHYS_BASE_MSR.html">regs::MTRR_PHYS_BASE_MSR</a></li><li><a href="regs/constant.MTRR_PHYS_MASK_MSR.html">regs::MTRR_PHYS_MASK_MSR</a></li><li><a href="regs/constant.MTRR_VAR_VALID.html">regs::MTRR_VAR_VALID</a></li><li><a href="regs/constant.VAR_MTRR_NUM_MASK.html">regs::VAR_MTRR_NUM_MASK</a></li><li><a href="regs/constant.X86_CR0_PE.html">regs::X86_CR0_PE</a></li><li><a href="regs/constant.X86_CR0_PG.html">regs::X86_CR0_PG</a></li><li><a href="regs/constant.X86_CR4_PAE.html">regs::X86_CR4_PAE</a></li><li><a href="smbios/constant.BIOS_INFORMATION.html">smbios::BIOS_INFORMATION</a></li><li><a href="smbios/constant.END_OF_TABLE.html">smbios::END_OF_TABLE</a></li><li><a href="smbios/constant.IS_VIRTUAL_MACHINE.html">smbios::IS_VIRTUAL_MACHINE</a></li><li><a href="smbios/constant.PCI_SUPPORTED.html">smbios::PCI_SUPPORTED</a></li><li><a href="smbios/constant.SM2_MAGIC_IDENT.html">smbios::SM2_MAGIC_IDENT</a></li><li><a href="smbios/constant.SM3_MAGIC_IDENT.html">smbios::SM3_MAGIC_IDENT</a></li><li><a href="smbios/constant.SMBIOS_START.html">smbios::SMBIOS_START</a></li><li><a href="smbios/constant.SYSTEM_INFORMATION.html">smbios::SYSTEM_INFORMATION</a></li></ul></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../" data-current-crate="x86_64" data-search-index-js="../search-index.js" data-search-js="../search.js"></div>
</body></html>