#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jun 14 16:42:07 2025
# Process ID: 63096
# Current directory: E:/project/xilinx/实验十CPU10 - f
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57996 E:\project\xilinx\实验十CPU10 - f\CPU.xpr
# Log file: E:/project/xilinx/实验十CPU10 - f/vivado.log
# Journal file: E:/project/xilinx/实验十CPU10 - f\vivado.jou
# Running On: DESKTOP-JOMNG4A, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 33968 MB
#-----------------------------------------------------------
start_gui
open_project {E:/project/xilinx/实验十CPU10 - f/CPU.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/app/xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/project/xilinx/CPU10 - f' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav1.wcfg', nor could it be found using path 'E:/project/xilinx/CPU10 - f/TOP_tb_behav1.wcfg'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav.wcfg', nor could it be found using path 'E:/project/xilinx/CPU10 - f/TOP_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/app/xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1801.148 ; gain = 264.562
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/app/xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/app/xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/RIUSJB_CPU8910.coe'
INFO: [SIM-utils-43] Exported 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/RIUSJB_CPU8910_test.coe'
INFO: [SIM-utils-43] Exported 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/RIUSJB_CPU8910_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.gen/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.gen/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ADDer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADDer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ALU_with_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_with_register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-311] analyzing module CU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'CU' [E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/CU.v:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ID2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-311] analyzing module ID2
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ID2' [E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ID2.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ImmU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/app/xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/TOP.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'indata' [E:/project/xilinx/实验十CPU10 - f/CPU.srcs/sources_1/new/ALU_with_register.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADDer
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.ImmU
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_with_register
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1826.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav1.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/project/xilinx/实验十CPU10 - f/TOP_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/xilinx/实验十CPU10 - f/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_tb.uut.uu5.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TOP_tb.uut.uu13.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
>> [写寄存器] x10 <= 0x00000010 @time=              100000
>> [写寄存器] x11 <= 0x00000003 @time=              140000
>> [写寄存器] x12 <= 0x00000030 @time=              180000
>> [写寄存器] x1 <= 0x00000010 @time=              200000
>> [写寄存器] x5 <= 0x00000010 @time=              240000
>> [写寄存器] x6 <= 0x00000003 @time=              280000
>> [写寄存器] x7 <= 0x00000000 @time=              320000
>> [写寄存器] x28 <= 0x00000060 @time=              370000
>> [写寄存器] x7 <= 0x00000060 @time=              410000
>> [写寄存器] x5 <= 0x00000014 @time=              450000
>> [写寄存器] x6 <= 0x00000002 @time=              490000
>> [写寄存器] x28 <= 0x0000005f @time=              600000
>> [写寄存器] x7 <= 0x000000bf @time=              640000
>> [写寄存器] x5 <= 0x00000018 @time=              680000
>> [写寄存器] x6 <= 0x00000001 @time=              720000
>> [写寄存器] x28 <= 0x0000005e @time=              830000
>> [写寄存器] x7 <= 0x0000011d @time=              870000
>> [写寄存器] x5 <= 0x0000001c @time=              910000
>> [写寄存器] x6 <= 0x00000000 @time=              950000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1842.391 ; gain = 15.848
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1842.391 ; gain = 28.527
