
######################################################################
# User definable tokens

%config CONFIG_CPU_ARM_SOCLIB
  desc SoCLib ARM-v6
  flags harddep
  parent CONFIG_CPU_ARM
  depend CONFIG_ARCH_SOCLIB
  provide CONFIG_CPU_CACHE
  provide CONFIG_CPU_ARM_TLS_IN_C15
  provide CONFIG_COMPILE_MARCH=armv6k
  depend CONFIG_COMPILE_SOFTFLOAT
  provide CONFIG_CPU_SMP_CAPABLE
  provide CONFIG_CPU_WAIT_IRQ
  provide CONFIG_CPU_NAME=armv6k
%config end

%config CONFIG_CPU_ARM_7TDMI
  desc Arm7-TDMI
  flags harddep
  parent CONFIG_CPU_ARM
  provide CONFIG_COMPILE_MCPU=arm7tdmi
  provide CONFIG_CPU_ARM_M_PROFILE
# provide CONFIG_CPU_ARM_T_PROFILE
  depend CONFIG_COMPILE_SOFTFLOAT
  provide CONFIG_CPU_NAME=arm7tdmi
%config end

%config CONFIG_CPU_ARM_THUMB
  desc ARM Thumb code support
  parent CONFIG_CPU_ARM
%config end

%config CONFIG_CPU_ARM_CUSTOM_IRQ_HANDLER
  desc Has custom ICU-based IRQ handler, often seen in microcontrollers
  parent CONFIG_CPU_ARM
%config end

######################################################################
# Provided tokens, not definable by user directly

%config CONFIG_CPU_ARM
  desc ARM processors support
  parent CONFIG_CPU_META
  flags internal private
  module cpu Hexo

  when CONFIG_CPU_ARM_SOCLIB
  when CONFIG_CPU_ARM_7TDMI

  provide CONFIG_CPU_ARCHNAME=arm
  provide CONFIG_CPU_ENDIAN_LITTLE
  provide CONFIG_CPU_RESET_ADDR=0x00000000
  provide CONFIG_CPU_RESET_SIZE=0x00000400
  provide CONFIG_CPU_EXCEPTION_FIXED_ADDRESS=0x0
  single CONFIG_CPU_ARM_SOCLIB CONFIG_CPU_ARM_7TDMI
  provide CONFIG_HEXO_STACK_ALIGN=8
%config end

%config CONFIG_CPU_ARM_TLS_IN_C15
  desc Implement TLS with dedicated register in c0
  flags internal meta
  parent CONFIG_CPU_ARM
%config end

%config CONFIG_CPU_ARM_T_PROFILE
  desc Support ARM-Thumb when compiling
  flags internal meta
  parent CONFIG_CPU_ARM
%config end

%config CONFIG_CPU_ARM_M_PROFILE
  desc Microcontroller profile (ARM-7M)
  flags internal meta
  parent CONFIG_CPU_ARM
%config end

