

================================================================
== Vitis HLS Report for 'manual_control'
================================================================
* Date:           Mon Oct 17 13:30:33 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_park_inverse_float_s_fu_302    |park_inverse_float_s    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_clarke_inverse_float_s_fu_313  |clarke_inverse_float_s  |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
        |grp_SVPWM_float_s_fu_319           |SVPWM_float_s           |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     969|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|    37|    3542|    5225|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     243|    -|
|Register         |        -|     -|     458|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|    37|    4000|    6437|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     2|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_SVPWM_float_s_fu_319             |SVPWM_float_s                   |        0|   9|  1012|  2399|    0|
    |grp_clarke_inverse_float_s_fu_313    |clarke_inverse_float_s          |        0|  10|   994|  1291|    0|
    |fsub_32ns_32ns_32_4_full_dsp_1_U130  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|   227|   214|    0|
    |grp_park_inverse_float_s_fu_302      |park_inverse_float_s            |        4|  16|  1309|  1321|    0|
    |sitofp_32s_32_4_no_dsp_1_U131        |sitofp_32s_32_4_no_dsp_1        |        0|   0|     0|     0|    0|
    |sitofp_32s_32_4_no_dsp_1_U132        |sitofp_32s_32_4_no_dsp_1        |        0|   0|     0|     0|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |        4|  37|  3542|  5225|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln344_4_fu_442_p2   |         +|   0|  0|   16|           9|           8|
    |add_ln344_fu_610_p2     |         +|   0|  0|   16|           9|           8|
    |add_ln42_fu_714_p2      |         +|   0|  0|   23|          16|          10|
    |add_ln43_fu_750_p2      |         +|   0|  0|   23|          16|          11|
    |result_V_18_fu_692_p2   |         -|   0|  0|   23|           1|          16|
    |result_V_21_fu_524_p2   |         -|   0|  0|   17|           1|          10|
    |sub_ln1364_1_fu_456_p2  |         -|   0|  0|   15|           7|           8|
    |sub_ln1364_fu_624_p2    |         -|   0|  0|   15|           7|           8|
    |icmp_ln43_fu_745_p2     |      icmp|   0|  0|   13|          16|          10|
    |r_V_9_fu_482_p2         |      lshr|   0|  0|  176|          63|          63|
    |r_V_fu_650_p2           |      lshr|   0|  0|  176|          63|          63|
    |ap_block_state1         |        or|   0|  0|    2|           1|           1|
    |Theta_4_fu_720_p3       |    select|   0|  0|   16|           1|          16|
    |Theta_fu_755_p3         |    select|   0|  0|   16|           1|          16|
    |result_V_22_fu_530_p3   |    select|   0|  0|   10|           1|          10|
    |result_V_fu_698_p3      |    select|   0|  0|   16|           1|          16|
    |ush_4_fu_466_p3         |    select|   0|  0|    9|           1|           9|
    |ush_fu_634_p3           |    select|   0|  0|    9|           1|           9|
    |val_4_fu_516_p3         |    select|   0|  0|   10|           1|          10|
    |val_fu_684_p3           |    select|   0|  0|   16|           1|          16|
    |r_V_10_fu_488_p2        |       shl|   0|  0|  176|          63|          63|
    |r_V_8_fu_656_p2         |       shl|   0|  0|  176|          63|          63|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  969|         343|         444|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n     |   9|          2|    1|          2|
    |B_TDATA_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm         |  65|         14|    1|         14|
    |control_address0  |  26|          5|    3|         15|
    |grp_fu_330_p0     |  26|          5|   32|        160|
    |logger_address0   |  54|         10|    5|         50|
    |logger_d0         |  54|         10|   32|        320|
    +------------------+----+-----------+-----+-----------+
    |Total             | 243|         48|   75|        563|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |Ib_reg_811                                      |  16|   0|   16|          0|
    |RPM_reg_816                                     |  16|   0|   16|          0|
    |Theta_4_reg_917                                 |  16|   0|   16|          0|
    |Va_reg_924                                      |  32|   0|   32|          0|
    |Valpha_reg_901                                  |  32|   0|   32|          0|
    |Vb_reg_930                                      |  32|   0|   32|          0|
    |Vbeta_reg_906                                   |  32|   0|   32|          0|
    |Vc_reg_936                                      |  32|   0|   32|          0|
    |Vd_reg_891                                      |  32|   0|   32|          0|
    |Vq_reg_896                                      |  32|   0|   32|          0|
    |ap_CS_fsm                                       |  13|   0|   13|          0|
    |control_load_2_reg_851                          |  32|   0|   32|          0|
    |control_load_3_reg_866                          |  32|   0|   32|          0|
    |control_load_reg_836                            |  32|   0|   32|          0|
    |conv_reg_861                                    |  32|   0|   32|          0|
    |dc_reg_912                                      |  32|   0|   32|          0|
    |grp_SVPWM_float_s_fu_319_ap_start_reg           |   1|   0|    1|          0|
    |grp_clarke_inverse_float_s_fu_313_ap_start_reg  |   1|   0|    1|          0|
    |grp_park_inverse_float_s_fu_302_ap_start_reg    |   1|   0|    1|          0|
    |result_V_22_reg_881                             |  10|   0|   10|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 458|   0|  458|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------+-----+-----+------------+----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  manual_control|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  manual_control|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  manual_control|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  manual_control|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  manual_control|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  manual_control|  return value|
|A_TDATA           |   in|   80|        axis|      A_V_data_V|       pointer|
|A_TVALID          |   in|    1|        axis|      A_V_data_V|       pointer|
|A_TREADY          |  out|    1|        axis|      A_V_last_V|       pointer|
|A_TLAST           |   in|    1|        axis|      A_V_last_V|       pointer|
|A_TKEEP           |   in|   10|        axis|      A_V_keep_V|       pointer|
|A_TSTRB           |   in|   10|        axis|      A_V_strb_V|       pointer|
|B_TDATA           |  out|   64|        axis|      B_V_data_V|       pointer|
|B_TREADY          |   in|    1|        axis|      B_V_data_V|       pointer|
|B_TVALID          |  out|    1|        axis|      B_V_last_V|       pointer|
|B_TLAST           |  out|    1|        axis|      B_V_last_V|       pointer|
|B_TKEEP           |  out|    8|        axis|      B_V_keep_V|       pointer|
|B_TSTRB           |  out|    8|        axis|      B_V_strb_V|       pointer|
|control_address0  |  out|    3|   ap_memory|         control|         array|
|control_ce0       |  out|    1|   ap_memory|         control|         array|
|control_q0        |   in|   32|   ap_memory|         control|         array|
|logger_address0   |  out|    5|   ap_memory|          logger|         array|
|logger_ce0        |  out|    1|   ap_memory|          logger|         array|
|logger_we0        |  out|    1|   ap_memory|          logger|         array|
|logger_d0         |  out|   32|   ap_memory|          logger|         array|
+------------------+-----+-----+------------+----------------+--------------+

