[
	{
		"original_line": "module half_subtractor(vin1, vin2, vout_diff, vout_borrow);", 
		"bug_line": "moduel half_subtractor(vin1, vin2, vout_diff, vout_borrow);",
		"error_description": "Misspelled keyword 'module' as 'moduel' - invalid VerilogA directive"
	},
	{
		"original_line": "parameter real trise = 1u from (0:inf);", 
		"bug_line": "parameter real trise = 1u from (0:inf]",
		"error_description": "Mismatched bracket in range constraint - used closing square bracket ']' instead of closing parenthesis ')'"
	},
	{
		"original_line": "   b = V(vin2) > vtrans;", 
		"bug_line": "   b = V(vin2) > vtrans",
		"error_description": "Missing semicolon at the end of the assignment statement causes syntax error"
	},
	{
		"original_line": "parameter real trise = 1u from (0:inf);", 
		"bug_line": "parameter real trise = 1u from (0:inf;",
		"error_description": "Missing closing parenthesis in the range specification for 'trise' parameter. The unclosed '(' causes a syntax error."
	},
	{
		"original_line": "   real vout_diff_val;", 
		"bug_line": "   real vout_diff_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires all statements to end with semicolons."
	},
	{
		"original_line": "vout_diff_val = a ^ b ? vlogic_high : vlogic_low;", 
		"bug_line": "vout_diff_val = a ^ b ? vlogic_high : vlogic_low",
		"error_description": "Missing semicolon at the end of the statement. Verilog-A requires all statements to end with a semicolon."
	},
	{
		"original_line": "   real vout_diff_val;", 
		"bug_line": "   real vout_diff_val",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error when the next token 'real' (from the following line) is encountered unexpectedly."
	},
	{
		"original_line": "   integer a, b;", 
		"bug_line": "   integer a, b",
		"error_description": "Missing semicolon at the end of variable declaration statement"
	},
	{
		"original_line": "parameter real trise = 1u from (0:inf);", 
		"bug_line": "parameter real trise = 1u from (0:inf;",
		"error_description": "Unmatched parentheses: missing closing parenthesis for the range expression"
	},
	{
		"original_line": "      V(vout_diff) <+ transition( vout_diff_val, tdel, trise, tfall);", 
		"bug_line": "      V(vout_diff) <+ transition( vout_diff_val tdel, trise, tfall);",
		"error_description": "Missing comma between function arguments vout_diff_val and tdel in the transition call, resulting in invalid syntax for parameter separation."
	},
	{
		"original_line": "vout_borrow_val = !a && b ? vlogic_high : vlogic_low;", 
		"bug_line": "vout_borrow_val = !a && b ? vlogic_high : vlogic_low",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "parameter real tfall = 1u from (0:inf);", 
		"bug_line": "parameter real tfall = 1u from (0:inf;",
		"error_description": "Missing closing parenthesis for the range expression, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "module half_subtractor(vin1, vin2, vout_diff, vout_borrow);", 
		"bug_line": "moduel half_subtractor(vin1, vin2, vout_diff, vout_borrow);",
		"error_description": "Misspelled keyword 'module' as 'moduel'"
	},
	{
		"original_line": "      V(vout_borrow) <+ transition( vout_borrow_val, tdel, trise, tfall);", 
		"bug_line": "      V(vout_borrow) <+ transition( vout_borrow_val, tdel, trise, tfall;",
		"error_description": "Missing closing parenthesis ')' for the transition function call. The line ends with a semicolon without closing the parentheses, creating unbalanced parentheses."
	},
	{
		"original_line": "parameter real tfall = 1u from (0:inf);", 
		"bug_line": "parameter real tfall = 1u from (0;inf);",
		"error_description": "Replaced colon with semicolon in range expression (0:inf), violating Verilog-A syntax for range operators which requires colons to separate range bounds."
	},
	{
		"original_line": "parameter real vtrans = 1.4;", 
		"bug_line": "parameter real vtrans = 1.4",
		"error_description": "Missing semicolon at the end of the parameter declaration statement."
	},
	{
		"original_line": "   real vout_borrow_val;", 
		"bug_line": "   real vout_borrow_val",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declaration statements, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "   integer a, b;", 
		"bug_line": "   integer a b;",
		"error_description": "Missing comma between variable declarations in integer type declaration. Variables must be comma-separated."
	},
	{
		"original_line": "output vout_diff, vout_borrow;", 
		"bug_line": "output vout_diff vout_borrow;",
		"error_description": "Missing comma between port identifiers in output declaration, causing invalid syntax for multiple port declarations."
	},
	{
		"original_line": "parameter real vtrans = 1.4;", 
		"bug_line": "parameter real vtrans 1.4;",
		"error_description": "Missing assignment operator '=' between parameter declaration and value"
	}
]