ARM GAS  /tmp/ccmt3o9Z.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"py32f0xx_hal_cortex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c"
  18              		.section	.text.NVIC_SetPriority,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	NVIC_SetPriority:
  25              	.LVL0:
  26              	.LFB30:
  27              		.file 2 "CMSIS/Include/core_cm0plus.h"
   1:CMSIS/Include/core_cm0plus.h **** /**************************************************************************//**
   2:CMSIS/Include/core_cm0plus.h ****  * @file     core_cm0plus.h
   3:CMSIS/Include/core_cm0plus.h ****  * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
   4:CMSIS/Include/core_cm0plus.h ****  * @version  V4.30
   5:CMSIS/Include/core_cm0plus.h ****  * @date     20. October 2015
   6:CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
   7:CMSIS/Include/core_cm0plus.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:CMSIS/Include/core_cm0plus.h **** 
   9:CMSIS/Include/core_cm0plus.h ****    All rights reserved.
  10:CMSIS/Include/core_cm0plus.h ****    Redistribution and use in source and binary forms, with or without
  11:CMSIS/Include/core_cm0plus.h ****    modification, are permitted provided that the following conditions are met:
  12:CMSIS/Include/core_cm0plus.h ****    - Redistributions of source code must retain the above copyright
  13:CMSIS/Include/core_cm0plus.h ****      notice, this list of conditions and the following disclaimer.
  14:CMSIS/Include/core_cm0plus.h ****    - Redistributions in binary form must reproduce the above copyright
  15:CMSIS/Include/core_cm0plus.h ****      notice, this list of conditions and the following disclaimer in the
  16:CMSIS/Include/core_cm0plus.h ****      documentation and/or other materials provided with the distribution.
  17:CMSIS/Include/core_cm0plus.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:CMSIS/Include/core_cm0plus.h ****      to endorse or promote products derived from this software without
  19:CMSIS/Include/core_cm0plus.h ****      specific prior written permission.
  20:CMSIS/Include/core_cm0plus.h ****    *
  21:CMSIS/Include/core_cm0plus.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:CMSIS/Include/core_cm0plus.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:CMSIS/Include/core_cm0plus.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:CMSIS/Include/core_cm0plus.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:CMSIS/Include/core_cm0plus.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:CMSIS/Include/core_cm0plus.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:CMSIS/Include/core_cm0plus.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:CMSIS/Include/core_cm0plus.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:CMSIS/Include/core_cm0plus.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:CMSIS/Include/core_cm0plus.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:CMSIS/Include/core_cm0plus.h ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/ccmt3o9Z.s 			page 2


  32:CMSIS/Include/core_cm0plus.h ****    ---------------------------------------------------------------------------*/
  33:CMSIS/Include/core_cm0plus.h **** 
  34:CMSIS/Include/core_cm0plus.h **** 
  35:CMSIS/Include/core_cm0plus.h **** #if   defined ( __ICCARM__ )
  36:CMSIS/Include/core_cm0plus.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:CMSIS/Include/core_cm0plus.h ****   #pragma clang system_header   /* treat file as system include file */
  39:CMSIS/Include/core_cm0plus.h **** #endif
  40:CMSIS/Include/core_cm0plus.h **** 
  41:CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_GENERIC
  42:CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_GENERIC
  43:CMSIS/Include/core_cm0plus.h **** 
  44:CMSIS/Include/core_cm0plus.h **** #include <stdint.h>
  45:CMSIS/Include/core_cm0plus.h **** 
  46:CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
  47:CMSIS/Include/core_cm0plus.h ****  extern "C" {
  48:CMSIS/Include/core_cm0plus.h **** #endif
  49:CMSIS/Include/core_cm0plus.h **** 
  50:CMSIS/Include/core_cm0plus.h **** /**
  51:CMSIS/Include/core_cm0plus.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:CMSIS/Include/core_cm0plus.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:CMSIS/Include/core_cm0plus.h **** 
  54:CMSIS/Include/core_cm0plus.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:CMSIS/Include/core_cm0plus.h ****      Function definitions in header files are used to allow 'inlining'.
  56:CMSIS/Include/core_cm0plus.h **** 
  57:CMSIS/Include/core_cm0plus.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:CMSIS/Include/core_cm0plus.h ****      Unions are used for effective representation of core registers.
  59:CMSIS/Include/core_cm0plus.h **** 
  60:CMSIS/Include/core_cm0plus.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:CMSIS/Include/core_cm0plus.h ****      Function-like macros are used to allow more efficient code.
  62:CMSIS/Include/core_cm0plus.h ****  */
  63:CMSIS/Include/core_cm0plus.h **** 
  64:CMSIS/Include/core_cm0plus.h **** 
  65:CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
  66:CMSIS/Include/core_cm0plus.h ****  *                 CMSIS definitions
  67:CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
  68:CMSIS/Include/core_cm0plus.h **** /**
  69:CMSIS/Include/core_cm0plus.h ****   \ingroup Cortex-M0+
  70:CMSIS/Include/core_cm0plus.h ****   @{
  71:CMSIS/Include/core_cm0plus.h ****  */
  72:CMSIS/Include/core_cm0plus.h **** 
  73:CMSIS/Include/core_cm0plus.h **** /*  CMSIS CM0+ definitions */
  74:CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_MAIN (0x04U)                                   /*!< [31:16] CMSIS H
  75:CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION_SUB  (0x1EU)                                   /*!< [15:0]  CMSIS H
  76:CMSIS/Include/core_cm0plus.h **** #define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
  77:CMSIS/Include/core_cm0plus.h ****                                        __CM0PLUS_CMSIS_VERSION_SUB           ) /*!< CMSIS HAL versi
  78:CMSIS/Include/core_cm0plus.h **** 
  79:CMSIS/Include/core_cm0plus.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:CMSIS/Include/core_cm0plus.h **** 
  81:CMSIS/Include/core_cm0plus.h **** 
  82:CMSIS/Include/core_cm0plus.h **** #if   defined ( __CC_ARM )
  83:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static __inline
  86:CMSIS/Include/core_cm0plus.h **** 
  87:CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
ARM GAS  /tmp/ccmt3o9Z.s 			page 3


  89:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static __inline
  91:CMSIS/Include/core_cm0plus.h **** 
  92:CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
  93:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
  96:CMSIS/Include/core_cm0plus.h **** 
  97:CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
  98:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 101:CMSIS/Include/core_cm0plus.h **** 
 102:CMSIS/Include/core_cm0plus.h **** #elif defined ( __TMS470__ )
 103:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 105:CMSIS/Include/core_cm0plus.h **** 
 106:CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 107:CMSIS/Include/core_cm0plus.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 110:CMSIS/Include/core_cm0plus.h **** 
 111:CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 112:CMSIS/Include/core_cm0plus.h ****   #define __packed
 113:CMSIS/Include/core_cm0plus.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:CMSIS/Include/core_cm0plus.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:CMSIS/Include/core_cm0plus.h ****   #define __STATIC_INLINE  static inline
 116:CMSIS/Include/core_cm0plus.h **** 
 117:CMSIS/Include/core_cm0plus.h **** #else
 118:CMSIS/Include/core_cm0plus.h ****   #error Unknown compiler
 119:CMSIS/Include/core_cm0plus.h **** #endif
 120:CMSIS/Include/core_cm0plus.h **** 
 121:CMSIS/Include/core_cm0plus.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:CMSIS/Include/core_cm0plus.h ****     This core does not support an FPU at all
 123:CMSIS/Include/core_cm0plus.h **** */
 124:CMSIS/Include/core_cm0plus.h **** #define __FPU_USED       0U
 125:CMSIS/Include/core_cm0plus.h **** 
 126:CMSIS/Include/core_cm0plus.h **** #if defined ( __CC_ARM )
 127:CMSIS/Include/core_cm0plus.h ****   #if defined __TARGET_FPU_VFP
 128:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:CMSIS/Include/core_cm0plus.h ****   #endif
 130:CMSIS/Include/core_cm0plus.h **** 
 131:CMSIS/Include/core_cm0plus.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:CMSIS/Include/core_cm0plus.h ****   #if defined __ARM_PCS_VFP
 133:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:CMSIS/Include/core_cm0plus.h ****   #endif
 135:CMSIS/Include/core_cm0plus.h **** 
 136:CMSIS/Include/core_cm0plus.h **** #elif defined ( __GNUC__ )
 137:CMSIS/Include/core_cm0plus.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:CMSIS/Include/core_cm0plus.h ****   #endif
 140:CMSIS/Include/core_cm0plus.h **** 
 141:CMSIS/Include/core_cm0plus.h **** #elif defined ( __ICCARM__ )
 142:CMSIS/Include/core_cm0plus.h ****   #if defined __ARMVFP__
 143:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:CMSIS/Include/core_cm0plus.h ****   #endif
 145:CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 4


 146:CMSIS/Include/core_cm0plus.h **** #elif defined ( __TMS470__ )
 147:CMSIS/Include/core_cm0plus.h ****   #if defined __TI_VFP_SUPPORT__
 148:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 149:CMSIS/Include/core_cm0plus.h ****   #endif
 150:CMSIS/Include/core_cm0plus.h **** 
 151:CMSIS/Include/core_cm0plus.h **** #elif defined ( __TASKING__ )
 152:CMSIS/Include/core_cm0plus.h ****   #if defined __FPU_VFP__
 153:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:CMSIS/Include/core_cm0plus.h ****   #endif
 155:CMSIS/Include/core_cm0plus.h **** 
 156:CMSIS/Include/core_cm0plus.h **** #elif defined ( __CSMC__ )
 157:CMSIS/Include/core_cm0plus.h ****   #if ( __CSMC__ & 0x400U)
 158:CMSIS/Include/core_cm0plus.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:CMSIS/Include/core_cm0plus.h ****   #endif
 160:CMSIS/Include/core_cm0plus.h **** 
 161:CMSIS/Include/core_cm0plus.h **** #endif
 162:CMSIS/Include/core_cm0plus.h **** 
 163:CMSIS/Include/core_cm0plus.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:CMSIS/Include/core_cm0plus.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:CMSIS/Include/core_cm0plus.h **** 
 166:CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 167:CMSIS/Include/core_cm0plus.h **** }
 168:CMSIS/Include/core_cm0plus.h **** #endif
 169:CMSIS/Include/core_cm0plus.h **** 
 170:CMSIS/Include/core_cm0plus.h **** #endif /* __CORE_CM0PLUS_H_GENERIC */
 171:CMSIS/Include/core_cm0plus.h **** 
 172:CMSIS/Include/core_cm0plus.h **** #ifndef __CMSIS_GENERIC
 173:CMSIS/Include/core_cm0plus.h **** 
 174:CMSIS/Include/core_cm0plus.h **** #ifndef __CORE_CM0PLUS_H_DEPENDANT
 175:CMSIS/Include/core_cm0plus.h **** #define __CORE_CM0PLUS_H_DEPENDANT
 176:CMSIS/Include/core_cm0plus.h **** 
 177:CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 178:CMSIS/Include/core_cm0plus.h ****  extern "C" {
 179:CMSIS/Include/core_cm0plus.h **** #endif
 180:CMSIS/Include/core_cm0plus.h **** 
 181:CMSIS/Include/core_cm0plus.h **** /* check device defines and use defaults */
 182:CMSIS/Include/core_cm0plus.h **** #if defined __CHECK_DEVICE_DEFINES
 183:CMSIS/Include/core_cm0plus.h ****   #ifndef __CM0PLUS_REV
 184:CMSIS/Include/core_cm0plus.h ****     #define __CM0PLUS_REV             0x0000U
 185:CMSIS/Include/core_cm0plus.h ****     #warning "__CM0PLUS_REV not defined in device header file; using default!"
 186:CMSIS/Include/core_cm0plus.h ****   #endif
 187:CMSIS/Include/core_cm0plus.h **** 
 188:CMSIS/Include/core_cm0plus.h ****   #ifndef __MPU_PRESENT
 189:CMSIS/Include/core_cm0plus.h ****     #define __MPU_PRESENT             0U
 190:CMSIS/Include/core_cm0plus.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 191:CMSIS/Include/core_cm0plus.h ****   #endif
 192:CMSIS/Include/core_cm0plus.h **** 
 193:CMSIS/Include/core_cm0plus.h ****   #ifndef __VTOR_PRESENT
 194:CMSIS/Include/core_cm0plus.h ****     #define __VTOR_PRESENT            0U
 195:CMSIS/Include/core_cm0plus.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 196:CMSIS/Include/core_cm0plus.h ****   #endif
 197:CMSIS/Include/core_cm0plus.h **** 
 198:CMSIS/Include/core_cm0plus.h ****   #ifndef __NVIC_PRIO_BITS
 199:CMSIS/Include/core_cm0plus.h ****     #define __NVIC_PRIO_BITS          2U
 200:CMSIS/Include/core_cm0plus.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 201:CMSIS/Include/core_cm0plus.h ****   #endif
 202:CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 5


 203:CMSIS/Include/core_cm0plus.h ****   #ifndef __Vendor_SysTickConfig
 204:CMSIS/Include/core_cm0plus.h ****     #define __Vendor_SysTickConfig    0U
 205:CMSIS/Include/core_cm0plus.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 206:CMSIS/Include/core_cm0plus.h ****   #endif
 207:CMSIS/Include/core_cm0plus.h **** #endif
 208:CMSIS/Include/core_cm0plus.h **** 
 209:CMSIS/Include/core_cm0plus.h **** /* IO definitions (access restrictions to peripheral registers) */
 210:CMSIS/Include/core_cm0plus.h **** /**
 211:CMSIS/Include/core_cm0plus.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 212:CMSIS/Include/core_cm0plus.h **** 
 213:CMSIS/Include/core_cm0plus.h ****     <strong>IO Type Qualifiers</strong> are used
 214:CMSIS/Include/core_cm0plus.h ****     \li to specify the access to peripheral variables.
 215:CMSIS/Include/core_cm0plus.h ****     \li for automatic generation of peripheral register debug information.
 216:CMSIS/Include/core_cm0plus.h **** */
 217:CMSIS/Include/core_cm0plus.h **** #ifdef __cplusplus
 218:CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 219:CMSIS/Include/core_cm0plus.h **** #else
 220:CMSIS/Include/core_cm0plus.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 221:CMSIS/Include/core_cm0plus.h **** #endif
 222:CMSIS/Include/core_cm0plus.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 223:CMSIS/Include/core_cm0plus.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 224:CMSIS/Include/core_cm0plus.h **** 
 225:CMSIS/Include/core_cm0plus.h **** /* following defines should be used for structure members */
 226:CMSIS/Include/core_cm0plus.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 227:CMSIS/Include/core_cm0plus.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 228:CMSIS/Include/core_cm0plus.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 229:CMSIS/Include/core_cm0plus.h **** 
 230:CMSIS/Include/core_cm0plus.h **** /*@} end of group Cortex-M0+ */
 231:CMSIS/Include/core_cm0plus.h **** 
 232:CMSIS/Include/core_cm0plus.h **** 
 233:CMSIS/Include/core_cm0plus.h **** 
 234:CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 235:CMSIS/Include/core_cm0plus.h ****  *                 Register Abstraction
 236:CMSIS/Include/core_cm0plus.h ****   Core Register contain:
 237:CMSIS/Include/core_cm0plus.h ****   - Core Register
 238:CMSIS/Include/core_cm0plus.h ****   - Core NVIC Register
 239:CMSIS/Include/core_cm0plus.h ****   - Core SCB Register
 240:CMSIS/Include/core_cm0plus.h ****   - Core SysTick Register
 241:CMSIS/Include/core_cm0plus.h ****   - Core MPU Register
 242:CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 243:CMSIS/Include/core_cm0plus.h **** /**
 244:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 245:CMSIS/Include/core_cm0plus.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 246:CMSIS/Include/core_cm0plus.h **** */
 247:CMSIS/Include/core_cm0plus.h **** 
 248:CMSIS/Include/core_cm0plus.h **** /**
 249:CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 250:CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 251:CMSIS/Include/core_cm0plus.h ****   \brief      Core Register type definitions.
 252:CMSIS/Include/core_cm0plus.h ****   @{
 253:CMSIS/Include/core_cm0plus.h ****  */
 254:CMSIS/Include/core_cm0plus.h **** 
 255:CMSIS/Include/core_cm0plus.h **** /**
 256:CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 257:CMSIS/Include/core_cm0plus.h ****  */
 258:CMSIS/Include/core_cm0plus.h **** typedef union
 259:CMSIS/Include/core_cm0plus.h **** {
ARM GAS  /tmp/ccmt3o9Z.s 			page 6


 260:CMSIS/Include/core_cm0plus.h ****   struct
 261:CMSIS/Include/core_cm0plus.h ****   {
 262:CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 263:CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 264:CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 265:CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 266:CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 267:CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 268:CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 269:CMSIS/Include/core_cm0plus.h **** } APSR_Type;
 270:CMSIS/Include/core_cm0plus.h **** 
 271:CMSIS/Include/core_cm0plus.h **** /* APSR Register Definitions */
 272:CMSIS/Include/core_cm0plus.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 273:CMSIS/Include/core_cm0plus.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 274:CMSIS/Include/core_cm0plus.h **** 
 275:CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 276:CMSIS/Include/core_cm0plus.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 277:CMSIS/Include/core_cm0plus.h **** 
 278:CMSIS/Include/core_cm0plus.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 279:CMSIS/Include/core_cm0plus.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 280:CMSIS/Include/core_cm0plus.h **** 
 281:CMSIS/Include/core_cm0plus.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 282:CMSIS/Include/core_cm0plus.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 283:CMSIS/Include/core_cm0plus.h **** 
 284:CMSIS/Include/core_cm0plus.h **** 
 285:CMSIS/Include/core_cm0plus.h **** /**
 286:CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 287:CMSIS/Include/core_cm0plus.h ****  */
 288:CMSIS/Include/core_cm0plus.h **** typedef union
 289:CMSIS/Include/core_cm0plus.h **** {
 290:CMSIS/Include/core_cm0plus.h ****   struct
 291:CMSIS/Include/core_cm0plus.h ****   {
 292:CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 293:CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 294:CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 295:CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 296:CMSIS/Include/core_cm0plus.h **** } IPSR_Type;
 297:CMSIS/Include/core_cm0plus.h **** 
 298:CMSIS/Include/core_cm0plus.h **** /* IPSR Register Definitions */
 299:CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 300:CMSIS/Include/core_cm0plus.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 301:CMSIS/Include/core_cm0plus.h **** 
 302:CMSIS/Include/core_cm0plus.h **** 
 303:CMSIS/Include/core_cm0plus.h **** /**
 304:CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 305:CMSIS/Include/core_cm0plus.h ****  */
 306:CMSIS/Include/core_cm0plus.h **** typedef union
 307:CMSIS/Include/core_cm0plus.h **** {
 308:CMSIS/Include/core_cm0plus.h ****   struct
 309:CMSIS/Include/core_cm0plus.h ****   {
 310:CMSIS/Include/core_cm0plus.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 311:CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 312:CMSIS/Include/core_cm0plus.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 313:CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 314:CMSIS/Include/core_cm0plus.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 315:CMSIS/Include/core_cm0plus.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 316:CMSIS/Include/core_cm0plus.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  /tmp/ccmt3o9Z.s 			page 7


 317:CMSIS/Include/core_cm0plus.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 318:CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 319:CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 320:CMSIS/Include/core_cm0plus.h **** } xPSR_Type;
 321:CMSIS/Include/core_cm0plus.h **** 
 322:CMSIS/Include/core_cm0plus.h **** /* xPSR Register Definitions */
 323:CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 324:CMSIS/Include/core_cm0plus.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 325:CMSIS/Include/core_cm0plus.h **** 
 326:CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 327:CMSIS/Include/core_cm0plus.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 328:CMSIS/Include/core_cm0plus.h **** 
 329:CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 330:CMSIS/Include/core_cm0plus.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 331:CMSIS/Include/core_cm0plus.h **** 
 332:CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 333:CMSIS/Include/core_cm0plus.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 334:CMSIS/Include/core_cm0plus.h **** 
 335:CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 336:CMSIS/Include/core_cm0plus.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 337:CMSIS/Include/core_cm0plus.h **** 
 338:CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 339:CMSIS/Include/core_cm0plus.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 340:CMSIS/Include/core_cm0plus.h **** 
 341:CMSIS/Include/core_cm0plus.h **** 
 342:CMSIS/Include/core_cm0plus.h **** /**
 343:CMSIS/Include/core_cm0plus.h ****   \brief  Union type to access the Control Registers (CONTROL).
 344:CMSIS/Include/core_cm0plus.h ****  */
 345:CMSIS/Include/core_cm0plus.h **** typedef union
 346:CMSIS/Include/core_cm0plus.h **** {
 347:CMSIS/Include/core_cm0plus.h ****   struct
 348:CMSIS/Include/core_cm0plus.h ****   {
 349:CMSIS/Include/core_cm0plus.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 350:CMSIS/Include/core_cm0plus.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 351:CMSIS/Include/core_cm0plus.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 352:CMSIS/Include/core_cm0plus.h ****   } b;                                   /*!< Structure used for bit  access */
 353:CMSIS/Include/core_cm0plus.h ****   uint32_t w;                            /*!< Type      used for word access */
 354:CMSIS/Include/core_cm0plus.h **** } CONTROL_Type;
 355:CMSIS/Include/core_cm0plus.h **** 
 356:CMSIS/Include/core_cm0plus.h **** /* CONTROL Register Definitions */
 357:CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 358:CMSIS/Include/core_cm0plus.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 359:CMSIS/Include/core_cm0plus.h **** 
 360:CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 361:CMSIS/Include/core_cm0plus.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 362:CMSIS/Include/core_cm0plus.h **** 
 363:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CORE */
 364:CMSIS/Include/core_cm0plus.h **** 
 365:CMSIS/Include/core_cm0plus.h **** 
 366:CMSIS/Include/core_cm0plus.h **** /**
 367:CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 368:CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 369:CMSIS/Include/core_cm0plus.h ****   \brief      Type definitions for the NVIC Registers
 370:CMSIS/Include/core_cm0plus.h ****   @{
 371:CMSIS/Include/core_cm0plus.h ****  */
 372:CMSIS/Include/core_cm0plus.h **** 
 373:CMSIS/Include/core_cm0plus.h **** /**
ARM GAS  /tmp/ccmt3o9Z.s 			page 8


 374:CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 375:CMSIS/Include/core_cm0plus.h ****  */
 376:CMSIS/Include/core_cm0plus.h **** typedef struct
 377:CMSIS/Include/core_cm0plus.h **** {
 378:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 379:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0[31U];
 380:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 381:CMSIS/Include/core_cm0plus.h ****         uint32_t RSERVED1[31U];
 382:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 383:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED2[31U];
 384:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 385:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED3[31U];
 386:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED4[64U];
 387:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 388:CMSIS/Include/core_cm0plus.h **** }  NVIC_Type;
 389:CMSIS/Include/core_cm0plus.h **** 
 390:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_NVIC */
 391:CMSIS/Include/core_cm0plus.h **** 
 392:CMSIS/Include/core_cm0plus.h **** 
 393:CMSIS/Include/core_cm0plus.h **** /**
 394:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 395:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 396:CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Control Block Registers
 397:CMSIS/Include/core_cm0plus.h ****   @{
 398:CMSIS/Include/core_cm0plus.h ****  */
 399:CMSIS/Include/core_cm0plus.h **** 
 400:CMSIS/Include/core_cm0plus.h **** /**
 401:CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Control Block (SCB).
 402:CMSIS/Include/core_cm0plus.h ****  */
 403:CMSIS/Include/core_cm0plus.h **** typedef struct
 404:CMSIS/Include/core_cm0plus.h **** {
 405:CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 406:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 407:CMSIS/Include/core_cm0plus.h **** #if (__VTOR_PRESENT == 1U)
 408:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 409:CMSIS/Include/core_cm0plus.h **** #else
 410:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED0;
 411:CMSIS/Include/core_cm0plus.h **** #endif
 412:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 413:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 414:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 415:CMSIS/Include/core_cm0plus.h ****         uint32_t RESERVED1;
 416:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 417:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 418:CMSIS/Include/core_cm0plus.h **** } SCB_Type;
 419:CMSIS/Include/core_cm0plus.h **** 
 420:CMSIS/Include/core_cm0plus.h **** /* SCB CPUID Register Definitions */
 421:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 422:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 423:CMSIS/Include/core_cm0plus.h **** 
 424:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 425:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 426:CMSIS/Include/core_cm0plus.h **** 
 427:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 428:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 429:CMSIS/Include/core_cm0plus.h **** 
 430:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
ARM GAS  /tmp/ccmt3o9Z.s 			page 9


 431:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 432:CMSIS/Include/core_cm0plus.h **** 
 433:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 434:CMSIS/Include/core_cm0plus.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 435:CMSIS/Include/core_cm0plus.h **** 
 436:CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 437:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 438:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 439:CMSIS/Include/core_cm0plus.h **** 
 440:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 441:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 442:CMSIS/Include/core_cm0plus.h **** 
 443:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 444:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 445:CMSIS/Include/core_cm0plus.h **** 
 446:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 447:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 448:CMSIS/Include/core_cm0plus.h **** 
 449:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 450:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 451:CMSIS/Include/core_cm0plus.h **** 
 452:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 453:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 454:CMSIS/Include/core_cm0plus.h **** 
 455:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 456:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 457:CMSIS/Include/core_cm0plus.h **** 
 458:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 459:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 460:CMSIS/Include/core_cm0plus.h **** 
 461:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 462:CMSIS/Include/core_cm0plus.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 463:CMSIS/Include/core_cm0plus.h **** 
 464:CMSIS/Include/core_cm0plus.h **** #if (__VTOR_PRESENT == 1U)
 465:CMSIS/Include/core_cm0plus.h **** /* SCB Interrupt Control State Register Definitions */
 466:CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB 
 467:CMSIS/Include/core_cm0plus.h **** #define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 468:CMSIS/Include/core_cm0plus.h **** #endif
 469:CMSIS/Include/core_cm0plus.h **** 
 470:CMSIS/Include/core_cm0plus.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 471:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 472:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 473:CMSIS/Include/core_cm0plus.h **** 
 474:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 475:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 476:CMSIS/Include/core_cm0plus.h **** 
 477:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 478:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 479:CMSIS/Include/core_cm0plus.h **** 
 480:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 481:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 482:CMSIS/Include/core_cm0plus.h **** 
 483:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 484:CMSIS/Include/core_cm0plus.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 485:CMSIS/Include/core_cm0plus.h **** 
 486:CMSIS/Include/core_cm0plus.h **** /* SCB System Control Register Definitions */
 487:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
ARM GAS  /tmp/ccmt3o9Z.s 			page 10


 488:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 489:CMSIS/Include/core_cm0plus.h **** 
 490:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 491:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 492:CMSIS/Include/core_cm0plus.h **** 
 493:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 494:CMSIS/Include/core_cm0plus.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 495:CMSIS/Include/core_cm0plus.h **** 
 496:CMSIS/Include/core_cm0plus.h **** /* SCB Configuration Control Register Definitions */
 497:CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 498:CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 499:CMSIS/Include/core_cm0plus.h **** 
 500:CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:CMSIS/Include/core_cm0plus.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:CMSIS/Include/core_cm0plus.h **** 
 503:CMSIS/Include/core_cm0plus.h **** /* SCB System Handler Control and State Register Definitions */
 504:CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 505:CMSIS/Include/core_cm0plus.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 506:CMSIS/Include/core_cm0plus.h **** 
 507:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SCB */
 508:CMSIS/Include/core_cm0plus.h **** 
 509:CMSIS/Include/core_cm0plus.h **** 
 510:CMSIS/Include/core_cm0plus.h **** /**
 511:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 512:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 513:CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the System Timer Registers.
 514:CMSIS/Include/core_cm0plus.h ****   @{
 515:CMSIS/Include/core_cm0plus.h ****  */
 516:CMSIS/Include/core_cm0plus.h **** 
 517:CMSIS/Include/core_cm0plus.h **** /**
 518:CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the System Timer (SysTick).
 519:CMSIS/Include/core_cm0plus.h ****  */
 520:CMSIS/Include/core_cm0plus.h **** typedef struct
 521:CMSIS/Include/core_cm0plus.h **** {
 522:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 523:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 524:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 525:CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 526:CMSIS/Include/core_cm0plus.h **** } SysTick_Type;
 527:CMSIS/Include/core_cm0plus.h **** 
 528:CMSIS/Include/core_cm0plus.h **** /* SysTick Control / Status Register Definitions */
 529:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 530:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 531:CMSIS/Include/core_cm0plus.h **** 
 532:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 533:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 534:CMSIS/Include/core_cm0plus.h **** 
 535:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 536:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 537:CMSIS/Include/core_cm0plus.h **** 
 538:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 539:CMSIS/Include/core_cm0plus.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 540:CMSIS/Include/core_cm0plus.h **** 
 541:CMSIS/Include/core_cm0plus.h **** /* SysTick Reload Register Definitions */
 542:CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 543:CMSIS/Include/core_cm0plus.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 544:CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 11


 545:CMSIS/Include/core_cm0plus.h **** /* SysTick Current Register Definitions */
 546:CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 547:CMSIS/Include/core_cm0plus.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 548:CMSIS/Include/core_cm0plus.h **** 
 549:CMSIS/Include/core_cm0plus.h **** /* SysTick Calibration Register Definitions */
 550:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 551:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 552:CMSIS/Include/core_cm0plus.h **** 
 553:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 554:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 555:CMSIS/Include/core_cm0plus.h **** 
 556:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 557:CMSIS/Include/core_cm0plus.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 558:CMSIS/Include/core_cm0plus.h **** 
 559:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_SysTick */
 560:CMSIS/Include/core_cm0plus.h **** 
 561:CMSIS/Include/core_cm0plus.h **** #if (__MPU_PRESENT == 1U)
 562:CMSIS/Include/core_cm0plus.h **** /**
 563:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 564:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
 565:CMSIS/Include/core_cm0plus.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
 566:CMSIS/Include/core_cm0plus.h ****   @{
 567:CMSIS/Include/core_cm0plus.h ****  */
 568:CMSIS/Include/core_cm0plus.h **** 
 569:CMSIS/Include/core_cm0plus.h **** /**
 570:CMSIS/Include/core_cm0plus.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
 571:CMSIS/Include/core_cm0plus.h ****  */
 572:CMSIS/Include/core_cm0plus.h **** typedef struct
 573:CMSIS/Include/core_cm0plus.h **** {
 574:CMSIS/Include/core_cm0plus.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
 575:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
 576:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
 577:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 578:CMSIS/Include/core_cm0plus.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 579:CMSIS/Include/core_cm0plus.h **** } MPU_Type;
 580:CMSIS/Include/core_cm0plus.h **** 
 581:CMSIS/Include/core_cm0plus.h **** /* MPU Type Register Definitions */
 582:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
 583:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 584:CMSIS/Include/core_cm0plus.h **** 
 585:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
 586:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 587:CMSIS/Include/core_cm0plus.h **** 
 588:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
 589:CMSIS/Include/core_cm0plus.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
 590:CMSIS/Include/core_cm0plus.h **** 
 591:CMSIS/Include/core_cm0plus.h **** /* MPU Control Register Definitions */
 592:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
 593:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 594:CMSIS/Include/core_cm0plus.h **** 
 595:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
 596:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 597:CMSIS/Include/core_cm0plus.h **** 
 598:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
 599:CMSIS/Include/core_cm0plus.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
 600:CMSIS/Include/core_cm0plus.h **** 
 601:CMSIS/Include/core_cm0plus.h **** /* MPU Region Number Register Definitions */
ARM GAS  /tmp/ccmt3o9Z.s 			page 12


 602:CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
 603:CMSIS/Include/core_cm0plus.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
 604:CMSIS/Include/core_cm0plus.h **** 
 605:CMSIS/Include/core_cm0plus.h **** /* MPU Region Base Address Register Definitions */
 606:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU 
 607:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU 
 608:CMSIS/Include/core_cm0plus.h **** 
 609:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
 610:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 611:CMSIS/Include/core_cm0plus.h **** 
 612:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
 613:CMSIS/Include/core_cm0plus.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
 614:CMSIS/Include/core_cm0plus.h **** 
 615:CMSIS/Include/core_cm0plus.h **** /* MPU Region Attribute and Size Register Definitions */
 616:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
 617:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 618:CMSIS/Include/core_cm0plus.h **** 
 619:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
 620:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 621:CMSIS/Include/core_cm0plus.h **** 
 622:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
 623:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
 624:CMSIS/Include/core_cm0plus.h **** 
 625:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
 626:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
 627:CMSIS/Include/core_cm0plus.h **** 
 628:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
 629:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 630:CMSIS/Include/core_cm0plus.h **** 
 631:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
 632:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 633:CMSIS/Include/core_cm0plus.h **** 
 634:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
 635:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 636:CMSIS/Include/core_cm0plus.h **** 
 637:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
 638:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 639:CMSIS/Include/core_cm0plus.h **** 
 640:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
 641:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 642:CMSIS/Include/core_cm0plus.h **** 
 643:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
 644:CMSIS/Include/core_cm0plus.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
 645:CMSIS/Include/core_cm0plus.h **** 
 646:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_MPU */
 647:CMSIS/Include/core_cm0plus.h **** #endif
 648:CMSIS/Include/core_cm0plus.h **** 
 649:CMSIS/Include/core_cm0plus.h **** 
 650:CMSIS/Include/core_cm0plus.h **** /**
 651:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_core_register
 652:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 653:CMSIS/Include/core_cm0plus.h ****   \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ov
 654:CMSIS/Include/core_cm0plus.h ****             Therefore they are not covered by the Cortex-M0+ header file.
 655:CMSIS/Include/core_cm0plus.h ****   @{
 656:CMSIS/Include/core_cm0plus.h ****  */
 657:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_CoreDebug */
 658:CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 13


 659:CMSIS/Include/core_cm0plus.h **** 
 660:CMSIS/Include/core_cm0plus.h **** /**
 661:CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 662:CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 663:CMSIS/Include/core_cm0plus.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 664:CMSIS/Include/core_cm0plus.h ****   @{
 665:CMSIS/Include/core_cm0plus.h ****  */
 666:CMSIS/Include/core_cm0plus.h **** 
 667:CMSIS/Include/core_cm0plus.h **** /**
 668:CMSIS/Include/core_cm0plus.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 669:CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 670:CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of the bit field.
 671:CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted value.
 672:CMSIS/Include/core_cm0plus.h **** */
 673:CMSIS/Include/core_cm0plus.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 674:CMSIS/Include/core_cm0plus.h **** 
 675:CMSIS/Include/core_cm0plus.h **** /**
 676:CMSIS/Include/core_cm0plus.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 677:CMSIS/Include/core_cm0plus.h ****   \param[in] field  Name of the register bit field.
 678:CMSIS/Include/core_cm0plus.h ****   \param[in] value  Value of register.
 679:CMSIS/Include/core_cm0plus.h ****   \return           Masked and shifted bit field value.
 680:CMSIS/Include/core_cm0plus.h **** */
 681:CMSIS/Include/core_cm0plus.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 682:CMSIS/Include/core_cm0plus.h **** 
 683:CMSIS/Include/core_cm0plus.h **** /*@} end of group CMSIS_core_bitfield */
 684:CMSIS/Include/core_cm0plus.h **** 
 685:CMSIS/Include/core_cm0plus.h **** 
 686:CMSIS/Include/core_cm0plus.h **** /**
 687:CMSIS/Include/core_cm0plus.h ****   \ingroup    CMSIS_core_register
 688:CMSIS/Include/core_cm0plus.h ****   \defgroup   CMSIS_core_base     Core Definitions
 689:CMSIS/Include/core_cm0plus.h ****   \brief      Definitions for base addresses, unions, and structures.
 690:CMSIS/Include/core_cm0plus.h ****   @{
 691:CMSIS/Include/core_cm0plus.h ****  */
 692:CMSIS/Include/core_cm0plus.h **** 
 693:CMSIS/Include/core_cm0plus.h **** /* Memory mapping of Cortex-M0+ Hardware */
 694:CMSIS/Include/core_cm0plus.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 695:CMSIS/Include/core_cm0plus.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 696:CMSIS/Include/core_cm0plus.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 697:CMSIS/Include/core_cm0plus.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 698:CMSIS/Include/core_cm0plus.h **** 
 699:CMSIS/Include/core_cm0plus.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 700:CMSIS/Include/core_cm0plus.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 701:CMSIS/Include/core_cm0plus.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 702:CMSIS/Include/core_cm0plus.h **** 
 703:CMSIS/Include/core_cm0plus.h **** #if (__MPU_PRESENT == 1U)
 704:CMSIS/Include/core_cm0plus.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
 705:CMSIS/Include/core_cm0plus.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
 706:CMSIS/Include/core_cm0plus.h **** #endif
 707:CMSIS/Include/core_cm0plus.h **** 
 708:CMSIS/Include/core_cm0plus.h **** /*@} */
 709:CMSIS/Include/core_cm0plus.h **** 
 710:CMSIS/Include/core_cm0plus.h **** 
 711:CMSIS/Include/core_cm0plus.h **** 
 712:CMSIS/Include/core_cm0plus.h **** /*******************************************************************************
 713:CMSIS/Include/core_cm0plus.h ****  *                Hardware Abstraction Layer
 714:CMSIS/Include/core_cm0plus.h ****   Core Function Interface contains:
 715:CMSIS/Include/core_cm0plus.h ****   - Core NVIC Functions
ARM GAS  /tmp/ccmt3o9Z.s 			page 14


 716:CMSIS/Include/core_cm0plus.h ****   - Core SysTick Functions
 717:CMSIS/Include/core_cm0plus.h ****   - Core Register Access Functions
 718:CMSIS/Include/core_cm0plus.h ****  ******************************************************************************/
 719:CMSIS/Include/core_cm0plus.h **** /**
 720:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 721:CMSIS/Include/core_cm0plus.h **** */
 722:CMSIS/Include/core_cm0plus.h **** 
 723:CMSIS/Include/core_cm0plus.h **** 
 724:CMSIS/Include/core_cm0plus.h **** 
 725:CMSIS/Include/core_cm0plus.h **** /* ##########################   NVIC functions  #################################### */
 726:CMSIS/Include/core_cm0plus.h **** /**
 727:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 728:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 729:CMSIS/Include/core_cm0plus.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 730:CMSIS/Include/core_cm0plus.h ****   @{
 731:CMSIS/Include/core_cm0plus.h ****  */
 732:CMSIS/Include/core_cm0plus.h **** 
 733:CMSIS/Include/core_cm0plus.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 734:CMSIS/Include/core_cm0plus.h **** /* The following MACROS handle generation of the register offset and byte masks */
 735:CMSIS/Include/core_cm0plus.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 736:CMSIS/Include/core_cm0plus.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 737:CMSIS/Include/core_cm0plus.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 738:CMSIS/Include/core_cm0plus.h **** 
 739:CMSIS/Include/core_cm0plus.h **** 
 740:CMSIS/Include/core_cm0plus.h **** /**
 741:CMSIS/Include/core_cm0plus.h ****   \brief   Enable External Interrupt
 742:CMSIS/Include/core_cm0plus.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 743:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 744:CMSIS/Include/core_cm0plus.h ****  */
 745:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 746:CMSIS/Include/core_cm0plus.h **** {
 747:CMSIS/Include/core_cm0plus.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 748:CMSIS/Include/core_cm0plus.h **** }
 749:CMSIS/Include/core_cm0plus.h **** 
 750:CMSIS/Include/core_cm0plus.h **** 
 751:CMSIS/Include/core_cm0plus.h **** /**
 752:CMSIS/Include/core_cm0plus.h ****   \brief   Disable External Interrupt
 753:CMSIS/Include/core_cm0plus.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
 754:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 755:CMSIS/Include/core_cm0plus.h ****  */
 756:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 757:CMSIS/Include/core_cm0plus.h **** {
 758:CMSIS/Include/core_cm0plus.h ****   NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 759:CMSIS/Include/core_cm0plus.h **** }
 760:CMSIS/Include/core_cm0plus.h **** 
 761:CMSIS/Include/core_cm0plus.h **** 
 762:CMSIS/Include/core_cm0plus.h **** /**
 763:CMSIS/Include/core_cm0plus.h ****   \brief   Get Pending Interrupt
 764:CMSIS/Include/core_cm0plus.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
 765:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 766:CMSIS/Include/core_cm0plus.h ****   \return             0  Interrupt status is not pending.
 767:CMSIS/Include/core_cm0plus.h ****   \return             1  Interrupt status is pending.
 768:CMSIS/Include/core_cm0plus.h ****  */
 769:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 770:CMSIS/Include/core_cm0plus.h **** {
 771:CMSIS/Include/core_cm0plus.h ****   return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL
 772:CMSIS/Include/core_cm0plus.h **** }
ARM GAS  /tmp/ccmt3o9Z.s 			page 15


 773:CMSIS/Include/core_cm0plus.h **** 
 774:CMSIS/Include/core_cm0plus.h **** 
 775:CMSIS/Include/core_cm0plus.h **** /**
 776:CMSIS/Include/core_cm0plus.h ****   \brief   Set Pending Interrupt
 777:CMSIS/Include/core_cm0plus.h ****   \details Sets the pending bit of an external interrupt.
 778:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
 779:CMSIS/Include/core_cm0plus.h ****  */
 780:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 781:CMSIS/Include/core_cm0plus.h **** {
 782:CMSIS/Include/core_cm0plus.h ****   NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 783:CMSIS/Include/core_cm0plus.h **** }
 784:CMSIS/Include/core_cm0plus.h **** 
 785:CMSIS/Include/core_cm0plus.h **** 
 786:CMSIS/Include/core_cm0plus.h **** /**
 787:CMSIS/Include/core_cm0plus.h ****   \brief   Clear Pending Interrupt
 788:CMSIS/Include/core_cm0plus.h ****   \details Clears the pending bit of an external interrupt.
 789:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 790:CMSIS/Include/core_cm0plus.h ****  */
 791:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 792:CMSIS/Include/core_cm0plus.h **** {
 793:CMSIS/Include/core_cm0plus.h ****   NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 794:CMSIS/Include/core_cm0plus.h **** }
 795:CMSIS/Include/core_cm0plus.h **** 
 796:CMSIS/Include/core_cm0plus.h **** 
 797:CMSIS/Include/core_cm0plus.h **** /**
 798:CMSIS/Include/core_cm0plus.h ****   \brief   Set Interrupt Priority
 799:CMSIS/Include/core_cm0plus.h ****   \details Sets the priority of an interrupt.
 800:CMSIS/Include/core_cm0plus.h ****   \note    The priority cannot be set for every core interrupt.
 801:CMSIS/Include/core_cm0plus.h ****   \param [in]      IRQn  Interrupt number.
 802:CMSIS/Include/core_cm0plus.h ****   \param [in]  priority  Priority to set.
 803:CMSIS/Include/core_cm0plus.h ****  */
 804:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 805:CMSIS/Include/core_cm0plus.h **** {
  28              		.loc 2 805 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 2 805 1 is_stmt 0 view .LVU1
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
 806:CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) < 0)
  40              		.loc 2 806 3 is_stmt 1 view .LVU2
  41              		.loc 2 806 6 is_stmt 0 view .LVU3
  42 0002 0028     		cmp	r0, #0
  43 0004 11DB     		blt	.L4
 807:CMSIS/Include/core_cm0plus.h ****   {
 808:CMSIS/Include/core_cm0plus.h ****     SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))
 809:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 810:CMSIS/Include/core_cm0plus.h ****   }
 811:CMSIS/Include/core_cm0plus.h ****   else
 812:CMSIS/Include/core_cm0plus.h ****   {
 813:CMSIS/Include/core_cm0plus.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
ARM GAS  /tmp/ccmt3o9Z.s 			page 16


  44              		.loc 2 813 5 is_stmt 1 view .LVU4
  45              		.loc 2 813 53 is_stmt 0 view .LVU5
  46 0006 8308     		lsrs	r3, r0, #2
  47              		.loc 2 813 52 view .LVU6
  48 0008 134D     		ldr	r5, .L5
  49 000a C033     		adds	r3, r3, #192
  50 000c 9B00     		lsls	r3, r3, #2
  51 000e 5C59     		ldr	r4, [r3, r5]
  52              		.loc 2 813 83 view .LVU7
  53 0010 0322     		movs	r2, #3
  54 0012 1040     		ands	r0, r2
  55              	.LVL1:
  56              		.loc 2 813 83 view .LVU8
  57 0014 C000     		lsls	r0, r0, #3
  58              		.loc 2 813 80 view .LVU9
  59 0016 FC32     		adds	r2, r2, #252
  60 0018 1600     		movs	r6, r2
  61 001a 8640     		lsls	r6, r6, r0
  62              		.loc 2 813 33 view .LVU10
  63 001c B443     		bics	r4, r6
 814:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  64              		.loc 2 814 20 view .LVU11
  65 001e 8901     		lsls	r1, r1, #6
  66              	.LVL2:
  67              		.loc 2 814 48 view .LVU12
  68 0020 0A40     		ands	r2, r1
  69              		.loc 2 814 68 view .LVU13
  70 0022 8240     		lsls	r2, r2, r0
 813:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  71              		.loc 2 813 102 view .LVU14
  72 0024 2243     		orrs	r2, r4
 813:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  73              		.loc 2 813 30 view .LVU15
  74 0026 5A51     		str	r2, [r3, r5]
  75              	.L1:
 815:CMSIS/Include/core_cm0plus.h ****   }
 816:CMSIS/Include/core_cm0plus.h **** }
  76              		.loc 2 816 1 view .LVU16
  77              		@ sp needed
  78 0028 70BD     		pop	{r4, r5, r6, pc}
  79              	.LVL3:
  80              	.L4:
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  81              		.loc 2 808 5 is_stmt 1 view .LVU17
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  82              		.loc 2 808 53 is_stmt 0 view .LVU18
  83 002a 0F23     		movs	r3, #15
  84 002c 0340     		ands	r3, r0
  85 002e 083B     		subs	r3, r3, #8
  86 0030 9B08     		lsrs	r3, r3, #2
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  87              		.loc 2 808 52 view .LVU19
  88 0032 0633     		adds	r3, r3, #6
  89 0034 9B00     		lsls	r3, r3, #2
  90 0036 094A     		ldr	r2, .L5+4
  91 0038 9446     		mov	ip, r2
  92 003a 6344     		add	r3, r3, ip
ARM GAS  /tmp/ccmt3o9Z.s 			page 17


  93 003c 5C68     		ldr	r4, [r3, #4]
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  94              		.loc 2 808 83 view .LVU20
  95 003e 0322     		movs	r2, #3
  96 0040 1040     		ands	r0, r2
  97              	.LVL4:
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  98              		.loc 2 808 83 view .LVU21
  99 0042 C000     		lsls	r0, r0, #3
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 100              		.loc 2 808 80 view .LVU22
 101 0044 FC32     		adds	r2, r2, #252
 102 0046 1500     		movs	r5, r2
 103 0048 8540     		lsls	r5, r5, r0
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 104              		.loc 2 808 33 view .LVU23
 105 004a AC43     		bics	r4, r5
 809:CMSIS/Include/core_cm0plus.h ****   }
 106              		.loc 2 809 20 view .LVU24
 107 004c 8901     		lsls	r1, r1, #6
 108              	.LVL5:
 809:CMSIS/Include/core_cm0plus.h ****   }
 109              		.loc 2 809 48 view .LVU25
 110 004e 0A40     		ands	r2, r1
 809:CMSIS/Include/core_cm0plus.h ****   }
 111              		.loc 2 809 68 view .LVU26
 112 0050 8240     		lsls	r2, r2, r0
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 113              		.loc 2 808 102 view .LVU27
 114 0052 2243     		orrs	r2, r4
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 115              		.loc 2 808 30 view .LVU28
 116 0054 5A60     		str	r2, [r3, #4]
 117 0056 E7E7     		b	.L1
 118              	.L6:
 119              		.align	2
 120              	.L5:
 121 0058 00E100E0 		.word	-536813312
 122 005c 00ED00E0 		.word	-536810240
 123              		.cfi_endproc
 124              	.LFE30:
 126              		.section	.text.NVIC_GetPriority,"ax",%progbits
 127              		.align	1
 128              		.syntax unified
 129              		.code	16
 130              		.thumb_func
 132              	NVIC_GetPriority:
 133              	.LVL6:
 134              	.LFB31:
 817:CMSIS/Include/core_cm0plus.h **** 
 818:CMSIS/Include/core_cm0plus.h **** 
 819:CMSIS/Include/core_cm0plus.h **** /**
 820:CMSIS/Include/core_cm0plus.h ****   \brief   Get Interrupt Priority
 821:CMSIS/Include/core_cm0plus.h ****   \details Reads the priority of an interrupt.
 822:CMSIS/Include/core_cm0plus.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
 823:CMSIS/Include/core_cm0plus.h ****            or negative to specify an internal (core) interrupt.
 824:CMSIS/Include/core_cm0plus.h ****   \param [in]   IRQn  Interrupt number.
ARM GAS  /tmp/ccmt3o9Z.s 			page 18


 825:CMSIS/Include/core_cm0plus.h ****   \return             Interrupt Priority.
 826:CMSIS/Include/core_cm0plus.h ****                       Value is aligned automatically to the implemented priority bits of the microc
 827:CMSIS/Include/core_cm0plus.h ****  */
 828:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
 829:CMSIS/Include/core_cm0plus.h **** {
 135              		.loc 2 829 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 830:CMSIS/Include/core_cm0plus.h **** 
 831:CMSIS/Include/core_cm0plus.h ****   if ((int32_t)(IRQn) < 0)
 140              		.loc 2 831 3 view .LVU30
 141              		.loc 2 831 6 is_stmt 0 view .LVU31
 142 0000 0028     		cmp	r0, #0
 143 0002 0CDB     		blt	.L10
 832:CMSIS/Include/core_cm0plus.h ****   {
 833:CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 834:CMSIS/Include/core_cm0plus.h ****   }
 835:CMSIS/Include/core_cm0plus.h ****   else
 836:CMSIS/Include/core_cm0plus.h ****   {
 837:CMSIS/Include/core_cm0plus.h ****     return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U -
 144              		.loc 2 837 5 is_stmt 1 view .LVU32
 145              		.loc 2 837 35 is_stmt 0 view .LVU33
 146 0004 8308     		lsrs	r3, r0, #2
 147              		.loc 2 837 33 view .LVU34
 148 0006 C033     		adds	r3, r3, #192
 149 0008 9B00     		lsls	r3, r3, #2
 150 000a 0E4A     		ldr	r2, .L11
 151 000c 9B58     		ldr	r3, [r3, r2]
 152              		.loc 2 837 53 view .LVU35
 153 000e 0322     		movs	r2, #3
 154 0010 0240     		ands	r2, r0
 155 0012 D200     		lsls	r2, r2, #3
 156              		.loc 2 837 50 view .LVU36
 157 0014 D340     		lsrs	r3, r3, r2
 158              		.loc 2 837 12 view .LVU37
 159 0016 9B09     		lsrs	r3, r3, #6
 160 0018 0320     		movs	r0, #3
 161              	.LVL7:
 162              		.loc 2 837 12 view .LVU38
 163 001a 1840     		ands	r0, r3
 164              	.L7:
 838:CMSIS/Include/core_cm0plus.h ****   }
 839:CMSIS/Include/core_cm0plus.h **** }
 165              		.loc 2 839 1 view .LVU39
 166              		@ sp needed
 167 001c 7047     		bx	lr
 168              	.LVL8:
 169              	.L10:
 833:CMSIS/Include/core_cm0plus.h ****   }
 170              		.loc 2 833 5 is_stmt 1 view .LVU40
 833:CMSIS/Include/core_cm0plus.h ****   }
 171              		.loc 2 833 34 is_stmt 0 view .LVU41
 172 001e 0F23     		movs	r3, #15
 173 0020 0340     		ands	r3, r0
 174 0022 083B     		subs	r3, r3, #8
ARM GAS  /tmp/ccmt3o9Z.s 			page 19


 175 0024 9B08     		lsrs	r3, r3, #2
 833:CMSIS/Include/core_cm0plus.h ****   }
 176              		.loc 2 833 33 view .LVU42
 177 0026 0633     		adds	r3, r3, #6
 178 0028 9B00     		lsls	r3, r3, #2
 179 002a 074A     		ldr	r2, .L11+4
 180 002c 9446     		mov	ip, r2
 181 002e 6344     		add	r3, r3, ip
 182 0030 5B68     		ldr	r3, [r3, #4]
 833:CMSIS/Include/core_cm0plus.h ****   }
 183              		.loc 2 833 53 view .LVU43
 184 0032 0322     		movs	r2, #3
 185 0034 0240     		ands	r2, r0
 186 0036 D200     		lsls	r2, r2, #3
 833:CMSIS/Include/core_cm0plus.h ****   }
 187              		.loc 2 833 50 view .LVU44
 188 0038 D340     		lsrs	r3, r3, r2
 833:CMSIS/Include/core_cm0plus.h ****   }
 189              		.loc 2 833 12 view .LVU45
 190 003a 9B09     		lsrs	r3, r3, #6
 191 003c 0320     		movs	r0, #3
 192              	.LVL9:
 833:CMSIS/Include/core_cm0plus.h ****   }
 193              		.loc 2 833 12 view .LVU46
 194 003e 1840     		ands	r0, r3
 195 0040 ECE7     		b	.L7
 196              	.L12:
 197 0042 C046     		.align	2
 198              	.L11:
 199 0044 00E100E0 		.word	-536813312
 200 0048 00ED00E0 		.word	-536810240
 201              		.cfi_endproc
 202              	.LFE31:
 204              		.section	.text.NVIC_SystemReset,"ax",%progbits
 205              		.align	1
 206              		.syntax unified
 207              		.code	16
 208              		.thumb_func
 210              	NVIC_SystemReset:
 211              	.LFB32:
 840:CMSIS/Include/core_cm0plus.h **** 
 841:CMSIS/Include/core_cm0plus.h **** 
 842:CMSIS/Include/core_cm0plus.h **** /**
 843:CMSIS/Include/core_cm0plus.h ****   \brief   System Reset
 844:CMSIS/Include/core_cm0plus.h ****   \details Initiates a system reset request to reset the MCU.
 845:CMSIS/Include/core_cm0plus.h ****  */
 846:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE void NVIC_SystemReset(void)
 847:CMSIS/Include/core_cm0plus.h **** {
 212              		.loc 2 847 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ Volatile: function does not return.
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 848:CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure all outstanding memor
 218              		.loc 2 848 3 view .LVU48
 219              	.LBB20:
ARM GAS  /tmp/ccmt3o9Z.s 			page 20


 220              	.LBI20:
 221              		.file 3 "CMSIS/Include/cmsis_gcc.h"
   1:CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:CMSIS/Include/cmsis_gcc.h **** 
   9:CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:CMSIS/Include/cmsis_gcc.h ****    *
  21:CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:CMSIS/Include/cmsis_gcc.h **** 
  34:CMSIS/Include/cmsis_gcc.h **** 
  35:CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:CMSIS/Include/cmsis_gcc.h **** 
  38:CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:CMSIS/Include/cmsis_gcc.h **** #endif
  45:CMSIS/Include/cmsis_gcc.h **** 
  46:CMSIS/Include/cmsis_gcc.h **** 
  47:CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:CMSIS/Include/cmsis_gcc.h ****   @{
  51:CMSIS/Include/cmsis_gcc.h ****  */
  52:CMSIS/Include/cmsis_gcc.h **** 
  53:CMSIS/Include/cmsis_gcc.h **** /**
  54:CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/ccmt3o9Z.s 			page 21


  56:CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:CMSIS/Include/cmsis_gcc.h ****  */
  58:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:CMSIS/Include/cmsis_gcc.h **** {
  60:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:CMSIS/Include/cmsis_gcc.h **** }
  62:CMSIS/Include/cmsis_gcc.h **** 
  63:CMSIS/Include/cmsis_gcc.h **** 
  64:CMSIS/Include/cmsis_gcc.h **** /**
  65:CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:CMSIS/Include/cmsis_gcc.h ****  */
  69:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:CMSIS/Include/cmsis_gcc.h **** {
  71:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:CMSIS/Include/cmsis_gcc.h **** }
  73:CMSIS/Include/cmsis_gcc.h **** 
  74:CMSIS/Include/cmsis_gcc.h **** 
  75:CMSIS/Include/cmsis_gcc.h **** /**
  76:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:CMSIS/Include/cmsis_gcc.h ****  */
  80:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:CMSIS/Include/cmsis_gcc.h **** {
  82:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:CMSIS/Include/cmsis_gcc.h **** 
  84:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:CMSIS/Include/cmsis_gcc.h **** }
  87:CMSIS/Include/cmsis_gcc.h **** 
  88:CMSIS/Include/cmsis_gcc.h **** 
  89:CMSIS/Include/cmsis_gcc.h **** /**
  90:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:CMSIS/Include/cmsis_gcc.h ****  */
  94:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:CMSIS/Include/cmsis_gcc.h **** {
  96:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:CMSIS/Include/cmsis_gcc.h **** }
  98:CMSIS/Include/cmsis_gcc.h **** 
  99:CMSIS/Include/cmsis_gcc.h **** 
 100:CMSIS/Include/cmsis_gcc.h **** /**
 101:CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:CMSIS/Include/cmsis_gcc.h ****  */
 105:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:CMSIS/Include/cmsis_gcc.h **** {
 107:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:CMSIS/Include/cmsis_gcc.h **** 
 109:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:CMSIS/Include/cmsis_gcc.h **** }
 112:CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 22


 113:CMSIS/Include/cmsis_gcc.h **** 
 114:CMSIS/Include/cmsis_gcc.h **** /**
 115:CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:CMSIS/Include/cmsis_gcc.h ****  */
 119:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:CMSIS/Include/cmsis_gcc.h **** {
 121:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:CMSIS/Include/cmsis_gcc.h **** 
 123:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:CMSIS/Include/cmsis_gcc.h **** }
 126:CMSIS/Include/cmsis_gcc.h **** 
 127:CMSIS/Include/cmsis_gcc.h **** 
 128:CMSIS/Include/cmsis_gcc.h **** /**
 129:CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:CMSIS/Include/cmsis_gcc.h **** 
 132:CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:CMSIS/Include/cmsis_gcc.h ****  */
 134:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:CMSIS/Include/cmsis_gcc.h **** {
 136:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:CMSIS/Include/cmsis_gcc.h **** 
 138:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:CMSIS/Include/cmsis_gcc.h **** }
 141:CMSIS/Include/cmsis_gcc.h **** 
 142:CMSIS/Include/cmsis_gcc.h **** 
 143:CMSIS/Include/cmsis_gcc.h **** /**
 144:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:CMSIS/Include/cmsis_gcc.h ****  */
 148:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:CMSIS/Include/cmsis_gcc.h **** {
 150:CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:CMSIS/Include/cmsis_gcc.h **** 
 152:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:CMSIS/Include/cmsis_gcc.h **** }
 155:CMSIS/Include/cmsis_gcc.h **** 
 156:CMSIS/Include/cmsis_gcc.h **** 
 157:CMSIS/Include/cmsis_gcc.h **** /**
 158:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:CMSIS/Include/cmsis_gcc.h ****  */
 162:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:CMSIS/Include/cmsis_gcc.h **** {
 164:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:CMSIS/Include/cmsis_gcc.h **** }
 166:CMSIS/Include/cmsis_gcc.h **** 
 167:CMSIS/Include/cmsis_gcc.h **** 
 168:CMSIS/Include/cmsis_gcc.h **** /**
 169:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
ARM GAS  /tmp/ccmt3o9Z.s 			page 23


 170:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:CMSIS/Include/cmsis_gcc.h ****  */
 173:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:CMSIS/Include/cmsis_gcc.h **** {
 175:CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:CMSIS/Include/cmsis_gcc.h **** 
 177:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:CMSIS/Include/cmsis_gcc.h **** }
 180:CMSIS/Include/cmsis_gcc.h **** 
 181:CMSIS/Include/cmsis_gcc.h **** 
 182:CMSIS/Include/cmsis_gcc.h **** /**
 183:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:CMSIS/Include/cmsis_gcc.h **** 
 186:CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:CMSIS/Include/cmsis_gcc.h ****  */
 188:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:CMSIS/Include/cmsis_gcc.h **** {
 190:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:CMSIS/Include/cmsis_gcc.h **** }
 192:CMSIS/Include/cmsis_gcc.h **** 
 193:CMSIS/Include/cmsis_gcc.h **** 
 194:CMSIS/Include/cmsis_gcc.h **** /**
 195:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:CMSIS/Include/cmsis_gcc.h ****  */
 199:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:CMSIS/Include/cmsis_gcc.h **** {
 201:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:CMSIS/Include/cmsis_gcc.h **** 
 203:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:CMSIS/Include/cmsis_gcc.h **** }
 206:CMSIS/Include/cmsis_gcc.h **** 
 207:CMSIS/Include/cmsis_gcc.h **** 
 208:CMSIS/Include/cmsis_gcc.h **** /**
 209:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:CMSIS/Include/cmsis_gcc.h ****  */
 213:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:CMSIS/Include/cmsis_gcc.h **** {
 215:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:CMSIS/Include/cmsis_gcc.h **** }
 217:CMSIS/Include/cmsis_gcc.h **** 
 218:CMSIS/Include/cmsis_gcc.h **** 
 219:CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:CMSIS/Include/cmsis_gcc.h **** 
 221:CMSIS/Include/cmsis_gcc.h **** /**
 222:CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:CMSIS/Include/cmsis_gcc.h ****  */
 226:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
ARM GAS  /tmp/ccmt3o9Z.s 			page 24


 227:CMSIS/Include/cmsis_gcc.h **** {
 228:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:CMSIS/Include/cmsis_gcc.h **** }
 230:CMSIS/Include/cmsis_gcc.h **** 
 231:CMSIS/Include/cmsis_gcc.h **** 
 232:CMSIS/Include/cmsis_gcc.h **** /**
 233:CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:CMSIS/Include/cmsis_gcc.h ****  */
 237:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:CMSIS/Include/cmsis_gcc.h **** {
 239:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:CMSIS/Include/cmsis_gcc.h **** }
 241:CMSIS/Include/cmsis_gcc.h **** 
 242:CMSIS/Include/cmsis_gcc.h **** 
 243:CMSIS/Include/cmsis_gcc.h **** /**
 244:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:CMSIS/Include/cmsis_gcc.h ****  */
 248:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:CMSIS/Include/cmsis_gcc.h **** {
 250:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:CMSIS/Include/cmsis_gcc.h **** 
 252:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:CMSIS/Include/cmsis_gcc.h **** }
 255:CMSIS/Include/cmsis_gcc.h **** 
 256:CMSIS/Include/cmsis_gcc.h **** 
 257:CMSIS/Include/cmsis_gcc.h **** /**
 258:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:CMSIS/Include/cmsis_gcc.h ****  */
 262:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:CMSIS/Include/cmsis_gcc.h **** {
 264:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:CMSIS/Include/cmsis_gcc.h **** }
 266:CMSIS/Include/cmsis_gcc.h **** 
 267:CMSIS/Include/cmsis_gcc.h **** 
 268:CMSIS/Include/cmsis_gcc.h **** /**
 269:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:CMSIS/Include/cmsis_gcc.h ****  */
 274:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:CMSIS/Include/cmsis_gcc.h **** {
 276:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:CMSIS/Include/cmsis_gcc.h **** }
 278:CMSIS/Include/cmsis_gcc.h **** 
 279:CMSIS/Include/cmsis_gcc.h **** 
 280:CMSIS/Include/cmsis_gcc.h **** /**
 281:CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
ARM GAS  /tmp/ccmt3o9Z.s 			page 25


 284:CMSIS/Include/cmsis_gcc.h ****  */
 285:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:CMSIS/Include/cmsis_gcc.h **** {
 287:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:CMSIS/Include/cmsis_gcc.h **** 
 289:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:CMSIS/Include/cmsis_gcc.h **** }
 292:CMSIS/Include/cmsis_gcc.h **** 
 293:CMSIS/Include/cmsis_gcc.h **** 
 294:CMSIS/Include/cmsis_gcc.h **** /**
 295:CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:CMSIS/Include/cmsis_gcc.h ****  */
 299:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:CMSIS/Include/cmsis_gcc.h **** {
 301:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:CMSIS/Include/cmsis_gcc.h **** }
 303:CMSIS/Include/cmsis_gcc.h **** 
 304:CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:CMSIS/Include/cmsis_gcc.h **** 
 306:CMSIS/Include/cmsis_gcc.h **** 
 307:CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:CMSIS/Include/cmsis_gcc.h **** 
 309:CMSIS/Include/cmsis_gcc.h **** /**
 310:CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:CMSIS/Include/cmsis_gcc.h ****  */
 314:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:CMSIS/Include/cmsis_gcc.h **** {
 316:CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:CMSIS/Include/cmsis_gcc.h **** 
 319:CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:CMSIS/Include/cmsis_gcc.h **** #else
 325:CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:CMSIS/Include/cmsis_gcc.h **** #endif
 327:CMSIS/Include/cmsis_gcc.h **** }
 328:CMSIS/Include/cmsis_gcc.h **** 
 329:CMSIS/Include/cmsis_gcc.h **** 
 330:CMSIS/Include/cmsis_gcc.h **** /**
 331:CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:CMSIS/Include/cmsis_gcc.h ****  */
 335:CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:CMSIS/Include/cmsis_gcc.h **** {
 337:CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
ARM GAS  /tmp/ccmt3o9Z.s 			page 26


 341:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:CMSIS/Include/cmsis_gcc.h **** #endif
 343:CMSIS/Include/cmsis_gcc.h **** }
 344:CMSIS/Include/cmsis_gcc.h **** 
 345:CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:CMSIS/Include/cmsis_gcc.h **** 
 347:CMSIS/Include/cmsis_gcc.h **** 
 348:CMSIS/Include/cmsis_gcc.h **** 
 349:CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:CMSIS/Include/cmsis_gcc.h **** 
 351:CMSIS/Include/cmsis_gcc.h **** 
 352:CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:CMSIS/Include/cmsis_gcc.h ****   @{
 356:CMSIS/Include/cmsis_gcc.h **** */
 357:CMSIS/Include/cmsis_gcc.h **** 
 358:CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:CMSIS/Include/cmsis_gcc.h **** #else
 365:CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:CMSIS/Include/cmsis_gcc.h **** #endif
 368:CMSIS/Include/cmsis_gcc.h **** 
 369:CMSIS/Include/cmsis_gcc.h **** /**
 370:CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:CMSIS/Include/cmsis_gcc.h ****  */
 373:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:CMSIS/Include/cmsis_gcc.h **** {
 375:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:CMSIS/Include/cmsis_gcc.h **** }
 377:CMSIS/Include/cmsis_gcc.h **** 
 378:CMSIS/Include/cmsis_gcc.h **** 
 379:CMSIS/Include/cmsis_gcc.h **** /**
 380:CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:CMSIS/Include/cmsis_gcc.h ****  */
 383:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:CMSIS/Include/cmsis_gcc.h **** {
 385:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:CMSIS/Include/cmsis_gcc.h **** }
 387:CMSIS/Include/cmsis_gcc.h **** 
 388:CMSIS/Include/cmsis_gcc.h **** 
 389:CMSIS/Include/cmsis_gcc.h **** /**
 390:CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:CMSIS/Include/cmsis_gcc.h ****  */
 394:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:CMSIS/Include/cmsis_gcc.h **** {
 396:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccmt3o9Z.s 			page 27


 398:CMSIS/Include/cmsis_gcc.h **** 
 399:CMSIS/Include/cmsis_gcc.h **** 
 400:CMSIS/Include/cmsis_gcc.h **** /**
 401:CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:CMSIS/Include/cmsis_gcc.h ****  */
 404:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:CMSIS/Include/cmsis_gcc.h **** {
 406:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:CMSIS/Include/cmsis_gcc.h **** }
 408:CMSIS/Include/cmsis_gcc.h **** 
 409:CMSIS/Include/cmsis_gcc.h **** 
 410:CMSIS/Include/cmsis_gcc.h **** /**
 411:CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:CMSIS/Include/cmsis_gcc.h ****  */
 416:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:CMSIS/Include/cmsis_gcc.h **** {
 418:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:CMSIS/Include/cmsis_gcc.h **** }
 420:CMSIS/Include/cmsis_gcc.h **** 
 421:CMSIS/Include/cmsis_gcc.h **** 
 422:CMSIS/Include/cmsis_gcc.h **** /**
 423:CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:CMSIS/Include/cmsis_gcc.h ****  */
 427:CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 222              		.loc 3 427 53 view .LVU49
 223              	.LBB21:
 428:CMSIS/Include/cmsis_gcc.h **** {
 429:CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 224              		.loc 3 429 3 view .LVU50
 225              		.syntax divided
 226              	@ 429 "CMSIS/Include/cmsis_gcc.h" 1
 227 0000 BFF34F8F 		dsb 0xF
 228              	@ 0 "" 2
 229              		.thumb
 230              		.syntax unified
 231              	.LBE21:
 232              	.LBE20:
 849:CMSIS/Include/core_cm0plus.h ****                                                                        buffered write are completed
 850:CMSIS/Include/core_cm0plus.h ****   SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 233              		.loc 2 850 3 view .LVU51
 234              		.loc 2 850 15 is_stmt 0 view .LVU52
 235 0004 034B     		ldr	r3, .L15
 236 0006 044A     		ldr	r2, .L15+4
 237 0008 DA60     		str	r2, [r3, #12]
 851:CMSIS/Include/core_cm0plus.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);
 852:CMSIS/Include/core_cm0plus.h ****   __DSB();                                                          /* Ensure completion of memory 
 238              		.loc 2 852 3 is_stmt 1 view .LVU53
 239              	.LBB22:
 240              	.LBI22:
 427:CMSIS/Include/cmsis_gcc.h **** {
 241              		.loc 3 427 53 view .LVU54
ARM GAS  /tmp/ccmt3o9Z.s 			page 28


 242              	.LBB23:
 243              		.loc 3 429 3 view .LVU55
 244              		.syntax divided
 245              	@ 429 "CMSIS/Include/cmsis_gcc.h" 1
 246 000a BFF34F8F 		dsb 0xF
 247              	@ 0 "" 2
 248              		.thumb
 249              		.syntax unified
 250              	.L14:
 251              	.LBE23:
 252              	.LBE22:
 853:CMSIS/Include/core_cm0plus.h **** 
 854:CMSIS/Include/core_cm0plus.h ****   for(;;)                                                           /* wait until reset */
 253              		.loc 2 854 3 view .LVU56
 855:CMSIS/Include/core_cm0plus.h ****   {
 856:CMSIS/Include/core_cm0plus.h ****     __NOP();
 254              		.loc 2 856 5 discriminator 1 view .LVU57
 255              	.LBB24:
 256              	.LBI24:
 373:CMSIS/Include/cmsis_gcc.h **** {
 257              		.loc 3 373 53 view .LVU58
 258              	.LBB25:
 375:CMSIS/Include/cmsis_gcc.h **** }
 259              		.loc 3 375 3 view .LVU59
 260              		.syntax divided
 261              	@ 375 "CMSIS/Include/cmsis_gcc.h" 1
 262 000e C046     		nop
 263              	@ 0 "" 2
 264              		.thumb
 265              		.syntax unified
 266              	.LBE25:
 267              	.LBE24:
 854:CMSIS/Include/core_cm0plus.h ****   {
 268              		.loc 2 854 3 view .LVU60
 269 0010 FDE7     		b	.L14
 270              	.L16:
 271 0012 C046     		.align	2
 272              	.L15:
 273 0014 00ED00E0 		.word	-536810240
 274 0018 0400FA05 		.word	100270084
 275              		.cfi_endproc
 276              	.LFE32:
 278              		.section	.text.SysTick_Config,"ax",%progbits
 279              		.align	1
 280              		.syntax unified
 281              		.code	16
 282              		.thumb_func
 284              	SysTick_Config:
 285              	.LVL10:
 286              	.LFB33:
 857:CMSIS/Include/core_cm0plus.h ****   }
 858:CMSIS/Include/core_cm0plus.h **** }
 859:CMSIS/Include/core_cm0plus.h **** 
 860:CMSIS/Include/core_cm0plus.h **** /*@} end of CMSIS_Core_NVICFunctions */
 861:CMSIS/Include/core_cm0plus.h **** 
 862:CMSIS/Include/core_cm0plus.h **** 
 863:CMSIS/Include/core_cm0plus.h **** 
ARM GAS  /tmp/ccmt3o9Z.s 			page 29


 864:CMSIS/Include/core_cm0plus.h **** /* ##################################    SysTick function  ########################################
 865:CMSIS/Include/core_cm0plus.h **** /**
 866:CMSIS/Include/core_cm0plus.h ****   \ingroup  CMSIS_Core_FunctionInterface
 867:CMSIS/Include/core_cm0plus.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
 868:CMSIS/Include/core_cm0plus.h ****   \brief    Functions that configure the System.
 869:CMSIS/Include/core_cm0plus.h ****   @{
 870:CMSIS/Include/core_cm0plus.h ****  */
 871:CMSIS/Include/core_cm0plus.h **** 
 872:CMSIS/Include/core_cm0plus.h **** #if (__Vendor_SysTickConfig == 0U)
 873:CMSIS/Include/core_cm0plus.h **** 
 874:CMSIS/Include/core_cm0plus.h **** /**
 875:CMSIS/Include/core_cm0plus.h ****   \brief   System Tick Configuration
 876:CMSIS/Include/core_cm0plus.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
 877:CMSIS/Include/core_cm0plus.h ****            Counter is in free running mode to generate periodic interrupts.
 878:CMSIS/Include/core_cm0plus.h ****   \param [in]  ticks  Number of ticks between two interrupts.
 879:CMSIS/Include/core_cm0plus.h ****   \return          0  Function succeeded.
 880:CMSIS/Include/core_cm0plus.h ****   \return          1  Function failed.
 881:CMSIS/Include/core_cm0plus.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
 882:CMSIS/Include/core_cm0plus.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
 883:CMSIS/Include/core_cm0plus.h ****            must contain a vendor-specific implementation of this function.
 884:CMSIS/Include/core_cm0plus.h ****  */
 885:CMSIS/Include/core_cm0plus.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 886:CMSIS/Include/core_cm0plus.h **** {
 287              		.loc 2 886 1 view -0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 887:CMSIS/Include/core_cm0plus.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 292              		.loc 2 887 3 view .LVU62
 293              		.loc 2 887 14 is_stmt 0 view .LVU63
 294 0000 0138     		subs	r0, r0, #1
 295              	.LVL11:
 296              		.loc 2 887 6 view .LVU64
 297 0002 8023     		movs	r3, #128
 298 0004 5B04     		lsls	r3, r3, #17
 299 0006 9842     		cmp	r0, r3
 300 0008 0FD2     		bcs	.L19
 888:CMSIS/Include/core_cm0plus.h ****   {
 889:CMSIS/Include/core_cm0plus.h ****     return (1UL);                                                   /* Reload value impossible */
 890:CMSIS/Include/core_cm0plus.h ****   }
 891:CMSIS/Include/core_cm0plus.h **** 
 892:CMSIS/Include/core_cm0plus.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 301              		.loc 2 892 3 is_stmt 1 view .LVU65
 302              		.loc 2 892 18 is_stmt 0 view .LVU66
 303 000a 094A     		ldr	r2, .L20
 304 000c 5060     		str	r0, [r2, #4]
 893:CMSIS/Include/core_cm0plus.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 305              		.loc 2 893 3 is_stmt 1 view .LVU67
 306              	.LVL12:
 307              	.LBB26:
 308              	.LBI26:
 804:CMSIS/Include/core_cm0plus.h **** {
 309              		.loc 2 804 22 view .LVU68
 310              	.LBB27:
 806:CMSIS/Include/core_cm0plus.h ****   {
 311              		.loc 2 806 3 view .LVU69
ARM GAS  /tmp/ccmt3o9Z.s 			page 30


 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 312              		.loc 2 808 5 view .LVU70
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 313              		.loc 2 808 52 is_stmt 0 view .LVU71
 314 000e 0948     		ldr	r0, .L20+4
 315              	.LVL13:
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 316              		.loc 2 808 52 view .LVU72
 317 0010 036A     		ldr	r3, [r0, #32]
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 318              		.loc 2 808 33 view .LVU73
 319 0012 1B02     		lsls	r3, r3, #8
 320 0014 1B0A     		lsrs	r3, r3, #8
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 321              		.loc 2 808 102 view .LVU74
 322 0016 C021     		movs	r1, #192
 323 0018 0906     		lsls	r1, r1, #24
 324 001a 0B43     		orrs	r3, r1
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 325              		.loc 2 808 30 view .LVU75
 326 001c 0362     		str	r3, [r0, #32]
 327              	.LVL14:
 808:CMSIS/Include/core_cm0plus.h ****        (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 328              		.loc 2 808 30 view .LVU76
 329              	.LBE27:
 330              	.LBE26:
 894:CMSIS/Include/core_cm0plus.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 331              		.loc 2 894 3 is_stmt 1 view .LVU77
 332              		.loc 2 894 18 is_stmt 0 view .LVU78
 333 001e 0023     		movs	r3, #0
 334 0020 9360     		str	r3, [r2, #8]
 895:CMSIS/Include/core_cm0plus.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 335              		.loc 2 895 3 is_stmt 1 view .LVU79
 336              		.loc 2 895 18 is_stmt 0 view .LVU80
 337 0022 0733     		adds	r3, r3, #7
 338 0024 1360     		str	r3, [r2]
 896:CMSIS/Include/core_cm0plus.h ****                    SysTick_CTRL_TICKINT_Msk   |
 897:CMSIS/Include/core_cm0plus.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
 898:CMSIS/Include/core_cm0plus.h ****   return (0UL);                                                     /* Function successful */
 339              		.loc 2 898 3 is_stmt 1 view .LVU81
 340              		.loc 2 898 10 is_stmt 0 view .LVU82
 341 0026 0020     		movs	r0, #0
 342              	.L17:
 899:CMSIS/Include/core_cm0plus.h **** }
 343              		.loc 2 899 1 view .LVU83
 344              		@ sp needed
 345 0028 7047     		bx	lr
 346              	.L19:
 889:CMSIS/Include/core_cm0plus.h ****   }
 347              		.loc 2 889 12 view .LVU84
 348 002a 0120     		movs	r0, #1
 349 002c FCE7     		b	.L17
 350              	.L21:
 351 002e C046     		.align	2
 352              	.L20:
 353 0030 10E000E0 		.word	-536813552
 354 0034 00ED00E0 		.word	-536810240
ARM GAS  /tmp/ccmt3o9Z.s 			page 31


 355              		.cfi_endproc
 356              	.LFE33:
 358              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 359              		.align	1
 360              		.global	HAL_NVIC_SetPriority
 361              		.syntax unified
 362              		.code	16
 363              		.thumb_func
 365              	HAL_NVIC_SetPriority:
 366              	.LVL15:
 367              	.LFB55:
   1:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
   2:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ******************************************************************************
   3:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @file    py32f0xx_hal_cortex.c
   4:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @author  MCU Application Team
   5:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
  11:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   @verbatim
  12:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
  13:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
  15:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     [..]
  16:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  17:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     ===========================================================
  18:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     [..]
  19:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  20:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     The Cortex M0+ exceptions are managed by CMSIS functions.
  21:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       (#) Enable and Configure the priority of the selected IRQ Channels.
  22:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****              The priority can be 0..3.
  23:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  24:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         -@- Lower priority values gives higher priority.
  25:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         -@- Priority Order:
  26:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****             (#@) Lowest priority.
  27:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****             (#@) Lowest hardware priority (IRQn position).
  28:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  29:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       (#)  Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority()
  30:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  31:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       (#)  Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ()
  32:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  33:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       -@-  Negative value of IRQn_Type are not allowed.
  34:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  35:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     *** How to configure Systick using CORTEX HAL driver ***
  36:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     ========================================================
  37:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     [..]
  38:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  39:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  40:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which
  41:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        is a CMSIS function that:
  42:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  43:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x03).
  44:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  45:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  46:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
ARM GAS  /tmp/ccmt3o9Z.s 			page 32


  47:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  48:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  49:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  50:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  51:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  52:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        inside the py32f0xx_hal_cortex.h file.
  53:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  54:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  55:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  56:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  57:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  58:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  59:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  60:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  61:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  62:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  63:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  64:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   @endverbatim
  65:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ******************************************************************************
  66:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @attention
  67:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
  68:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) Puya Semiconductor Co.
  69:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  70:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
  71:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  72:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  73:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
  74:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  75:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  76:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  77:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  78:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
  79:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ******************************************************************************
  80:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
  81:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  82:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
  83:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** #include "py32f0xx_hal.h"
  84:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  85:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /** @addtogroup PY32F0xx_HAL_Driver
  86:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @{
  87:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
  88:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  89:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /** @addtogroup CORTEX
  90:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @{
  91:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
  92:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  93:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
  94:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
  95:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
  96:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
  97:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
  98:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
  99:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Private function prototypes -----------------------------------------------*/
 100:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 101:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 102:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 103:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @{
ARM GAS  /tmp/ccmt3o9Z.s 			page 33


 104:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 105:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 106:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 107:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 108:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 109:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****  *
 110:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** @verbatim
 111:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
 112:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 113:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
 114:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     [..]
 115:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 116:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       Systick functionalities
 117:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 118:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** @endverbatim
 119:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @{
 120:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 121:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 122:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 123:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief Sets the priority of an interrupt.
 124:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param IRQn External interrupt number .
 125:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 126:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *
 127:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param PreemptPriority The preemption priority for the IRQn channel.
 128:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 3.
 129:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 130:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param SubPriority the subpriority level for the IRQ channel.
 131:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         with py32f0xx devices, this parameter is a dummy value and it is ignored, because
 132:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         no subpriority supported in Cortex M0+ based products.
 133:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 134:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 135:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 136:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 368              		.loc 1 136 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		.loc 1 136 1 is_stmt 0 view .LVU86
 373 0000 10B5     		push	{r4, lr}
 374              	.LCFI1:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 4, -8
 377              		.cfi_offset 14, -4
 137:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 138:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 378              		.loc 1 138 3 is_stmt 1 view .LVU87
 139:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_SetPriority(IRQn,PreemptPriority);
 379              		.loc 1 139 3 view .LVU88
 380 0002 FFF7FEFF 		bl	NVIC_SetPriority
 381              	.LVL16:
 140:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 382              		.loc 1 140 1 is_stmt 0 view .LVU89
 383              		@ sp needed
 384 0006 10BD     		pop	{r4, pc}
 385              		.cfi_endproc
 386              	.LFE55:
 388              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
ARM GAS  /tmp/ccmt3o9Z.s 			page 34


 389              		.align	1
 390              		.global	HAL_NVIC_EnableIRQ
 391              		.syntax unified
 392              		.code	16
 393              		.thumb_func
 395              	HAL_NVIC_EnableIRQ:
 396              	.LVL17:
 397              	.LFB56:
 141:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 142:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 143:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 144:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 145:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 146:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 147:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 148:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 149:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 150:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 398              		.loc 1 150 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402              		@ link register save eliminated.
 151:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 152:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 403              		.loc 1 152 3 view .LVU91
 153:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 154:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Enable interrupt */
 155:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 404              		.loc 1 155 3 view .LVU92
 405              	.LBB28:
 406              	.LBI28:
 745:CMSIS/Include/core_cm0plus.h **** {
 407              		.loc 2 745 22 view .LVU93
 408              	.LBB29:
 747:CMSIS/Include/core_cm0plus.h **** }
 409              		.loc 2 747 3 view .LVU94
 747:CMSIS/Include/core_cm0plus.h **** }
 410              		.loc 2 747 65 is_stmt 0 view .LVU95
 411 0000 1F23     		movs	r3, #31
 412 0002 1840     		ands	r0, r3
 413              	.LVL18:
 747:CMSIS/Include/core_cm0plus.h **** }
 414              		.loc 2 747 20 view .LVU96
 415 0004 1E3B     		subs	r3, r3, #30
 416 0006 8340     		lsls	r3, r3, r0
 747:CMSIS/Include/core_cm0plus.h **** }
 417              		.loc 2 747 18 view .LVU97
 418 0008 014A     		ldr	r2, .L24
 419 000a 1360     		str	r3, [r2]
 420              	.LVL19:
 747:CMSIS/Include/core_cm0plus.h **** }
 421              		.loc 2 747 18 view .LVU98
 422              	.LBE29:
 423              	.LBE28:
 156:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 424              		.loc 1 156 1 view .LVU99
ARM GAS  /tmp/ccmt3o9Z.s 			page 35


 425              		@ sp needed
 426 000c 7047     		bx	lr
 427              	.L25:
 428 000e C046     		.align	2
 429              	.L24:
 430 0010 00E100E0 		.word	-536813312
 431              		.cfi_endproc
 432              	.LFE56:
 434              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 435              		.align	1
 436              		.global	HAL_NVIC_DisableIRQ
 437              		.syntax unified
 438              		.code	16
 439              		.thumb_func
 441              	HAL_NVIC_DisableIRQ:
 442              	.LVL20:
 443              	.LFB57:
 157:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 158:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 159:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 160:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 161:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 162:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 163:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 164:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 165:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 166:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 444              		.loc 1 166 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 167:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 168:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 449              		.loc 1 168 3 view .LVU101
 169:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 170:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Disable interrupt */
 171:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 450              		.loc 1 171 3 view .LVU102
 451              	.LBB30:
 452              	.LBI30:
 756:CMSIS/Include/core_cm0plus.h **** {
 453              		.loc 2 756 22 view .LVU103
 454              	.LBB31:
 758:CMSIS/Include/core_cm0plus.h **** }
 455              		.loc 2 758 3 view .LVU104
 758:CMSIS/Include/core_cm0plus.h **** }
 456              		.loc 2 758 65 is_stmt 0 view .LVU105
 457 0000 1F23     		movs	r3, #31
 458 0002 1840     		ands	r0, r3
 459              	.LVL21:
 758:CMSIS/Include/core_cm0plus.h **** }
 460              		.loc 2 758 20 view .LVU106
 461 0004 1E3B     		subs	r3, r3, #30
 462 0006 8340     		lsls	r3, r3, r0
 758:CMSIS/Include/core_cm0plus.h **** }
 463              		.loc 2 758 18 view .LVU107
ARM GAS  /tmp/ccmt3o9Z.s 			page 36


 464 0008 0149     		ldr	r1, .L27
 465 000a 8022     		movs	r2, #128
 466 000c 8B50     		str	r3, [r1, r2]
 467              	.LVL22:
 758:CMSIS/Include/core_cm0plus.h **** }
 468              		.loc 2 758 18 view .LVU108
 469              	.LBE31:
 470              	.LBE30:
 172:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 471              		.loc 1 172 1 view .LVU109
 472              		@ sp needed
 473 000e 7047     		bx	lr
 474              	.L28:
 475              		.align	2
 476              	.L27:
 477 0010 00E100E0 		.word	-536813312
 478              		.cfi_endproc
 479              	.LFE57:
 481              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 482              		.align	1
 483              		.global	HAL_NVIC_SystemReset
 484              		.syntax unified
 485              		.code	16
 486              		.thumb_func
 488              	HAL_NVIC_SystemReset:
 489              	.LFB58:
 173:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 174:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 175:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 176:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 177:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 178:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 179:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 490              		.loc 1 179 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ Volatile: function does not return.
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495 0000 10B5     		push	{r4, lr}
 496              	.LCFI2:
 497              		.cfi_def_cfa_offset 8
 498              		.cfi_offset 4, -8
 499              		.cfi_offset 14, -4
 180:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* System Reset */
 181:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_SystemReset();
 500              		.loc 1 181 3 view .LVU111
 501 0002 FFF7FEFF 		bl	NVIC_SystemReset
 502              	.LVL23:
 503              		.cfi_endproc
 504              	.LFE58:
 506              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 507              		.align	1
 508              		.global	HAL_SYSTICK_Config
 509              		.syntax unified
 510              		.code	16
 511              		.thumb_func
 513              	HAL_SYSTICK_Config:
ARM GAS  /tmp/ccmt3o9Z.s 			page 37


 514              	.LVL24:
 515              	.LFB59:
 182:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 183:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 184:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 185:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 186:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 187:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 188:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 189:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *                  - 1  Function failed.
 190:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 191:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 192:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 516              		.loc 1 192 1 view -0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 0
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		.loc 1 192 1 is_stmt 0 view .LVU113
 521 0000 10B5     		push	{r4, lr}
 522              	.LCFI3:
 523              		.cfi_def_cfa_offset 8
 524              		.cfi_offset 4, -8
 525              		.cfi_offset 14, -4
 193:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 526              		.loc 1 193 3 is_stmt 1 view .LVU114
 527              		.loc 1 193 10 is_stmt 0 view .LVU115
 528 0002 FFF7FEFF 		bl	SysTick_Config
 529              	.LVL25:
 194:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 530              		.loc 1 194 1 view .LVU116
 531              		@ sp needed
 532 0006 10BD     		pop	{r4, pc}
 533              		.cfi_endproc
 534              	.LFE59:
 536              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 537              		.align	1
 538              		.global	HAL_NVIC_GetPriority
 539              		.syntax unified
 540              		.code	16
 541              		.thumb_func
 543              	HAL_NVIC_GetPriority:
 544              	.LVL26:
 545              	.LFB60:
 195:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 196:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @}
 197:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 198:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 199:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 200:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****  *  @brief   Cortex control functions
 201:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****  *
 202:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** @verbatim
 203:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
 204:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 205:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   ==============================================================================
 206:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     [..]
 207:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 208:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
ARM GAS  /tmp/ccmt3o9Z.s 			page 38


 209:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 210:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 211:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** @endverbatim
 212:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @{
 213:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 214:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 215:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 216:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 217:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 218:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 219:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 220:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 221:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 222:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriority(IRQn_Type IRQn)
 223:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 546              		.loc 1 223 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		.loc 1 223 1 is_stmt 0 view .LVU118
 551 0000 10B5     		push	{r4, lr}
 552              	.LCFI4:
 553              		.cfi_def_cfa_offset 8
 554              		.cfi_offset 4, -8
 555              		.cfi_offset 14, -4
 224:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 225:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   return NVIC_GetPriority(IRQn);
 556              		.loc 1 225 3 is_stmt 1 view .LVU119
 557              		.loc 1 225 10 is_stmt 0 view .LVU120
 558 0002 FFF7FEFF 		bl	NVIC_GetPriority
 559              	.LVL27:
 226:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 560              		.loc 1 226 1 view .LVU121
 561              		@ sp needed
 562 0006 10BD     		pop	{r4, pc}
 563              		.cfi_endproc
 564              	.LFE60:
 566              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 567              		.align	1
 568              		.global	HAL_NVIC_SetPendingIRQ
 569              		.syntax unified
 570              		.code	16
 571              		.thumb_func
 573              	HAL_NVIC_SetPendingIRQ:
 574              	.LVL28:
 575              	.LFB61:
 227:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 228:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 229:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 230:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 231:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 232:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 233:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 234:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 235:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 236:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 576              		.loc 1 236 1 is_stmt 1 view -0
ARM GAS  /tmp/ccmt3o9Z.s 			page 39


 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 237:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 238:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 581              		.loc 1 238 3 view .LVU123
 239:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 240:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Set interrupt pending */
 241:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 582              		.loc 1 241 3 view .LVU124
 583              	.LBB32:
 584              	.LBI32:
 780:CMSIS/Include/core_cm0plus.h **** {
 585              		.loc 2 780 22 view .LVU125
 586              	.LBB33:
 782:CMSIS/Include/core_cm0plus.h **** }
 587              		.loc 2 782 3 view .LVU126
 782:CMSIS/Include/core_cm0plus.h **** }
 588              		.loc 2 782 65 is_stmt 0 view .LVU127
 589 0000 1F23     		movs	r3, #31
 590 0002 1840     		ands	r0, r3
 591              	.LVL29:
 782:CMSIS/Include/core_cm0plus.h **** }
 592              		.loc 2 782 20 view .LVU128
 593 0004 1E3B     		subs	r3, r3, #30
 594 0006 8340     		lsls	r3, r3, r0
 782:CMSIS/Include/core_cm0plus.h **** }
 595              		.loc 2 782 18 view .LVU129
 596 0008 0249     		ldr	r1, .L33
 597 000a 8022     		movs	r2, #128
 598 000c 5200     		lsls	r2, r2, #1
 599 000e 8B50     		str	r3, [r1, r2]
 600              	.LVL30:
 782:CMSIS/Include/core_cm0plus.h **** }
 601              		.loc 2 782 18 view .LVU130
 602              	.LBE33:
 603              	.LBE32:
 242:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 604              		.loc 1 242 1 view .LVU131
 605              		@ sp needed
 606 0010 7047     		bx	lr
 607              	.L34:
 608 0012 C046     		.align	2
 609              	.L33:
 610 0014 00E100E0 		.word	-536813312
 611              		.cfi_endproc
 612              	.LFE61:
 614              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 615              		.align	1
 616              		.global	HAL_NVIC_GetPendingIRQ
 617              		.syntax unified
 618              		.code	16
 619              		.thumb_func
 621              	HAL_NVIC_GetPendingIRQ:
 622              	.LVL31:
 623              	.LFB62:
ARM GAS  /tmp/ccmt3o9Z.s 			page 40


 243:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 244:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 245:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 246:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 247:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 248:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 249:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 250:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 251:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 252:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 253:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 254:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 624              		.loc 1 254 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628              		@ link register save eliminated.
 255:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 256:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 629              		.loc 1 256 3 view .LVU133
 257:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 258:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 259:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 630              		.loc 1 259 3 view .LVU134
 631              	.LBB34:
 632              	.LBI34:
 769:CMSIS/Include/core_cm0plus.h **** {
 633              		.loc 2 769 26 view .LVU135
 634              	.LBB35:
 771:CMSIS/Include/core_cm0plus.h **** }
 635              		.loc 2 771 3 view .LVU136
 771:CMSIS/Include/core_cm0plus.h **** }
 636              		.loc 2 771 33 is_stmt 0 view .LVU137
 637 0000 044A     		ldr	r2, .L36
 638 0002 8023     		movs	r3, #128
 639 0004 5B00     		lsls	r3, r3, #1
 640 0006 D358     		ldr	r3, [r2, r3]
 771:CMSIS/Include/core_cm0plus.h **** }
 641              		.loc 2 771 75 view .LVU138
 642 0008 1F22     		movs	r2, #31
 643 000a 0240     		ands	r2, r0
 771:CMSIS/Include/core_cm0plus.h **** }
 644              		.loc 2 771 87 view .LVU139
 645 000c D340     		lsrs	r3, r3, r2
 771:CMSIS/Include/core_cm0plus.h **** }
 646              		.loc 2 771 10 view .LVU140
 647 000e 0120     		movs	r0, #1
 648              	.LVL32:
 771:CMSIS/Include/core_cm0plus.h **** }
 649              		.loc 2 771 10 view .LVU141
 650 0010 1840     		ands	r0, r3
 651              	.LVL33:
 771:CMSIS/Include/core_cm0plus.h **** }
 652              		.loc 2 771 10 view .LVU142
 653              	.LBE35:
 654              	.LBE34:
 260:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
ARM GAS  /tmp/ccmt3o9Z.s 			page 41


 655              		.loc 1 260 1 view .LVU143
 656              		@ sp needed
 657 0012 7047     		bx	lr
 658              	.L37:
 659              		.align	2
 660              	.L36:
 661 0014 00E100E0 		.word	-536813312
 662              		.cfi_endproc
 663              	.LFE62:
 665              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 666              		.align	1
 667              		.global	HAL_NVIC_ClearPendingIRQ
 668              		.syntax unified
 669              		.code	16
 670              		.thumb_func
 672              	HAL_NVIC_ClearPendingIRQ:
 673              	.LVL34:
 674              	.LFB63:
 261:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 262:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 263:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 264:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 265:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 266:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         (For the complete PY32 Devices IRQ Channels list, please refer to the appropriate CMSIS
 267:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 268:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 269:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 270:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 675              		.loc 1 270 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 271:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 272:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 680              		.loc 1 272 3 view .LVU145
 273:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 274:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Clear pending interrupt */
 275:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 681              		.loc 1 275 3 view .LVU146
 682              	.LBB36:
 683              	.LBI36:
 791:CMSIS/Include/core_cm0plus.h **** {
 684              		.loc 2 791 22 view .LVU147
 685              	.LBB37:
 793:CMSIS/Include/core_cm0plus.h **** }
 686              		.loc 2 793 3 view .LVU148
 793:CMSIS/Include/core_cm0plus.h **** }
 687              		.loc 2 793 65 is_stmt 0 view .LVU149
 688 0000 1F23     		movs	r3, #31
 689 0002 1840     		ands	r0, r3
 690              	.LVL35:
 793:CMSIS/Include/core_cm0plus.h **** }
 691              		.loc 2 793 20 view .LVU150
 692 0004 1E3B     		subs	r3, r3, #30
 693 0006 8340     		lsls	r3, r3, r0
 793:CMSIS/Include/core_cm0plus.h **** }
ARM GAS  /tmp/ccmt3o9Z.s 			page 42


 694              		.loc 2 793 18 view .LVU151
 695 0008 0249     		ldr	r1, .L39
 696 000a C022     		movs	r2, #192
 697 000c 5200     		lsls	r2, r2, #1
 698 000e 8B50     		str	r3, [r1, r2]
 699              	.LVL36:
 793:CMSIS/Include/core_cm0plus.h **** }
 700              		.loc 2 793 18 view .LVU152
 701              	.LBE37:
 702              	.LBE36:
 276:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 703              		.loc 1 276 1 view .LVU153
 704              		@ sp needed
 705 0010 7047     		bx	lr
 706              	.L40:
 707 0012 C046     		.align	2
 708              	.L39:
 709 0014 00E100E0 		.word	-536813312
 710              		.cfi_endproc
 711              	.LFE63:
 713              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 714              		.align	1
 715              		.global	HAL_SYSTICK_CLKSourceConfig
 716              		.syntax unified
 717              		.code	16
 718              		.thumb_func
 720              	HAL_SYSTICK_CLKSourceConfig:
 721              	.LVL37:
 722              	.LFB64:
 277:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 278:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 279:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 280:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @param CLKSource specifies the SysTick clock source.
 281:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 282:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 283:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 284:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 285:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 286:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 287:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 723              		.loc 1 287 1 is_stmt 1 view -0
 724              		.cfi_startproc
 725              		@ args = 0, pretend = 0, frame = 0
 726              		@ frame_needed = 0, uses_anonymous_args = 0
 727              		@ link register save eliminated.
 288:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* Check the parameters */
 289:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 728              		.loc 1 289 3 view .LVU155
 290:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 729              		.loc 1 290 3 view .LVU156
 730              		.loc 1 290 6 is_stmt 0 view .LVU157
 731 0000 0428     		cmp	r0, #4
 732 0002 05D0     		beq	.L44
 291:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   {
 292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 293:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   }
 294:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   else
ARM GAS  /tmp/ccmt3o9Z.s 			page 43


 295:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   {
 296:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 733              		.loc 1 296 5 is_stmt 1 view .LVU158
 734              		.loc 1 296 12 is_stmt 0 view .LVU159
 735 0004 054A     		ldr	r2, .L45
 736 0006 1368     		ldr	r3, [r2]
 737              		.loc 1 296 19 view .LVU160
 738 0008 0421     		movs	r1, #4
 739 000a 8B43     		bics	r3, r1
 740 000c 1360     		str	r3, [r2]
 741              	.L41:
 297:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   }
 298:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 742              		.loc 1 298 1 view .LVU161
 743              		@ sp needed
 744 000e 7047     		bx	lr
 745              	.L44:
 292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   }
 746              		.loc 1 292 5 is_stmt 1 view .LVU162
 292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   }
 747              		.loc 1 292 12 is_stmt 0 view .LVU163
 748 0010 024A     		ldr	r2, .L45
 749 0012 1368     		ldr	r3, [r2]
 292:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   }
 750              		.loc 1 292 19 view .LVU164
 751 0014 0421     		movs	r1, #4
 752 0016 0B43     		orrs	r3, r1
 753 0018 1360     		str	r3, [r2]
 754 001a F8E7     		b	.L41
 755              	.L46:
 756              		.align	2
 757              	.L45:
 758 001c 10E000E0 		.word	-536813552
 759              		.cfi_endproc
 760              	.LFE64:
 762              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 763              		.align	1
 764              		.weak	HAL_SYSTICK_Callback
 765              		.syntax unified
 766              		.code	16
 767              		.thumb_func
 769              	HAL_SYSTICK_Callback:
 770              	.LFB66:
 299:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 300:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 301:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 302:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 303:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
 304:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 305:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 307:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 308:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 309:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** /**
 310:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 311:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   * @retval None
 312:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   */
ARM GAS  /tmp/ccmt3o9Z.s 			page 44


 313:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 314:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** {
 771              		.loc 1 314 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 0
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		@ link register save eliminated.
 315:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 316:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 317:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****    */
 318:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 776              		.loc 1 318 1 view .LVU166
 777              		@ sp needed
 778 0000 7047     		bx	lr
 779              		.cfi_endproc
 780              	.LFE66:
 782              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 783              		.align	1
 784              		.global	HAL_SYSTICK_IRQHandler
 785              		.syntax unified
 786              		.code	16
 787              		.thumb_func
 789              	HAL_SYSTICK_IRQHandler:
 790              	.LFB65:
 305:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 791              		.loc 1 305 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
 795 0000 10B5     		push	{r4, lr}
 796              	.LCFI5:
 797              		.cfi_def_cfa_offset 8
 798              		.cfi_offset 4, -8
 799              		.cfi_offset 14, -4
 306:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** }
 800              		.loc 1 306 3 view .LVU168
 801 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 802              	.LVL38:
 307:PY32F0xx_HAL_Driver/Src/py32f0xx_hal_cortex.c **** 
 803              		.loc 1 307 1 is_stmt 0 view .LVU169
 804              		@ sp needed
 805 0006 10BD     		pop	{r4, pc}
 806              		.cfi_endproc
 807              	.LFE65:
 809              		.text
 810              	.Letext0:
 811              		.file 4 "CMSIS/Device/PY32F0xx/Include/py32f003x8.h"
 812              		.file 5 "/usr/lib/gcc/arm-none-eabi/14.2.1/include/stdint.h"
ARM GAS  /tmp/ccmt3o9Z.s 			page 45


DEFINED SYMBOLS
                            *ABS*:00000000 py32f0xx_hal_cortex.c
     /tmp/ccmt3o9Z.s:19     .text.NVIC_SetPriority:00000000 $t
     /tmp/ccmt3o9Z.s:24     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
     /tmp/ccmt3o9Z.s:121    .text.NVIC_SetPriority:00000058 $d
     /tmp/ccmt3o9Z.s:127    .text.NVIC_GetPriority:00000000 $t
     /tmp/ccmt3o9Z.s:132    .text.NVIC_GetPriority:00000000 NVIC_GetPriority
     /tmp/ccmt3o9Z.s:199    .text.NVIC_GetPriority:00000044 $d
     /tmp/ccmt3o9Z.s:205    .text.NVIC_SystemReset:00000000 $t
     /tmp/ccmt3o9Z.s:210    .text.NVIC_SystemReset:00000000 NVIC_SystemReset
     /tmp/ccmt3o9Z.s:273    .text.NVIC_SystemReset:00000014 $d
     /tmp/ccmt3o9Z.s:279    .text.SysTick_Config:00000000 $t
     /tmp/ccmt3o9Z.s:284    .text.SysTick_Config:00000000 SysTick_Config
     /tmp/ccmt3o9Z.s:353    .text.SysTick_Config:00000030 $d
     /tmp/ccmt3o9Z.s:359    .text.HAL_NVIC_SetPriority:00000000 $t
     /tmp/ccmt3o9Z.s:365    .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
     /tmp/ccmt3o9Z.s:389    .text.HAL_NVIC_EnableIRQ:00000000 $t
     /tmp/ccmt3o9Z.s:395    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
     /tmp/ccmt3o9Z.s:430    .text.HAL_NVIC_EnableIRQ:00000010 $d
     /tmp/ccmt3o9Z.s:435    .text.HAL_NVIC_DisableIRQ:00000000 $t
     /tmp/ccmt3o9Z.s:441    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
     /tmp/ccmt3o9Z.s:477    .text.HAL_NVIC_DisableIRQ:00000010 $d
     /tmp/ccmt3o9Z.s:482    .text.HAL_NVIC_SystemReset:00000000 $t
     /tmp/ccmt3o9Z.s:488    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
     /tmp/ccmt3o9Z.s:507    .text.HAL_SYSTICK_Config:00000000 $t
     /tmp/ccmt3o9Z.s:513    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
     /tmp/ccmt3o9Z.s:537    .text.HAL_NVIC_GetPriority:00000000 $t
     /tmp/ccmt3o9Z.s:543    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
     /tmp/ccmt3o9Z.s:567    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
     /tmp/ccmt3o9Z.s:573    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
     /tmp/ccmt3o9Z.s:610    .text.HAL_NVIC_SetPendingIRQ:00000014 $d
     /tmp/ccmt3o9Z.s:615    .text.HAL_NVIC_GetPendingIRQ:00000000 $t
     /tmp/ccmt3o9Z.s:621    .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
     /tmp/ccmt3o9Z.s:661    .text.HAL_NVIC_GetPendingIRQ:00000014 $d
     /tmp/ccmt3o9Z.s:666    .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
     /tmp/ccmt3o9Z.s:672    .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
     /tmp/ccmt3o9Z.s:709    .text.HAL_NVIC_ClearPendingIRQ:00000014 $d
     /tmp/ccmt3o9Z.s:714    .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
     /tmp/ccmt3o9Z.s:720    .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
     /tmp/ccmt3o9Z.s:758    .text.HAL_SYSTICK_CLKSourceConfig:0000001c $d
     /tmp/ccmt3o9Z.s:763    .text.HAL_SYSTICK_Callback:00000000 $t
     /tmp/ccmt3o9Z.s:769    .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
     /tmp/ccmt3o9Z.s:783    .text.HAL_SYSTICK_IRQHandler:00000000 $t
     /tmp/ccmt3o9Z.s:789    .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler

NO UNDEFINED SYMBOLS
