# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_5.srcs/sources_1/ip/mem/sim/mem.v"
sv xil_defaultlib  "../../../project_5.srcs/sources_1/new/BMEM_GCD_SPI_Wrapper.sv"
sv xil_defaultlib  "../../../project_5.srcs/sim_1/imports/project_5/BMEM_GCD_SPI_Wrapper_tb.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
