#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 15 11:06:42 2024
# Process ID: 22516
# Current directory: C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1
# Command line: vivado.exe -log hdmi_vga_vp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl
# Log file: C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.vds
# Journal file: C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1\vivado.jou
# Running On: WINDELL-P5S529P, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34029 MB
#-----------------------------------------------------------
source hdmi_vga_vp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.cache/ip 
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1352.148 ; gain = 438.434
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Cb', assumed default net type 'wire' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/tresholding.v:41]
INFO: [Synth 8-11241] undeclared symbol 'Cr', assumed default net type 'wire' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/tresholding.v:42]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'delay_line' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:61]
INFO: [Synth 8-9937] previous definition of design element 'delay_line' is here [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/imports/new/delay_line.v:61]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'register' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:42]
INFO: [Synth 8-9937] previous definition of design element 'register' is here [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/imports/new/register.v:42]
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/treshold_YCbCr.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_19' declared at 'c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/hdl/mult_gen_v12_0_vh_rfs.vhd:21510' bound to instance 'U0' of component 'mult_gen_v12_0_19' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Multiplier/synth/Multiplier.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
INFO: [Synth 8-6157] synthesizing module 'register' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
WARNING: [Synth 8-6104] Input port 'q' has an internal driver [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:40]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
INFO: [Synth 8-638] synthesizing module 'Adder' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Adder/synth/Adder.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_16' declared at 'c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Adder/hdl/c_addsub_v12_0_vh_rfs.vhd:7006' bound to instance 'U0' of component 'c_addsub_v12_0_16' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Adder/synth/Adder.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'Adder' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/Adder/synth/Adder.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized0' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
WARNING: [Synth 8-6104] Input port 'q' has an internal driver [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:40]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized0' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'tresholding' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/tresholding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tresholding' (0#1) [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/tresholding.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized1' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:44]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'q' has an internal driver [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:40]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized1' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:23]
INFO: [Synth 8-638] synthesizing module 'LUT' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/LUT_1/synth/LUT.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 1 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: LUT.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_14' declared at 'c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/LUT_1/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3191' bound to instance 'U0' of component 'dist_mem_gen_v8_0_14' [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/LUT_1/synth/LUT.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'LUT' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/LUT_1/synth/LUT.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_0_0' (0#1) [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/treshold_YCbCr.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
WARNING: [Synth 8-3848] Net tdata[1] in module/entity xil_internal_svlib_delay_line does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[6] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[5] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[4] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[3] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[2] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[1] in module/entity xil_internal_svlib_delay_line__parameterized0 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-3848] Net tdata[1] in module/entity xil_internal_svlib_delay_line__parameterized1 does not have driver. [c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.gen/sources_1/ip/rgb2ycbcr_0_4/src/delay_line.v:34]
WARNING: [Synth 8-7129] Port spo[7] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[6] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[5] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[4] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[3] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[2] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[1] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port spo[0] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[7] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[6] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[5] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[4] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[3] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[2] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[1] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[0] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[7] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[6] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[5] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[4] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[3] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[2] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[1] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[0] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[7] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[6] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[5] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[4] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[7] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[6] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[5] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[4] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[3] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[2] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[1] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[0] in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ce in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_ce in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_clk in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_rst in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_srst in module dist_mem_gen_v8_0_14_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[7] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[6] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[5] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[4] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[7] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[6] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[5] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[4] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[3] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[2] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[1] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[0] in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ce in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_ce in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_clk in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_rst in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_srst in module dist_mem_gen_v8_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[23] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[15] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[14] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[13] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[12] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[11] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[10] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[9] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[7] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[6] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[5] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[4] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[3] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[2] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[1] in module tresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/lut1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lut2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/lut3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[0].muls[0].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[0].muls[1].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[0].muls[2].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[1].muls[0].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[1].muls[1].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[1].muls[2].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[2].muls[0].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[2].muls[1].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\genblk1[2].muls[2].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP1[0].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP1[1].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP1[2].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP2[0].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP2[1].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersP2[2].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersVec[0].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersVec[1].add . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/convert/inst/\addersVec[2].add . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_0 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_2 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_3 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_4 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_5 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_6 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_7 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_8 : 0 0 : 3338 3338 : Used 1 time 100
 Sort Area is  gDSP.gDSP_only.iDSP/inferred_dsp.use_p_reg.p_reg_reg_9 : 0 0 : 3338 3338 : Used 1 time 100
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | ((A'*B)')'  | 8      | 16     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 14     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT1    |     2|
|3     |LUT2    |    48|
|4     |LUT3    |     2|
|5     |LUT5    |     1|
|6     |LUT6    |    35|
|7     |MUXCY   |    63|
|8     |SRL16E  |     3|
|9     |XORCY   |    72|
|10    |FDRE    |   135|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1543.902 ; gain = 630.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1543.902 ; gain = 630.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances

Synth Design complete | Checksum: cdff52fe
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 124 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1543.902 ; gain = 1024.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 134 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1543.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/test/test.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_0_0_utilization_synth.rpt -pb hdmi_vga_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 11:07:14 2024...
