<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 09 22:26:09 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     alu_fetch
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk]
            1226 items scored, 581 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_440__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_440__i3  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_440__i11 to count1_440__i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_440__i11 to count1_440__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_440__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_57
Route         1   e 0.788                                  n3321
LUT4        ---     0.448              A to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3319
LUT4        ---     0.448              C to Z              i1578_4_lut
Route         2   e 0.954                                  n3272
LUT4        ---     0.448              B to Z              i1750_2_lut
Route        25   e 1.537                                  n2908
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_440__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_440__i2  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_440__i11 to count1_440__i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_440__i11 to count1_440__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_440__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_57
Route         1   e 0.788                                  n3321
LUT4        ---     0.448              A to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3319
LUT4        ---     0.448              C to Z              i1578_4_lut
Route         2   e 0.954                                  n3272
LUT4        ---     0.448              B to Z              i1750_2_lut
Route        25   e 1.537                                  n2908
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.


Error:  The following path violates requirements by 4.882ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             count1_440__i11  (from clk +)
   Destination:    FD1P3IX    CD             count1_440__i1  (to clk +)

   Delay:                   9.736ns  (31.7% logic, 68.3% route), 7 logic levels.

 Constraint Details:

      9.736ns data_path count1_440__i11 to count1_440__i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 4.882ns

 Path Details: count1_440__i11 to count1_440__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count1_440__i11 (from clk)
Route         2   e 1.002                                  count1[11]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_57
Route         1   e 0.788                                  n3321
LUT4        ---     0.448              A to Z              i1_4_lut_adj_56
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         1   e 0.788                                  n3319
LUT4        ---     0.448              C to Z              i1578_4_lut
Route         2   e 0.954                                  n3272
LUT4        ---     0.448              B to Z              i1750_2_lut
Route        25   e 1.537                                  n2908
                  --------
                    9.736  (31.7% logic, 68.3% route), 7 logic levels.

Warning: 9.882 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_0]
            56 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i3  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i3 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1031_4_lut
Route         1   e 0.788                                  n2711
LUT4        ---     0.448              A to Z              i1032_3_lut
Route         1   e 0.788                                  n2712
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i4  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i4 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1033_3_lut_4_lut
Route         1   e 0.788                                  n2713
LUT4        ---     0.448              A to Z              i1034_3_lut
Route         1   e 0.788                                  n2714
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.


Passed:  The following path meets requirements by 0.616ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             temp_control_FSM_i4  (from clk_0 +)
   Destination:    FD1P3AX    D              display_i0_i5  (to clk_0 +)

   Delay:                   4.238ns  (30.7% logic, 69.3% route), 3 logic levels.

 Constraint Details:

      4.238ns data_path temp_control_FSM_i4 to display_i0_i5 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.616ns

 Path Details: temp_control_FSM_i4 to display_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              temp_control_FSM_i4 (from clk_0)
Route         9   e 1.363                                  temp_control[2]
LUT4        ---     0.448              C to Z              i1035_4_lut
Route         1   e 0.788                                  n2715
LUT4        ---     0.448              A to Z              i1036_3_lut
Route         1   e 0.788                                  n2716
                  --------
                    4.238  (30.7% logic, 69.3% route), 3 logic levels.

Report: 4.384 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets led_c]
            455 items scored, 32 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i0  (from led_c +)
   Destination:    FD1S3AX    D              address_bus_i1  (to led_c +)

   Delay:                   4.972ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      4.972ns data_path global_state_i0_i0 to address_bus_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.118ns

 Path Details: global_state_i0_i0 to address_bus_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i0 (from led_c)
Route         8   e 1.335                                  global_state[0]
LUT4        ---     0.448              A to Z              i1301_2_lut_3_lut_4_lut_rep_106
Route         8   e 1.287                                  n3679
LUT4        ---     0.448              B to Z              i1494_4_lut
Route         3   e 1.051                                  address_bus_7__N_80[1]
                  --------
                    4.972  (26.1% logic, 73.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i0  (from led_c +)
   Destination:    FD1S3AX    D              address_bus_i1  (to led_c +)

   Delay:                   4.972ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      4.972ns data_path global_state_i0_i0 to address_bus_i1 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.118ns

 Path Details: global_state_i0_i0 to address_bus_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i0 (from led_c)
Route         8   e 1.335                                  global_state[0]
LUT4        ---     0.448              A to Z              i1556_2_lut_3_lut_4_lut
Route         8   e 1.287                                  n3248
LUT4        ---     0.448              D to Z              i1494_4_lut
Route         3   e 1.051                                  address_bus_7__N_80[1]
                  --------
                    4.972  (26.1% logic, 73.9% route), 3 logic levels.


Error:  The following path violates requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             global_state_i0_i0  (from led_c +)
   Destination:    FD1S3AX    D              address_bus_i2  (to led_c +)

   Delay:                   4.972ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      4.972ns data_path global_state_i0_i0 to address_bus_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 0.118ns

 Path Details: global_state_i0_i0 to address_bus_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              global_state_i0_i0 (from led_c)
Route         8   e 1.335                                  global_state[0]
LUT4        ---     0.448              A to Z              i1556_2_lut_3_lut_4_lut
Route         8   e 1.287                                  n3248
LUT4        ---     0.448              D to Z              i1495_4_lut
Route         3   e 1.051                                  address_bus_7__N_80[2]
                  --------
                    4.972  (26.1% logic, 73.9% route), 3 logic levels.

Warning: 5.118 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk]                     |     5.000 ns|     9.882 ns|     7 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_0]                   |     5.000 ns|     4.384 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets led_c]                   |     5.000 ns|     5.118 ns|     3 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n3272                                   |       2|     364|     59.38%
                                        |        |        |
n3319                                   |       1|     364|     59.38%
                                        |        |        |
n2908                                   |      25|     350|     57.10%
                                        |        |        |
n5                                      |       1|     260|     42.41%
                                        |        |        |
n3260                                   |       1|     209|     34.09%
                                        |        |        |
n3270                                   |       2|     209|     34.09%
                                        |        |        |
n2996                                   |      18|     198|     32.30%
                                        |        |        |
n4                                      |       1|     182|     29.69%
                                        |        |        |
n3245                                   |       1|     152|     24.80%
                                        |        |        |
n3321                                   |       1|     104|     16.97%
                                        |        |        |
n3320                                   |       1|      95|     15.50%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 613  Score: 1746355

Constraints cover  1740 paths, 292 nets, and 751 connections (63.3% coverage)


Peak memory: 96116736 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
