# do mp1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/wishbone.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling interface wishbone
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/badder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module badder
# 
# Top level modules:
# 	badder
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp3
# 
# Top level modules:
# 	mp3
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/branch_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package branch_unit_sv_unit
# -- Importing package lc3b_types
# -- Compiling module branch_unit
# 
# Top level modules:
# 	branch_unit
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/sext5.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package sext5_sv_unit
# -- Importing package lc3b_types
# -- Compiling module sext5
# 
# Top level modules:
# 	sext5
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/IF_ID_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package IF_ID_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module IF_ID_pipeline
# 
# Top level modules:
# 	IF_ID_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/ID_EX_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ID_EX_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ID_EX_pipeline
# 
# Top level modules:
# 	ID_EX_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/EX_MEM_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package EX_MEM_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module EX_MEM_pipeline
# 
# Top level modules:
# 	EX_MEM_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/MEM_WB_pipeline.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package MEM_WB_pipeline_sv_unit
# -- Importing package lc3b_types
# -- Compiling module MEM_WB_pipeline
# 
# Top level modules:
# 	MEM_WB_pipeline
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/control_rom.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_rom_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/line_to_word.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package line_to_word_sv_unit
# -- Importing package lc3b_types
# -- Compiling module line_to_word
# 
# Top level modules:
# 	line_to_word
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/set_sel.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package set_sel_sv_unit
# -- Importing package lc3b_types
# -- Compiling module set_sel
# 
# Top level modules:
# 	set_sel
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# 
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/magic_memory_dual_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module magic_memory
# 
# Top level modules:
# 	magic_memory
# vlog -sv -work work +incdir+/home/jtlew2/ece411/risingedge {/home/jtlew2/ece411/risingedge/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb.sv
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp3_tb.sv 
# ** Error: (vsim-19) Failed to access library 'mp3_tb' at "mp3_tb".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./mp1_run_msim_rtl_verilog.do PAUSED at line 34
