
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -273.20

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -21.97

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.97

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.53   17.70   35.87   35.87 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.70    0.01   35.88 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.62    8.77    7.24   43.12 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.77    0.01   43.13 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.13   data arrival time
-----------------------------------------------------------------------------
                                 34.73   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    4.19   32.06   44.00   44.00 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 32.07    0.13   44.13 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.02   68.89  113.02 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.02    0.08  113.10 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.98   18.26   41.75  154.85 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.26    0.02  154.87 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.84   21.57  176.44 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.84    0.00  176.44 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.69   11.36   20.03  196.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.37    0.13  196.61 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.12   20.27  216.88 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.12    0.01  216.89 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.30   24.30  241.19 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.30    0.02  241.21 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.88   28.72  269.94 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.88    0.03  269.97 ^ resp_msg[13] (out)
                                269.97   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.97   data arrival time
-----------------------------------------------------------------------------
                                -21.97   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    4.19   32.06   44.00   44.00 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 32.07    0.13   44.13 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.02   68.89  113.02 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.02    0.08  113.10 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.98   18.26   41.75  154.85 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.26    0.02  154.87 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.84   21.57  176.44 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.84    0.00  176.44 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.69   11.36   20.03  196.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.37    0.13  196.61 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.12   20.27  216.88 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.12    0.01  216.89 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.16   11.30   24.30  241.19 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.30    0.02  241.21 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.06    9.88   28.72  269.94 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.88    0.03  269.97 ^ resp_msg[13] (out)
                                269.97   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.97   data arrival time
-----------------------------------------------------------------------------
                                -21.97   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  42.1%
Combinational          1.70e-04   1.53e-04   2.17e-08   3.23e-04  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.76e-04   2.70e-08   5.57e-04 100.0%
                          68.4%      31.6%       0.0%
