
<!--
This XML file (created on Thu Mar 16 11:04:22 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>5.1</ver>
<schema>quartus_version_5.1_build_176.xsd</schema><license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>5.1</version>
	<build>Build 176</build>
	<binary_type>32</binary_type>
	<acs_patches>
		<acs_patch>.15</acs_patch>
	</acs_patches>
	<module>quartus_tan.exe</module>
	<edition>Web Edition</edition>
	<compilation_end_time>Thu Mar 16 11:04:22 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<top_file>C:/altera/FPGA_course/ex8/ex8_2/ex8_2</top_file>
<mep_data>
	<command_line>quartus_tan --read_settings_files=off --write_settings_files=off ex8_2 -c ex8_2 --timing_analysis_only</command_line>
</mep_data>
<software_data>
	<smart_recompile>on</smart_recompile>
</software_data>
<messages>
	<warning>Warning: No matching clocks have timing constraints</warning>
	<warning>Warning: No matching clocks have timing constraints</warning>
	<warning>Warning: Found pins functioning as undefined clocks and/or memory enables</warning>
	<info>Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings</info>
	<info>Info: Elapsed time: 00:00:01</info>
	<info>Info: Processing ended: Thu Mar 16 11:04:21 2006</info>
	<info>Info: tco from clock &quot;50MHz&quot; to destination pin &quot;LED7&quot; through register &quot;shift_reg:inst2|TEMP_OUT[6]&quot; is 7.161 ns</info>
	<info>Info: + Longest register to pin delay is 4.214 ns</info>
</messages>
<clock_settings_summary>
	<row>
		<clock_node_name units="MHz">50</clock_node_name>
		<type>User Pin</type>
		<fmax_requirement>None</fmax_requirement>
		<early_latency units="ns">0.000</early_latency>
		<late_latency units="ns">0.000</late_latency>
		<multiply_base_fmax_by>N/A</multiply_base_fmax_by>
		<divide_base_fmax_by>N/A</divide_base_fmax_by>
		<offset>N/A</offset>
	</row>
</clock_settings_summary>
<performance>
	<nonclk>
		<type>Worst-case tco</type>
		<slack>N/A</slack>
		<required>None</required>
		<actual>7.161 ns</actual>
	</nonclk>
	<clk>
		<name>50MHz</name>
		<slack>N/A</slack>
		<required>None</required>
		<actual>189.50 MHz ( period = 5.277 ns )</actual>
	</clk>
</performance>
<compile_id>BB5A31AC</compile_id>
</talkback>
