Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ThietKeLogicSo/DOAN/DEm_GIOPHUTGIAY/DEm_GIOPHUTGIAY_tb_isim_beh.exe -prj D:/ThietKeLogicSo/DOAN/DEm_GIOPHUTGIAY/DEm_GIOPHUTGIAY_tb_beh.prj work.DEm_GIOPHUTGIAY_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/ThietKeLogicSo/DOAN/DEm_GIOPHUTGIAY/DEm_GIOPHUTGIAY.vhd" into library work
Parsing VHDL file "D:/ThietKeLogicSo/DOAN/DEm_GIOPHUTGIAY/DEm_GIOPHUTGIAY_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 163896 KB
Fuse CPU Usage: 202 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity DEm_GIOPHUTGIAY [dem_giophutgiay_default]
Compiling architecture behavior of entity dem_giophutgiay_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
