
plink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003374  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08003434  08003434  00013434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800354c  0800354c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800354c  0800354c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800354c  0800354c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800354c  0800354c  0001354c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003550  08003550  00013550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003554  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000070  080035c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  080035c4  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b2a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001857  00000000  00000000  00029bc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000668  00000000  00000000  0002b420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005d0  00000000  00000000  0002ba88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f542  00000000  00000000  0002c058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008ede  00000000  00000000  0003b59a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005b2d0  00000000  00000000  00044478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009f748  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000191c  00000000  00000000  0009f79c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800341c 	.word	0x0800341c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	0800341c 	.word	0x0800341c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <send_at_command_and_check_response>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int send_at_command_and_check_response(const char* at_command, const char* expected_response) {
 8000244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000246:	46c6      	mov	lr, r8
 8000248:	b500      	push	{lr}
 800024a:	b098      	sub	sp, #96	; 0x60
 800024c:	af00      	add	r7, sp, #0
 800024e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8000250:	63b9      	str	r1, [r7, #56]	; 0x38
 8000252:	466b      	mov	r3, sp
 8000254:	4698      	mov	r8, r3
  uint8_t tx_data[strlen(at_command)+1]; // Add space for null terminator
 8000256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000258:	0018      	movs	r0, r3
 800025a:	f7ff ff55 	bl	8000108 <strlen>
 800025e:	0003      	movs	r3, r0
 8000260:	1c5a      	adds	r2, r3, #1
 8000262:	0013      	movs	r3, r2
 8000264:	3b01      	subs	r3, #1
 8000266:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000268:	61ba      	str	r2, [r7, #24]
 800026a:	2300      	movs	r3, #0
 800026c:	61fb      	str	r3, [r7, #28]
 800026e:	69b8      	ldr	r0, [r7, #24]
 8000270:	69f9      	ldr	r1, [r7, #28]
 8000272:	0003      	movs	r3, r0
 8000274:	0f5b      	lsrs	r3, r3, #29
 8000276:	000e      	movs	r6, r1
 8000278:	00f5      	lsls	r5, r6, #3
 800027a:	431d      	orrs	r5, r3
 800027c:	0003      	movs	r3, r0
 800027e:	00dc      	lsls	r4, r3, #3
 8000280:	613a      	str	r2, [r7, #16]
 8000282:	2300      	movs	r3, #0
 8000284:	617b      	str	r3, [r7, #20]
 8000286:	6938      	ldr	r0, [r7, #16]
 8000288:	6979      	ldr	r1, [r7, #20]
 800028a:	0003      	movs	r3, r0
 800028c:	0f5b      	lsrs	r3, r3, #29
 800028e:	000c      	movs	r4, r1
 8000290:	00e4      	lsls	r4, r4, #3
 8000292:	637c      	str	r4, [r7, #52]	; 0x34
 8000294:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8000296:	431c      	orrs	r4, r3
 8000298:	637c      	str	r4, [r7, #52]	; 0x34
 800029a:	0003      	movs	r3, r0
 800029c:	00db      	lsls	r3, r3, #3
 800029e:	633b      	str	r3, [r7, #48]	; 0x30
 80002a0:	1dd3      	adds	r3, r2, #7
 80002a2:	08db      	lsrs	r3, r3, #3
 80002a4:	00db      	lsls	r3, r3, #3
 80002a6:	466a      	mov	r2, sp
 80002a8:	1ad3      	subs	r3, r2, r3
 80002aa:	469d      	mov	sp, r3
 80002ac:	466b      	mov	r3, sp
 80002ae:	3300      	adds	r3, #0
 80002b0:	65bb      	str	r3, [r7, #88]	; 0x58
  uint8_t rx_data[strlen(expected_response)];
 80002b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80002b4:	0018      	movs	r0, r3
 80002b6:	f7ff ff27 	bl	8000108 <strlen>
 80002ba:	0003      	movs	r3, r0
 80002bc:	001a      	movs	r2, r3
 80002be:	3a01      	subs	r2, #1
 80002c0:	657a      	str	r2, [r7, #84]	; 0x54
 80002c2:	60bb      	str	r3, [r7, #8]
 80002c4:	2200      	movs	r2, #0
 80002c6:	60fa      	str	r2, [r7, #12]
 80002c8:	68b8      	ldr	r0, [r7, #8]
 80002ca:	68f9      	ldr	r1, [r7, #12]
 80002cc:	0002      	movs	r2, r0
 80002ce:	0f52      	lsrs	r2, r2, #29
 80002d0:	000c      	movs	r4, r1
 80002d2:	00e4      	lsls	r4, r4, #3
 80002d4:	62fc      	str	r4, [r7, #44]	; 0x2c
 80002d6:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 80002d8:	4314      	orrs	r4, r2
 80002da:	62fc      	str	r4, [r7, #44]	; 0x2c
 80002dc:	0002      	movs	r2, r0
 80002de:	00d2      	lsls	r2, r2, #3
 80002e0:	62ba      	str	r2, [r7, #40]	; 0x28
 80002e2:	603b      	str	r3, [r7, #0]
 80002e4:	2200      	movs	r2, #0
 80002e6:	607a      	str	r2, [r7, #4]
 80002e8:	6838      	ldr	r0, [r7, #0]
 80002ea:	6879      	ldr	r1, [r7, #4]
 80002ec:	0002      	movs	r2, r0
 80002ee:	0f52      	lsrs	r2, r2, #29
 80002f0:	000c      	movs	r4, r1
 80002f2:	00e4      	lsls	r4, r4, #3
 80002f4:	627c      	str	r4, [r7, #36]	; 0x24
 80002f6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80002f8:	4314      	orrs	r4, r2
 80002fa:	627c      	str	r4, [r7, #36]	; 0x24
 80002fc:	0002      	movs	r2, r0
 80002fe:	00d2      	lsls	r2, r2, #3
 8000300:	623a      	str	r2, [r7, #32]
 8000302:	3307      	adds	r3, #7
 8000304:	08db      	lsrs	r3, r3, #3
 8000306:	00db      	lsls	r3, r3, #3
 8000308:	466a      	mov	r2, sp
 800030a:	1ad3      	subs	r3, r2, r3
 800030c:	469d      	mov	sp, r3
 800030e:	466b      	mov	r3, sp
 8000310:	3300      	adds	r3, #0
 8000312:	653b      	str	r3, [r7, #80]	; 0x50
  uint16_t rx_len = 0;
 8000314:	2316      	movs	r3, #22
 8000316:	2238      	movs	r2, #56	; 0x38
 8000318:	4694      	mov	ip, r2
 800031a:	44bc      	add	ip, r7
 800031c:	4463      	add	r3, ip
 800031e:	2200      	movs	r2, #0
 8000320:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;
  uint32_t start_tick = HAL_GetTick();
 8000322:	f000 fae3 	bl	80008ec <HAL_GetTick>
 8000326:	0003      	movs	r3, r0
 8000328:	64bb      	str	r3, [r7, #72]	; 0x48

  // Copy AT command to transmit buffer (including null terminator)
  strcpy((char*)tx_data, at_command);
 800032a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800032c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800032e:	0011      	movs	r1, r2
 8000330:	0018      	movs	r0, r3
 8000332:	f002 fc53 	bl	8002bdc <strcpy>

  // Send AT command
  status = HAL_UART_Transmit_IT(&huart1, tx_data, strlen((char*)tx_data));
 8000336:	6dbd      	ldr	r5, [r7, #88]	; 0x58
 8000338:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800033a:	0018      	movs	r0, r3
 800033c:	f7ff fee4 	bl	8000108 <strlen>
 8000340:	0003      	movs	r3, r0
 8000342:	b29a      	uxth	r2, r3
 8000344:	230f      	movs	r3, #15
 8000346:	001e      	movs	r6, r3
 8000348:	2138      	movs	r1, #56	; 0x38
 800034a:	1879      	adds	r1, r7, r1
 800034c:	18cc      	adds	r4, r1, r3
 800034e:	4b24      	ldr	r3, [pc, #144]	; (80003e0 <send_at_command_and_check_response+0x19c>)
 8000350:	0029      	movs	r1, r5
 8000352:	0018      	movs	r0, r3
 8000354:	f001 fc50 	bl	8001bf8 <HAL_UART_Transmit_IT>
 8000358:	0003      	movs	r3, r0
 800035a:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 800035c:	0033      	movs	r3, r6
 800035e:	2238      	movs	r2, #56	; 0x38
 8000360:	4694      	mov	ip, r2
 8000362:	44bc      	add	ip, r7
 8000364:	4463      	add	r3, ip
 8000366:	781b      	ldrb	r3, [r3, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d002      	beq.n	8000372 <send_at_command_and_check_response+0x12e>
    return -1; // Error during transmission
 800036c:	2301      	movs	r3, #1
 800036e:	425b      	negs	r3, r3
 8000370:	e02e      	b.n	80003d0 <send_at_command_and_check_response+0x18c>
  }

  // Start receiving response with timeout
  HAL_UART_Receive(&huart1, rx_data, strlen(expected_response),1000);
 8000372:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8000374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000376:	0018      	movs	r0, r3
 8000378:	f7ff fec6 	bl	8000108 <strlen>
 800037c:	0003      	movs	r3, r0
 800037e:	b29a      	uxth	r2, r3
 8000380:	23fa      	movs	r3, #250	; 0xfa
 8000382:	009b      	lsls	r3, r3, #2
 8000384:	4816      	ldr	r0, [pc, #88]	; (80003e0 <send_at_command_and_check_response+0x19c>)
 8000386:	0021      	movs	r1, r4
 8000388:	f001 fb62 	bl	8001a50 <HAL_UART_Receive>
//      rx_len++;
//    }
//  }


  if (strncmp((char*)rx_data, expected_response, strlen(expected_response)) != 0) {
 800038c:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 800038e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000390:	0018      	movs	r0, r3
 8000392:	f7ff feb9 	bl	8000108 <strlen>
 8000396:	0002      	movs	r2, r0
 8000398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800039a:	0019      	movs	r1, r3
 800039c:	0020      	movs	r0, r4
 800039e:	f002 fc25 	bl	8002bec <strncmp>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d002      	beq.n	80003ac <send_at_command_and_check_response+0x168>
    return -2; // Response timeout or mismatch
 80003a6:	2302      	movs	r3, #2
 80003a8:	425b      	negs	r3, r3
 80003aa:	e011      	b.n	80003d0 <send_at_command_and_check_response+0x18c>
  }

  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80003ac:	2390      	movs	r3, #144	; 0x90
 80003ae:	05db      	lsls	r3, r3, #23
 80003b0:	2110      	movs	r1, #16
 80003b2:	0018      	movs	r0, r3
 80003b4:	f000 fdb1 	bl	8000f1a <HAL_GPIO_TogglePin>
  HAL_Delay(1000);
 80003b8:	23fa      	movs	r3, #250	; 0xfa
 80003ba:	009b      	lsls	r3, r3, #2
 80003bc:	0018      	movs	r0, r3
 80003be:	f000 fa9f 	bl	8000900 <HAL_Delay>
  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80003c2:	2390      	movs	r3, #144	; 0x90
 80003c4:	05db      	lsls	r3, r3, #23
 80003c6:	2110      	movs	r1, #16
 80003c8:	0018      	movs	r0, r3
 80003ca:	f000 fda6 	bl	8000f1a <HAL_GPIO_TogglePin>
  return 0; // Success
 80003ce:	2300      	movs	r3, #0
 80003d0:	46c5      	mov	sp, r8
}
 80003d2:	0018      	movs	r0, r3
 80003d4:	46bd      	mov	sp, r7
 80003d6:	b018      	add	sp, #96	; 0x60
 80003d8:	bc80      	pop	{r7}
 80003da:	46b8      	mov	r8, r7
 80003dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	20000098 	.word	0x20000098

080003e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e4:	b5b0      	push	{r4, r5, r7, lr}
 80003e6:	b08e      	sub	sp, #56	; 0x38
 80003e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ea:	f000 fa25 	bl	8000838 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ee:	f000 f859 	bl	80004a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f2:	f000 f8df 	bl	80005b4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80003f6:	f000 f8ad 	bl	8000554 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 80003fa:	2300      	movs	r3, #0
 80003fc:	637b      	str	r3, [r7, #52]	; 0x34
  char hello[] = "hello world";
 80003fe:	2324      	movs	r3, #36	; 0x24
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	4a1d      	ldr	r2, [pc, #116]	; (8000478 <main+0x94>)
 8000404:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000406:	c313      	stmia	r3!, {r0, r1, r4}
  char buffer [10] = "hello\r\n";
 8000408:	2018      	movs	r0, #24
 800040a:	1839      	adds	r1, r7, r0
 800040c:	4a1b      	ldr	r2, [pc, #108]	; (800047c <main+0x98>)
 800040e:	000b      	movs	r3, r1
 8000410:	ca30      	ldmia	r2!, {r4, r5}
 8000412:	c330      	stmia	r3!, {r4, r5}
 8000414:	2300      	movs	r3, #0
 8000416:	810b      	strh	r3, [r1, #8]
  uint8_t numarray[10];
  static char msg[16];
  uint8_t Rx_data[10];
  int check;
  sprintf(buffer,"Hello %d\r\n",count);//  creating a buffer of 10 bytes
 8000418:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800041a:	4919      	ldr	r1, [pc, #100]	; (8000480 <main+0x9c>)
 800041c:	183b      	adds	r3, r7, r0
 800041e:	0018      	movs	r0, r3
 8000420:	f002 fbbc 	bl	8002b9c <siprintf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  count++;
 8000424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000426:	3301      	adds	r3, #1
 8000428:	637b      	str	r3, [r7, #52]	; 0x34
	  check = send_at_command_and_check_response("AT\r\n", "AT\r\r\nOK\r\n");
 800042a:	4a16      	ldr	r2, [pc, #88]	; (8000484 <main+0xa0>)
 800042c:	4b16      	ldr	r3, [pc, #88]	; (8000488 <main+0xa4>)
 800042e:	0011      	movs	r1, r2
 8000430:	0018      	movs	r0, r3
 8000432:	f7ff ff07 	bl	8000244 <send_at_command_and_check_response>
 8000436:	0003      	movs	r3, r0
 8000438:	633b      	str	r3, [r7, #48]	; 0x30
	  check = send_at_command_and_check_response("AT+CFUN=1\r\n", "AT+CFUN=1\r\r\nOK\r\n");
 800043a:	4a14      	ldr	r2, [pc, #80]	; (800048c <main+0xa8>)
 800043c:	4b14      	ldr	r3, [pc, #80]	; (8000490 <main+0xac>)
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f7ff feff 	bl	8000244 <send_at_command_and_check_response>
 8000446:	0003      	movs	r3, r0
 8000448:	633b      	str	r3, [r7, #48]	; 0x30
	  check = send_at_command_and_check_response("AT+CPIN?\r\n", "AT+CPIN?\r\r\n+CPIN: READY\r\n\r\nOK\r\n");
 800044a:	4a12      	ldr	r2, [pc, #72]	; (8000494 <main+0xb0>)
 800044c:	4b12      	ldr	r3, [pc, #72]	; (8000498 <main+0xb4>)
 800044e:	0011      	movs	r1, r2
 8000450:	0018      	movs	r0, r3
 8000452:	f7ff fef7 	bl	8000244 <send_at_command_and_check_response>
 8000456:	0003      	movs	r3, r0
 8000458:	633b      	str	r3, [r7, #48]	; 0x30
	  //check = send_at_command_and_check_response("AT+CPIN?\r\n", "AT+CPIN?\r\r\n+CPIN: READY\r\n\r\nOK\r\n");
	  check = send_at_command_and_check_response("AT+CSQ\r\n", "AT+CSQ\r\r\n+CSQ: 21,0\r\n\r\nOK\r\n");
 800045a:	4a10      	ldr	r2, [pc, #64]	; (800049c <main+0xb8>)
 800045c:	4b10      	ldr	r3, [pc, #64]	; (80004a0 <main+0xbc>)
 800045e:	0011      	movs	r1, r2
 8000460:	0018      	movs	r0, r3
 8000462:	f7ff feef 	bl	8000244 <send_at_command_and_check_response>
 8000466:	0003      	movs	r3, r0
 8000468:	633b      	str	r3, [r7, #48]	; 0x30
	  //HAL_UART_Transmit(&huart1,(uint8_t*)buffer,strlen((const char*)buffer),10);
	  HAL_Delay(1000);
 800046a:	23fa      	movs	r3, #250	; 0xfa
 800046c:	009b      	lsls	r3, r3, #2
 800046e:	0018      	movs	r0, r3
 8000470:	f000 fa46 	bl	8000900 <HAL_Delay>
	  count++;
 8000474:	e7d6      	b.n	8000424 <main+0x40>
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	080034c8 	.word	0x080034c8
 800047c:	080034d4 	.word	0x080034d4
 8000480:	08003434 	.word	0x08003434
 8000484:	08003440 	.word	0x08003440
 8000488:	0800344c 	.word	0x0800344c
 800048c:	08003454 	.word	0x08003454
 8000490:	08003468 	.word	0x08003468
 8000494:	08003474 	.word	0x08003474
 8000498:	08003494 	.word	0x08003494
 800049c:	080034a0 	.word	0x080034a0
 80004a0:	080034bc 	.word	0x080034bc

080004a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004a4:	b590      	push	{r4, r7, lr}
 80004a6:	b095      	sub	sp, #84	; 0x54
 80004a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004aa:	2420      	movs	r4, #32
 80004ac:	193b      	adds	r3, r7, r4
 80004ae:	0018      	movs	r0, r3
 80004b0:	2330      	movs	r3, #48	; 0x30
 80004b2:	001a      	movs	r2, r3
 80004b4:	2100      	movs	r1, #0
 80004b6:	f002 fb69 	bl	8002b8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ba:	2310      	movs	r3, #16
 80004bc:	18fb      	adds	r3, r7, r3
 80004be:	0018      	movs	r0, r3
 80004c0:	2310      	movs	r3, #16
 80004c2:	001a      	movs	r2, r3
 80004c4:	2100      	movs	r1, #0
 80004c6:	f002 fb61 	bl	8002b8c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004ca:	003b      	movs	r3, r7
 80004cc:	0018      	movs	r0, r3
 80004ce:	2310      	movs	r3, #16
 80004d0:	001a      	movs	r2, r3
 80004d2:	2100      	movs	r1, #0
 80004d4:	f002 fb5a 	bl	8002b8c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004d8:	0021      	movs	r1, r4
 80004da:	187b      	adds	r3, r7, r1
 80004dc:	2202      	movs	r2, #2
 80004de:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004e0:	187b      	adds	r3, r7, r1
 80004e2:	2201      	movs	r2, #1
 80004e4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004e6:	187b      	adds	r3, r7, r1
 80004e8:	2210      	movs	r2, #16
 80004ea:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80004ec:	187b      	adds	r3, r7, r1
 80004ee:	2200      	movs	r2, #0
 80004f0:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	0018      	movs	r0, r3
 80004f6:	f000 fd2b 	bl	8000f50 <HAL_RCC_OscConfig>
 80004fa:	1e03      	subs	r3, r0, #0
 80004fc:	d001      	beq.n	8000502 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80004fe:	f000 f891 	bl	8000624 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000502:	2110      	movs	r1, #16
 8000504:	187b      	adds	r3, r7, r1
 8000506:	2207      	movs	r2, #7
 8000508:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800050a:	187b      	adds	r3, r7, r1
 800050c:	2200      	movs	r2, #0
 800050e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000510:	187b      	adds	r3, r7, r1
 8000512:	2200      	movs	r2, #0
 8000514:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000516:	187b      	adds	r3, r7, r1
 8000518:	2200      	movs	r2, #0
 800051a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2100      	movs	r1, #0
 8000520:	0018      	movs	r0, r3
 8000522:	f001 f82f 	bl	8001584 <HAL_RCC_ClockConfig>
 8000526:	1e03      	subs	r3, r0, #0
 8000528:	d001      	beq.n	800052e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800052a:	f000 f87b 	bl	8000624 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800052e:	003b      	movs	r3, r7
 8000530:	2201      	movs	r2, #1
 8000532:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000534:	003b      	movs	r3, r7
 8000536:	2200      	movs	r2, #0
 8000538:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800053a:	003b      	movs	r3, r7
 800053c:	0018      	movs	r0, r3
 800053e:	f001 f965 	bl	800180c <HAL_RCCEx_PeriphCLKConfig>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000546:	f000 f86d 	bl	8000624 <Error_Handler>
  }
}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b015      	add	sp, #84	; 0x54
 8000550:	bd90      	pop	{r4, r7, pc}
	...

08000554 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000558:	4b14      	ldr	r3, [pc, #80]	; (80005ac <MX_USART1_UART_Init+0x58>)
 800055a:	4a15      	ldr	r2, [pc, #84]	; (80005b0 <MX_USART1_UART_Init+0x5c>)
 800055c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800055e:	4b13      	ldr	r3, [pc, #76]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000560:	22e1      	movs	r2, #225	; 0xe1
 8000562:	0252      	lsls	r2, r2, #9
 8000564:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000566:	4b11      	ldr	r3, [pc, #68]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800056c:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <MX_USART1_UART_Init+0x58>)
 800056e:	2200      	movs	r2, #0
 8000570:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000572:	4b0e      	ldr	r3, [pc, #56]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000574:	2200      	movs	r2, #0
 8000576:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000578:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <MX_USART1_UART_Init+0x58>)
 800057a:	220c      	movs	r2, #12
 800057c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800057e:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000580:	2200      	movs	r2, #0
 8000582:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000584:	4b09      	ldr	r3, [pc, #36]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000586:	2200      	movs	r2, #0
 8000588:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800058a:	4b08      	ldr	r3, [pc, #32]	; (80005ac <MX_USART1_UART_Init+0x58>)
 800058c:	2200      	movs	r2, #0
 800058e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000592:	2200      	movs	r2, #0
 8000594:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000596:	4b05      	ldr	r3, [pc, #20]	; (80005ac <MX_USART1_UART_Init+0x58>)
 8000598:	0018      	movs	r0, r3
 800059a:	f001 fa05 	bl	80019a8 <HAL_UART_Init>
 800059e:	1e03      	subs	r3, r0, #0
 80005a0:	d001      	beq.n	80005a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005a2:	f000 f83f 	bl	8000624 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000098 	.word	0x20000098
 80005b0:	40013800 	.word	0x40013800

080005b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b086      	sub	sp, #24
 80005b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ba:	1d3b      	adds	r3, r7, #4
 80005bc:	0018      	movs	r0, r3
 80005be:	2314      	movs	r3, #20
 80005c0:	001a      	movs	r2, r3
 80005c2:	2100      	movs	r1, #0
 80005c4:	f002 fae2 	bl	8002b8c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c8:	4b15      	ldr	r3, [pc, #84]	; (8000620 <MX_GPIO_Init+0x6c>)
 80005ca:	695a      	ldr	r2, [r3, #20]
 80005cc:	4b14      	ldr	r3, [pc, #80]	; (8000620 <MX_GPIO_Init+0x6c>)
 80005ce:	2180      	movs	r1, #128	; 0x80
 80005d0:	0289      	lsls	r1, r1, #10
 80005d2:	430a      	orrs	r2, r1
 80005d4:	615a      	str	r2, [r3, #20]
 80005d6:	4b12      	ldr	r3, [pc, #72]	; (8000620 <MX_GPIO_Init+0x6c>)
 80005d8:	695a      	ldr	r2, [r3, #20]
 80005da:	2380      	movs	r3, #128	; 0x80
 80005dc:	029b      	lsls	r3, r3, #10
 80005de:	4013      	ands	r3, r2
 80005e0:	603b      	str	r3, [r7, #0]
 80005e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005e4:	2390      	movs	r3, #144	; 0x90
 80005e6:	05db      	lsls	r3, r3, #23
 80005e8:	2200      	movs	r2, #0
 80005ea:	2110      	movs	r1, #16
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fc77 	bl	8000ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80005f2:	1d3b      	adds	r3, r7, #4
 80005f4:	2210      	movs	r2, #16
 80005f6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f8:	1d3b      	adds	r3, r7, #4
 80005fa:	2201      	movs	r2, #1
 80005fc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000604:	1d3b      	adds	r3, r7, #4
 8000606:	2200      	movs	r2, #0
 8000608:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800060a:	1d3a      	adds	r2, r7, #4
 800060c:	2390      	movs	r3, #144	; 0x90
 800060e:	05db      	lsls	r3, r3, #23
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f000 faf4 	bl	8000c00 <HAL_GPIO_Init>

}
 8000618:	46c0      	nop			; (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	b006      	add	sp, #24
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40021000 	.word	0x40021000

08000624 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000628:	b672      	cpsid	i
}
 800062a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800062c:	e7fe      	b.n	800062c <Error_Handler+0x8>
	...

08000630 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000636:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <HAL_MspInit+0x44>)
 8000638:	699a      	ldr	r2, [r3, #24]
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <HAL_MspInit+0x44>)
 800063c:	2101      	movs	r1, #1
 800063e:	430a      	orrs	r2, r1
 8000640:	619a      	str	r2, [r3, #24]
 8000642:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <HAL_MspInit+0x44>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	2201      	movs	r2, #1
 8000648:	4013      	ands	r3, r2
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <HAL_MspInit+0x44>)
 8000650:	69da      	ldr	r2, [r3, #28]
 8000652:	4b08      	ldr	r3, [pc, #32]	; (8000674 <HAL_MspInit+0x44>)
 8000654:	2180      	movs	r1, #128	; 0x80
 8000656:	0549      	lsls	r1, r1, #21
 8000658:	430a      	orrs	r2, r1
 800065a:	61da      	str	r2, [r3, #28]
 800065c:	4b05      	ldr	r3, [pc, #20]	; (8000674 <HAL_MspInit+0x44>)
 800065e:	69da      	ldr	r2, [r3, #28]
 8000660:	2380      	movs	r3, #128	; 0x80
 8000662:	055b      	lsls	r3, r3, #21
 8000664:	4013      	ands	r3, r2
 8000666:	603b      	str	r3, [r7, #0]
 8000668:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b002      	add	sp, #8
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	40021000 	.word	0x40021000

08000678 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b08b      	sub	sp, #44	; 0x2c
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000680:	2414      	movs	r4, #20
 8000682:	193b      	adds	r3, r7, r4
 8000684:	0018      	movs	r0, r3
 8000686:	2314      	movs	r3, #20
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f002 fa7e 	bl	8002b8c <memset>
  if(huart->Instance==USART1)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a21      	ldr	r2, [pc, #132]	; (800071c <HAL_UART_MspInit+0xa4>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d13b      	bne.n	8000712 <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800069a:	4b21      	ldr	r3, [pc, #132]	; (8000720 <HAL_UART_MspInit+0xa8>)
 800069c:	699a      	ldr	r2, [r3, #24]
 800069e:	4b20      	ldr	r3, [pc, #128]	; (8000720 <HAL_UART_MspInit+0xa8>)
 80006a0:	2180      	movs	r1, #128	; 0x80
 80006a2:	01c9      	lsls	r1, r1, #7
 80006a4:	430a      	orrs	r2, r1
 80006a6:	619a      	str	r2, [r3, #24]
 80006a8:	4b1d      	ldr	r3, [pc, #116]	; (8000720 <HAL_UART_MspInit+0xa8>)
 80006aa:	699a      	ldr	r2, [r3, #24]
 80006ac:	2380      	movs	r3, #128	; 0x80
 80006ae:	01db      	lsls	r3, r3, #7
 80006b0:	4013      	ands	r3, r2
 80006b2:	613b      	str	r3, [r7, #16]
 80006b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b6:	4b1a      	ldr	r3, [pc, #104]	; (8000720 <HAL_UART_MspInit+0xa8>)
 80006b8:	695a      	ldr	r2, [r3, #20]
 80006ba:	4b19      	ldr	r3, [pc, #100]	; (8000720 <HAL_UART_MspInit+0xa8>)
 80006bc:	2180      	movs	r1, #128	; 0x80
 80006be:	0289      	lsls	r1, r1, #10
 80006c0:	430a      	orrs	r2, r1
 80006c2:	615a      	str	r2, [r3, #20]
 80006c4:	4b16      	ldr	r3, [pc, #88]	; (8000720 <HAL_UART_MspInit+0xa8>)
 80006c6:	695a      	ldr	r2, [r3, #20]
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	029b      	lsls	r3, r3, #10
 80006cc:	4013      	ands	r3, r2
 80006ce:	60fb      	str	r3, [r7, #12]
 80006d0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	22c0      	movs	r2, #192	; 0xc0
 80006d6:	00d2      	lsls	r2, r2, #3
 80006d8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006da:	0021      	movs	r1, r4
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2202      	movs	r2, #2
 80006e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2203      	movs	r2, #3
 80006ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2201      	movs	r2, #1
 80006f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006f4:	187a      	adds	r2, r7, r1
 80006f6:	2390      	movs	r3, #144	; 0x90
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	0011      	movs	r1, r2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f000 fa7f 	bl	8000c00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000702:	2200      	movs	r2, #0
 8000704:	2100      	movs	r1, #0
 8000706:	201b      	movs	r0, #27
 8000708:	f000 f9ca 	bl	8000aa0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800070c:	201b      	movs	r0, #27
 800070e:	f000 f9dc 	bl	8000aca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	46bd      	mov	sp, r7
 8000716:	b00b      	add	sp, #44	; 0x2c
 8000718:	bd90      	pop	{r4, r7, pc}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	40013800 	.word	0x40013800
 8000720:	40021000 	.word	0x40021000

08000724 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000728:	e7fe      	b.n	8000728 <NMI_Handler+0x4>

0800072a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800072e:	e7fe      	b.n	800072e <HardFault_Handler+0x4>

08000730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800073a:	b580      	push	{r7, lr}
 800073c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000748:	f000 f8be 	bl	80008c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800074c:	46c0      	nop			; (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000758:	4b03      	ldr	r3, [pc, #12]	; (8000768 <USART1_IRQHandler+0x14>)
 800075a:	0018      	movs	r0, r3
 800075c:	f001 fabc 	bl	8001cd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000760:	46c0      	nop			; (mov r8, r8)
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	20000098 	.word	0x20000098

0800076c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000774:	4a14      	ldr	r2, [pc, #80]	; (80007c8 <_sbrk+0x5c>)
 8000776:	4b15      	ldr	r3, [pc, #84]	; (80007cc <_sbrk+0x60>)
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000780:	4b13      	ldr	r3, [pc, #76]	; (80007d0 <_sbrk+0x64>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d102      	bne.n	800078e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000788:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <_sbrk+0x64>)
 800078a:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <_sbrk+0x68>)
 800078c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800078e:	4b10      	ldr	r3, [pc, #64]	; (80007d0 <_sbrk+0x64>)
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	18d3      	adds	r3, r2, r3
 8000796:	693a      	ldr	r2, [r7, #16]
 8000798:	429a      	cmp	r2, r3
 800079a:	d207      	bcs.n	80007ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800079c:	f002 f9cc 	bl	8002b38 <__errno>
 80007a0:	0003      	movs	r3, r0
 80007a2:	220c      	movs	r2, #12
 80007a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007a6:	2301      	movs	r3, #1
 80007a8:	425b      	negs	r3, r3
 80007aa:	e009      	b.n	80007c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007ac:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <_sbrk+0x64>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007b2:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	18d2      	adds	r2, r2, r3
 80007ba:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <_sbrk+0x64>)
 80007bc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007be:	68fb      	ldr	r3, [r7, #12]
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b006      	add	sp, #24
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	20001000 	.word	0x20001000
 80007cc:	00000400 	.word	0x00000400
 80007d0:	2000008c 	.word	0x2000008c
 80007d4:	20000138 	.word	0x20000138

080007d8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007e4:	480d      	ldr	r0, [pc, #52]	; (800081c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007e6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007e8:	f7ff fff6 	bl	80007d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007ec:	480c      	ldr	r0, [pc, #48]	; (8000820 <LoopForever+0x6>)
  ldr r1, =_edata
 80007ee:	490d      	ldr	r1, [pc, #52]	; (8000824 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007f0:	4a0d      	ldr	r2, [pc, #52]	; (8000828 <LoopForever+0xe>)
  movs r3, #0
 80007f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007f4:	e002      	b.n	80007fc <LoopCopyDataInit>

080007f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007fa:	3304      	adds	r3, #4

080007fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000800:	d3f9      	bcc.n	80007f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000802:	4a0a      	ldr	r2, [pc, #40]	; (800082c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000804:	4c0a      	ldr	r4, [pc, #40]	; (8000830 <LoopForever+0x16>)
  movs r3, #0
 8000806:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000808:	e001      	b.n	800080e <LoopFillZerobss>

0800080a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800080a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800080c:	3204      	adds	r2, #4

0800080e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800080e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000810:	d3fb      	bcc.n	800080a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000812:	f002 f997 	bl	8002b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000816:	f7ff fde5 	bl	80003e4 <main>

0800081a <LoopForever>:

LoopForever:
    b LoopForever
 800081a:	e7fe      	b.n	800081a <LoopForever>
  ldr   r0, =_estack
 800081c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000824:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000828:	08003554 	.word	0x08003554
  ldr r2, =_sbss
 800082c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000830:	20000134 	.word	0x20000134

08000834 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000834:	e7fe      	b.n	8000834 <ADC1_IRQHandler>
	...

08000838 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <HAL_Init+0x24>)
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <HAL_Init+0x24>)
 8000842:	2110      	movs	r1, #16
 8000844:	430a      	orrs	r2, r1
 8000846:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000848:	2003      	movs	r0, #3
 800084a:	f000 f809 	bl	8000860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800084e:	f7ff feef 	bl	8000630 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000852:	2300      	movs	r3, #0
}
 8000854:	0018      	movs	r0, r3
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	40022000 	.word	0x40022000

08000860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <HAL_InitTick+0x5c>)
 800086a:	681c      	ldr	r4, [r3, #0]
 800086c:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <HAL_InitTick+0x60>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	0019      	movs	r1, r3
 8000872:	23fa      	movs	r3, #250	; 0xfa
 8000874:	0098      	lsls	r0, r3, #2
 8000876:	f7ff fc59 	bl	800012c <__udivsi3>
 800087a:	0003      	movs	r3, r0
 800087c:	0019      	movs	r1, r3
 800087e:	0020      	movs	r0, r4
 8000880:	f7ff fc54 	bl	800012c <__udivsi3>
 8000884:	0003      	movs	r3, r0
 8000886:	0018      	movs	r0, r3
 8000888:	f000 f92f 	bl	8000aea <HAL_SYSTICK_Config>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000890:	2301      	movs	r3, #1
 8000892:	e00f      	b.n	80008b4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b03      	cmp	r3, #3
 8000898:	d80b      	bhi.n	80008b2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800089a:	6879      	ldr	r1, [r7, #4]
 800089c:	2301      	movs	r3, #1
 800089e:	425b      	negs	r3, r3
 80008a0:	2200      	movs	r2, #0
 80008a2:	0018      	movs	r0, r3
 80008a4:	f000 f8fc 	bl	8000aa0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <HAL_InitTick+0x64>)
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e000      	b.n	80008b4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b003      	add	sp, #12
 80008ba:	bd90      	pop	{r4, r7, pc}
 80008bc:	20000000 	.word	0x20000000
 80008c0:	20000008 	.word	0x20000008
 80008c4:	20000004 	.word	0x20000004

080008c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008cc:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <HAL_IncTick+0x1c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	001a      	movs	r2, r3
 80008d2:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <HAL_IncTick+0x20>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	18d2      	adds	r2, r2, r3
 80008d8:	4b03      	ldr	r3, [pc, #12]	; (80008e8 <HAL_IncTick+0x20>)
 80008da:	601a      	str	r2, [r3, #0]
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	46c0      	nop			; (mov r8, r8)
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000120 	.word	0x20000120

080008ec <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  return uwTick;
 80008f0:	4b02      	ldr	r3, [pc, #8]	; (80008fc <HAL_GetTick+0x10>)
 80008f2:	681b      	ldr	r3, [r3, #0]
}
 80008f4:	0018      	movs	r0, r3
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	20000120 	.word	0x20000120

08000900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b084      	sub	sp, #16
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000908:	f7ff fff0 	bl	80008ec <HAL_GetTick>
 800090c:	0003      	movs	r3, r0
 800090e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	3301      	adds	r3, #1
 8000918:	d005      	beq.n	8000926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <HAL_Delay+0x44>)
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	001a      	movs	r2, r3
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	189b      	adds	r3, r3, r2
 8000924:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	f7ff ffe0 	bl	80008ec <HAL_GetTick>
 800092c:	0002      	movs	r2, r0
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	429a      	cmp	r2, r3
 8000936:	d8f7      	bhi.n	8000928 <HAL_Delay+0x28>
  {
  }
}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	b004      	add	sp, #16
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	20000008 	.word	0x20000008

08000948 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	0002      	movs	r2, r0
 8000950:	1dfb      	adds	r3, r7, #7
 8000952:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b7f      	cmp	r3, #127	; 0x7f
 800095a:	d809      	bhi.n	8000970 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800095c:	1dfb      	adds	r3, r7, #7
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	001a      	movs	r2, r3
 8000962:	231f      	movs	r3, #31
 8000964:	401a      	ands	r2, r3
 8000966:	4b04      	ldr	r3, [pc, #16]	; (8000978 <__NVIC_EnableIRQ+0x30>)
 8000968:	2101      	movs	r1, #1
 800096a:	4091      	lsls	r1, r2
 800096c:	000a      	movs	r2, r1
 800096e:	601a      	str	r2, [r3, #0]
  }
}
 8000970:	46c0      	nop			; (mov r8, r8)
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}
 8000978:	e000e100 	.word	0xe000e100

0800097c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800097c:	b590      	push	{r4, r7, lr}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	0002      	movs	r2, r0
 8000984:	6039      	str	r1, [r7, #0]
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b7f      	cmp	r3, #127	; 0x7f
 8000990:	d828      	bhi.n	80009e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000992:	4a2f      	ldr	r2, [pc, #188]	; (8000a50 <__NVIC_SetPriority+0xd4>)
 8000994:	1dfb      	adds	r3, r7, #7
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	b25b      	sxtb	r3, r3
 800099a:	089b      	lsrs	r3, r3, #2
 800099c:	33c0      	adds	r3, #192	; 0xc0
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	589b      	ldr	r3, [r3, r2]
 80009a2:	1dfa      	adds	r2, r7, #7
 80009a4:	7812      	ldrb	r2, [r2, #0]
 80009a6:	0011      	movs	r1, r2
 80009a8:	2203      	movs	r2, #3
 80009aa:	400a      	ands	r2, r1
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	21ff      	movs	r1, #255	; 0xff
 80009b0:	4091      	lsls	r1, r2
 80009b2:	000a      	movs	r2, r1
 80009b4:	43d2      	mvns	r2, r2
 80009b6:	401a      	ands	r2, r3
 80009b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	019b      	lsls	r3, r3, #6
 80009be:	22ff      	movs	r2, #255	; 0xff
 80009c0:	401a      	ands	r2, r3
 80009c2:	1dfb      	adds	r3, r7, #7
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	0018      	movs	r0, r3
 80009c8:	2303      	movs	r3, #3
 80009ca:	4003      	ands	r3, r0
 80009cc:	00db      	lsls	r3, r3, #3
 80009ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d0:	481f      	ldr	r0, [pc, #124]	; (8000a50 <__NVIC_SetPriority+0xd4>)
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b25b      	sxtb	r3, r3
 80009d8:	089b      	lsrs	r3, r3, #2
 80009da:	430a      	orrs	r2, r1
 80009dc:	33c0      	adds	r3, #192	; 0xc0
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009e2:	e031      	b.n	8000a48 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009e4:	4a1b      	ldr	r2, [pc, #108]	; (8000a54 <__NVIC_SetPriority+0xd8>)
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	0019      	movs	r1, r3
 80009ec:	230f      	movs	r3, #15
 80009ee:	400b      	ands	r3, r1
 80009f0:	3b08      	subs	r3, #8
 80009f2:	089b      	lsrs	r3, r3, #2
 80009f4:	3306      	adds	r3, #6
 80009f6:	009b      	lsls	r3, r3, #2
 80009f8:	18d3      	adds	r3, r2, r3
 80009fa:	3304      	adds	r3, #4
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	1dfa      	adds	r2, r7, #7
 8000a00:	7812      	ldrb	r2, [r2, #0]
 8000a02:	0011      	movs	r1, r2
 8000a04:	2203      	movs	r2, #3
 8000a06:	400a      	ands	r2, r1
 8000a08:	00d2      	lsls	r2, r2, #3
 8000a0a:	21ff      	movs	r1, #255	; 0xff
 8000a0c:	4091      	lsls	r1, r2
 8000a0e:	000a      	movs	r2, r1
 8000a10:	43d2      	mvns	r2, r2
 8000a12:	401a      	ands	r2, r3
 8000a14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	019b      	lsls	r3, r3, #6
 8000a1a:	22ff      	movs	r2, #255	; 0xff
 8000a1c:	401a      	ands	r2, r3
 8000a1e:	1dfb      	adds	r3, r7, #7
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	0018      	movs	r0, r3
 8000a24:	2303      	movs	r3, #3
 8000a26:	4003      	ands	r3, r0
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a2c:	4809      	ldr	r0, [pc, #36]	; (8000a54 <__NVIC_SetPriority+0xd8>)
 8000a2e:	1dfb      	adds	r3, r7, #7
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	001c      	movs	r4, r3
 8000a34:	230f      	movs	r3, #15
 8000a36:	4023      	ands	r3, r4
 8000a38:	3b08      	subs	r3, #8
 8000a3a:	089b      	lsrs	r3, r3, #2
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	3306      	adds	r3, #6
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	18c3      	adds	r3, r0, r3
 8000a44:	3304      	adds	r3, #4
 8000a46:	601a      	str	r2, [r3, #0]
}
 8000a48:	46c0      	nop			; (mov r8, r8)
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	b003      	add	sp, #12
 8000a4e:	bd90      	pop	{r4, r7, pc}
 8000a50:	e000e100 	.word	0xe000e100
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	1e5a      	subs	r2, r3, #1
 8000a64:	2380      	movs	r3, #128	; 0x80
 8000a66:	045b      	lsls	r3, r3, #17
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d301      	bcc.n	8000a70 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e010      	b.n	8000a92 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <SysTick_Config+0x44>)
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	3a01      	subs	r2, #1
 8000a76:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a78:	2301      	movs	r3, #1
 8000a7a:	425b      	negs	r3, r3
 8000a7c:	2103      	movs	r1, #3
 8000a7e:	0018      	movs	r0, r3
 8000a80:	f7ff ff7c 	bl	800097c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a84:	4b05      	ldr	r3, [pc, #20]	; (8000a9c <SysTick_Config+0x44>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <SysTick_Config+0x44>)
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a90:	2300      	movs	r3, #0
}
 8000a92:	0018      	movs	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b002      	add	sp, #8
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	e000e010 	.word	0xe000e010

08000aa0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
 8000aaa:	210f      	movs	r1, #15
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	1c02      	adds	r2, r0, #0
 8000ab0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	187b      	adds	r3, r7, r1
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	b25b      	sxtb	r3, r3
 8000aba:	0011      	movs	r1, r2
 8000abc:	0018      	movs	r0, r3
 8000abe:	f7ff ff5d 	bl	800097c <__NVIC_SetPriority>
}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b004      	add	sp, #16
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aca:	b580      	push	{r7, lr}
 8000acc:	b082      	sub	sp, #8
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	0002      	movs	r2, r0
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ad6:	1dfb      	adds	r3, r7, #7
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	b25b      	sxtb	r3, r3
 8000adc:	0018      	movs	r0, r3
 8000ade:	f7ff ff33 	bl	8000948 <__NVIC_EnableIRQ>
}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	b002      	add	sp, #8
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff ffaf 	bl	8000a58 <SysTick_Config>
 8000afa:	0003      	movs	r3, r0
}
 8000afc:	0018      	movs	r0, r3
 8000afe:	46bd      	mov	sp, r7
 8000b00:	b002      	add	sp, #8
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2221      	movs	r2, #33	; 0x21
 8000b10:	5c9b      	ldrb	r3, [r3, r2]
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b02      	cmp	r3, #2
 8000b16:	d008      	beq.n	8000b2a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2204      	movs	r2, #4
 8000b1c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2220      	movs	r2, #32
 8000b22:	2100      	movs	r1, #0
 8000b24:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e020      	b.n	8000b6c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	210e      	movs	r1, #14
 8000b36:	438a      	bics	r2, r1
 8000b38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2101      	movs	r1, #1
 8000b46:	438a      	bics	r2, r1
 8000b48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b52:	2101      	movs	r1, #1
 8000b54:	4091      	lsls	r1, r2
 8000b56:	000a      	movs	r2, r1
 8000b58:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2221      	movs	r2, #33	; 0x21
 8000b5e:	2101      	movs	r1, #1
 8000b60:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2220      	movs	r2, #32
 8000b66:	2100      	movs	r1, #0
 8000b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000b6a:	2300      	movs	r3, #0
}
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	b002      	add	sp, #8
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b7c:	210f      	movs	r1, #15
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2221      	movs	r2, #33	; 0x21
 8000b88:	5c9b      	ldrb	r3, [r3, r2]
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d006      	beq.n	8000b9e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2204      	movs	r2, #4
 8000b94:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8000b96:	187b      	adds	r3, r7, r1
 8000b98:	2201      	movs	r2, #1
 8000b9a:	701a      	strb	r2, [r3, #0]
 8000b9c:	e028      	b.n	8000bf0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	210e      	movs	r1, #14
 8000baa:	438a      	bics	r2, r1
 8000bac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2101      	movs	r1, #1
 8000bba:	438a      	bics	r2, r1
 8000bbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	4091      	lsls	r1, r2
 8000bca:	000a      	movs	r2, r1
 8000bcc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2221      	movs	r2, #33	; 0x21
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2220      	movs	r2, #32
 8000bda:	2100      	movs	r1, #0
 8000bdc:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d004      	beq.n	8000bf0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bea:	687a      	ldr	r2, [r7, #4]
 8000bec:	0010      	movs	r0, r2
 8000bee:	4798      	blx	r3
    }
  }
  return status;
 8000bf0:	230f      	movs	r3, #15
 8000bf2:	18fb      	adds	r3, r7, r3
 8000bf4:	781b      	ldrb	r3, [r3, #0]
}
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b004      	add	sp, #16
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0e:	e14f      	b.n	8000eb0 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2101      	movs	r1, #1
 8000c16:	697a      	ldr	r2, [r7, #20]
 8000c18:	4091      	lsls	r1, r2
 8000c1a:	000a      	movs	r2, r1
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d100      	bne.n	8000c28 <HAL_GPIO_Init+0x28>
 8000c26:	e140      	b.n	8000eaa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	4013      	ands	r3, r2
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d005      	beq.n	8000c40 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2203      	movs	r2, #3
 8000c3a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d130      	bne.n	8000ca2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	0013      	movs	r3, r2
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c76:	2201      	movs	r2, #1
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	091b      	lsrs	r3, r3, #4
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	401a      	ands	r2, r3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	409a      	lsls	r2, r3
 8000c94:	0013      	movs	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	4013      	ands	r3, r2
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d017      	beq.n	8000cde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	409a      	lsls	r2, r3
 8000cbc:	0013      	movs	r3, r2
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	409a      	lsls	r2, r3
 8000cd0:	0013      	movs	r3, r2
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d123      	bne.n	8000d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	08da      	lsrs	r2, r3, #3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3208      	adds	r2, #8
 8000cf2:	0092      	lsls	r2, r2, #2
 8000cf4:	58d3      	ldr	r3, [r2, r3]
 8000cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	2207      	movs	r2, #7
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	43da      	mvns	r2, r3
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	691a      	ldr	r2, [r3, #16]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	2107      	movs	r1, #7
 8000d16:	400b      	ands	r3, r1
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	409a      	lsls	r2, r3
 8000d1c:	0013      	movs	r3, r2
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	08da      	lsrs	r2, r3, #3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3208      	adds	r2, #8
 8000d2c:	0092      	lsls	r2, r2, #2
 8000d2e:	6939      	ldr	r1, [r7, #16]
 8000d30:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	43da      	mvns	r2, r3
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2203      	movs	r2, #3
 8000d50:	401a      	ands	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685a      	ldr	r2, [r3, #4]
 8000d6a:	23c0      	movs	r3, #192	; 0xc0
 8000d6c:	029b      	lsls	r3, r3, #10
 8000d6e:	4013      	ands	r3, r2
 8000d70:	d100      	bne.n	8000d74 <HAL_GPIO_Init+0x174>
 8000d72:	e09a      	b.n	8000eaa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d74:	4b54      	ldr	r3, [pc, #336]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d76:	699a      	ldr	r2, [r3, #24]
 8000d78:	4b53      	ldr	r3, [pc, #332]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	619a      	str	r2, [r3, #24]
 8000d80:	4b51      	ldr	r3, [pc, #324]	; (8000ec8 <HAL_GPIO_Init+0x2c8>)
 8000d82:	699b      	ldr	r3, [r3, #24]
 8000d84:	2201      	movs	r2, #1
 8000d86:	4013      	ands	r3, r2
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d8c:	4a4f      	ldr	r2, [pc, #316]	; (8000ecc <HAL_GPIO_Init+0x2cc>)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	089b      	lsrs	r3, r3, #2
 8000d92:	3302      	adds	r3, #2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	589b      	ldr	r3, [r3, r2]
 8000d98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	2203      	movs	r2, #3
 8000d9e:	4013      	ands	r3, r2
 8000da0:	009b      	lsls	r3, r3, #2
 8000da2:	220f      	movs	r2, #15
 8000da4:	409a      	lsls	r2, r3
 8000da6:	0013      	movs	r3, r2
 8000da8:	43da      	mvns	r2, r3
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000db0:	687a      	ldr	r2, [r7, #4]
 8000db2:	2390      	movs	r3, #144	; 0x90
 8000db4:	05db      	lsls	r3, r3, #23
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d013      	beq.n	8000de2 <HAL_GPIO_Init+0x1e2>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a44      	ldr	r2, [pc, #272]	; (8000ed0 <HAL_GPIO_Init+0x2d0>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d00d      	beq.n	8000dde <HAL_GPIO_Init+0x1de>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a43      	ldr	r2, [pc, #268]	; (8000ed4 <HAL_GPIO_Init+0x2d4>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x1da>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a42      	ldr	r2, [pc, #264]	; (8000ed8 <HAL_GPIO_Init+0x2d8>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d101      	bne.n	8000dd6 <HAL_GPIO_Init+0x1d6>
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	e006      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dd6:	2305      	movs	r3, #5
 8000dd8:	e004      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dda:	2302      	movs	r3, #2
 8000ddc:	e002      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000dde:	2301      	movs	r3, #1
 8000de0:	e000      	b.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000de2:	2300      	movs	r3, #0
 8000de4:	697a      	ldr	r2, [r7, #20]
 8000de6:	2103      	movs	r1, #3
 8000de8:	400a      	ands	r2, r1
 8000dea:	0092      	lsls	r2, r2, #2
 8000dec:	4093      	lsls	r3, r2
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000df4:	4935      	ldr	r1, [pc, #212]	; (8000ecc <HAL_GPIO_Init+0x2cc>)
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	089b      	lsrs	r3, r3, #2
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	693a      	ldr	r2, [r7, #16]
 8000e00:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e02:	4b36      	ldr	r3, [pc, #216]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	43da      	mvns	r2, r3
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685a      	ldr	r2, [r3, #4]
 8000e16:	2380      	movs	r3, #128	; 0x80
 8000e18:	035b      	lsls	r3, r3, #13
 8000e1a:	4013      	ands	r3, r2
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e26:	4b2d      	ldr	r3, [pc, #180]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e2c:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	43da      	mvns	r2, r3
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685a      	ldr	r2, [r3, #4]
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	039b      	lsls	r3, r3, #14
 8000e44:	4013      	ands	r3, r2
 8000e46:	d003      	beq.n	8000e50 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e48:	693a      	ldr	r2, [r7, #16]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e50:	4b22      	ldr	r3, [pc, #136]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000e56:	4b21      	ldr	r3, [pc, #132]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	029b      	lsls	r3, r3, #10
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e7a:	4b18      	ldr	r3, [pc, #96]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000e80:	4b16      	ldr	r3, [pc, #88]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	43da      	mvns	r2, r3
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	025b      	lsls	r3, r3, #9
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	; (8000edc <HAL_GPIO_Init+0x2dc>)
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	3301      	adds	r3, #1
 8000eae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	40da      	lsrs	r2, r3
 8000eb8:	1e13      	subs	r3, r2, #0
 8000eba:	d000      	beq.n	8000ebe <HAL_GPIO_Init+0x2be>
 8000ebc:	e6a8      	b.n	8000c10 <HAL_GPIO_Init+0x10>
  } 
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46c0      	nop			; (mov r8, r8)
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	b006      	add	sp, #24
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40010000 	.word	0x40010000
 8000ed0:	48000400 	.word	0x48000400
 8000ed4:	48000800 	.word	0x48000800
 8000ed8:	48000c00 	.word	0x48000c00
 8000edc:	40010400 	.word	0x40010400

08000ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	0008      	movs	r0, r1
 8000eea:	0011      	movs	r1, r2
 8000eec:	1cbb      	adds	r3, r7, #2
 8000eee:	1c02      	adds	r2, r0, #0
 8000ef0:	801a      	strh	r2, [r3, #0]
 8000ef2:	1c7b      	adds	r3, r7, #1
 8000ef4:	1c0a      	adds	r2, r1, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ef8:	1c7b      	adds	r3, r7, #1
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d004      	beq.n	8000f0a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f00:	1cbb      	adds	r3, r7, #2
 8000f02:	881a      	ldrh	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f08:	e003      	b.n	8000f12 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f0a:	1cbb      	adds	r3, r7, #2
 8000f0c:	881a      	ldrh	r2, [r3, #0]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46bd      	mov	sp, r7
 8000f16:	b002      	add	sp, #8
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b084      	sub	sp, #16
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	000a      	movs	r2, r1
 8000f24:	1cbb      	adds	r3, r7, #2
 8000f26:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	695b      	ldr	r3, [r3, #20]
 8000f2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f2e:	1cbb      	adds	r3, r7, #2
 8000f30:	881b      	ldrh	r3, [r3, #0]
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	4013      	ands	r3, r2
 8000f36:	041a      	lsls	r2, r3, #16
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	1cb9      	adds	r1, r7, #2
 8000f3e:	8809      	ldrh	r1, [r1, #0]
 8000f40:	400b      	ands	r3, r1
 8000f42:	431a      	orrs	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	619a      	str	r2, [r3, #24]
}
 8000f48:	46c0      	nop			; (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	b004      	add	sp, #16
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e301      	b.n	8001566 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	2201      	movs	r2, #1
 8000f68:	4013      	ands	r3, r2
 8000f6a:	d100      	bne.n	8000f6e <HAL_RCC_OscConfig+0x1e>
 8000f6c:	e08d      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f6e:	4bc3      	ldr	r3, [pc, #780]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	220c      	movs	r2, #12
 8000f74:	4013      	ands	r3, r2
 8000f76:	2b04      	cmp	r3, #4
 8000f78:	d00e      	beq.n	8000f98 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f7a:	4bc0      	ldr	r3, [pc, #768]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	220c      	movs	r2, #12
 8000f80:	4013      	ands	r3, r2
 8000f82:	2b08      	cmp	r3, #8
 8000f84:	d116      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x64>
 8000f86:	4bbd      	ldr	r3, [pc, #756]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	025b      	lsls	r3, r3, #9
 8000f8e:	401a      	ands	r2, r3
 8000f90:	2380      	movs	r3, #128	; 0x80
 8000f92:	025b      	lsls	r3, r3, #9
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d10d      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f98:	4bb8      	ldr	r3, [pc, #736]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	2380      	movs	r3, #128	; 0x80
 8000f9e:	029b      	lsls	r3, r3, #10
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	d100      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x56>
 8000fa4:	e070      	b.n	8001088 <HAL_RCC_OscConfig+0x138>
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d000      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x60>
 8000fae:	e06b      	b.n	8001088 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e2d8      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d107      	bne.n	8000fcc <HAL_RCC_OscConfig+0x7c>
 8000fbc:	4baf      	ldr	r3, [pc, #700]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4bae      	ldr	r3, [pc, #696]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fc2:	2180      	movs	r1, #128	; 0x80
 8000fc4:	0249      	lsls	r1, r1, #9
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	e02f      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d10c      	bne.n	8000fee <HAL_RCC_OscConfig+0x9e>
 8000fd4:	4ba9      	ldr	r3, [pc, #676]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4ba8      	ldr	r3, [pc, #672]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fda:	49a9      	ldr	r1, [pc, #676]	; (8001280 <HAL_RCC_OscConfig+0x330>)
 8000fdc:	400a      	ands	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	4ba6      	ldr	r3, [pc, #664]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4ba5      	ldr	r3, [pc, #660]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000fe6:	49a7      	ldr	r1, [pc, #668]	; (8001284 <HAL_RCC_OscConfig+0x334>)
 8000fe8:	400a      	ands	r2, r1
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	e01e      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	2b05      	cmp	r3, #5
 8000ff4:	d10e      	bne.n	8001014 <HAL_RCC_OscConfig+0xc4>
 8000ff6:	4ba1      	ldr	r3, [pc, #644]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4ba0      	ldr	r3, [pc, #640]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	02c9      	lsls	r1, r1, #11
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	4b9d      	ldr	r3, [pc, #628]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	4b9c      	ldr	r3, [pc, #624]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800100a:	2180      	movs	r1, #128	; 0x80
 800100c:	0249      	lsls	r1, r1, #9
 800100e:	430a      	orrs	r2, r1
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	e00b      	b.n	800102c <HAL_RCC_OscConfig+0xdc>
 8001014:	4b99      	ldr	r3, [pc, #612]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b98      	ldr	r3, [pc, #608]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800101a:	4999      	ldr	r1, [pc, #612]	; (8001280 <HAL_RCC_OscConfig+0x330>)
 800101c:	400a      	ands	r2, r1
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	4b96      	ldr	r3, [pc, #600]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b95      	ldr	r3, [pc, #596]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001026:	4997      	ldr	r1, [pc, #604]	; (8001284 <HAL_RCC_OscConfig+0x334>)
 8001028:	400a      	ands	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d014      	beq.n	800105e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001034:	f7ff fc5a 	bl	80008ec <HAL_GetTick>
 8001038:	0003      	movs	r3, r0
 800103a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103c:	e008      	b.n	8001050 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800103e:	f7ff fc55 	bl	80008ec <HAL_GetTick>
 8001042:	0002      	movs	r2, r0
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	2b64      	cmp	r3, #100	; 0x64
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e28a      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001050:	4b8a      	ldr	r3, [pc, #552]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	2380      	movs	r3, #128	; 0x80
 8001056:	029b      	lsls	r3, r3, #10
 8001058:	4013      	ands	r3, r2
 800105a:	d0f0      	beq.n	800103e <HAL_RCC_OscConfig+0xee>
 800105c:	e015      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105e:	f7ff fc45 	bl	80008ec <HAL_GetTick>
 8001062:	0003      	movs	r3, r0
 8001064:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fc40 	bl	80008ec <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e275      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800107a:	4b80      	ldr	r3, [pc, #512]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	029b      	lsls	r3, r3, #10
 8001082:	4013      	ands	r3, r2
 8001084:	d1f0      	bne.n	8001068 <HAL_RCC_OscConfig+0x118>
 8001086:	e000      	b.n	800108a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001088:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2202      	movs	r2, #2
 8001090:	4013      	ands	r3, r2
 8001092:	d100      	bne.n	8001096 <HAL_RCC_OscConfig+0x146>
 8001094:	e069      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001096:	4b79      	ldr	r3, [pc, #484]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	220c      	movs	r2, #12
 800109c:	4013      	ands	r3, r2
 800109e:	d00b      	beq.n	80010b8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010a0:	4b76      	ldr	r3, [pc, #472]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	220c      	movs	r2, #12
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b08      	cmp	r3, #8
 80010aa:	d11c      	bne.n	80010e6 <HAL_RCC_OscConfig+0x196>
 80010ac:	4b73      	ldr	r3, [pc, #460]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010ae:	685a      	ldr	r2, [r3, #4]
 80010b0:	2380      	movs	r3, #128	; 0x80
 80010b2:	025b      	lsls	r3, r3, #9
 80010b4:	4013      	ands	r3, r2
 80010b6:	d116      	bne.n	80010e6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010b8:	4b70      	ldr	r3, [pc, #448]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2202      	movs	r2, #2
 80010be:	4013      	ands	r3, r2
 80010c0:	d005      	beq.n	80010ce <HAL_RCC_OscConfig+0x17e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d001      	beq.n	80010ce <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	e24b      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010ce:	4b6b      	ldr	r3, [pc, #428]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	22f8      	movs	r2, #248	; 0xf8
 80010d4:	4393      	bics	r3, r2
 80010d6:	0019      	movs	r1, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	691b      	ldr	r3, [r3, #16]
 80010dc:	00da      	lsls	r2, r3, #3
 80010de:	4b67      	ldr	r3, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010e0:	430a      	orrs	r2, r1
 80010e2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e4:	e041      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	68db      	ldr	r3, [r3, #12]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d024      	beq.n	8001138 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010ee:	4b63      	ldr	r3, [pc, #396]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010f0:	681a      	ldr	r2, [r3, #0]
 80010f2:	4b62      	ldr	r3, [pc, #392]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80010f4:	2101      	movs	r1, #1
 80010f6:	430a      	orrs	r2, r1
 80010f8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fa:	f7ff fbf7 	bl	80008ec <HAL_GetTick>
 80010fe:	0003      	movs	r3, r0
 8001100:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001102:	e008      	b.n	8001116 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001104:	f7ff fbf2 	bl	80008ec <HAL_GetTick>
 8001108:	0002      	movs	r2, r0
 800110a:	69bb      	ldr	r3, [r7, #24]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	2b02      	cmp	r3, #2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e227      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001116:	4b59      	ldr	r3, [pc, #356]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2202      	movs	r2, #2
 800111c:	4013      	ands	r3, r2
 800111e:	d0f1      	beq.n	8001104 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001120:	4b56      	ldr	r3, [pc, #344]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	22f8      	movs	r2, #248	; 0xf8
 8001126:	4393      	bics	r3, r2
 8001128:	0019      	movs	r1, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	00da      	lsls	r2, r3, #3
 8001130:	4b52      	ldr	r3, [pc, #328]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	e018      	b.n	800116a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001138:	4b50      	ldr	r3, [pc, #320]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b4f      	ldr	r3, [pc, #316]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800113e:	2101      	movs	r1, #1
 8001140:	438a      	bics	r2, r1
 8001142:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001144:	f7ff fbd2 	bl	80008ec <HAL_GetTick>
 8001148:	0003      	movs	r3, r0
 800114a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800114c:	e008      	b.n	8001160 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800114e:	f7ff fbcd 	bl	80008ec <HAL_GetTick>
 8001152:	0002      	movs	r2, r0
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	2b02      	cmp	r3, #2
 800115a:	d901      	bls.n	8001160 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 800115c:	2303      	movs	r3, #3
 800115e:	e202      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001160:	4b46      	ldr	r3, [pc, #280]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2202      	movs	r2, #2
 8001166:	4013      	ands	r3, r2
 8001168:	d1f1      	bne.n	800114e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	2208      	movs	r2, #8
 8001170:	4013      	ands	r3, r2
 8001172:	d036      	beq.n	80011e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	69db      	ldr	r3, [r3, #28]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d019      	beq.n	80011b0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800117c:	4b3f      	ldr	r3, [pc, #252]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 800117e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001180:	4b3e      	ldr	r3, [pc, #248]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001182:	2101      	movs	r1, #1
 8001184:	430a      	orrs	r2, r1
 8001186:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001188:	f7ff fbb0 	bl	80008ec <HAL_GetTick>
 800118c:	0003      	movs	r3, r0
 800118e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001190:	e008      	b.n	80011a4 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001192:	f7ff fbab 	bl	80008ec <HAL_GetTick>
 8001196:	0002      	movs	r2, r0
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	2b02      	cmp	r3, #2
 800119e:	d901      	bls.n	80011a4 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80011a0:	2303      	movs	r3, #3
 80011a2:	e1e0      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a4:	4b35      	ldr	r3, [pc, #212]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	2202      	movs	r2, #2
 80011aa:	4013      	ands	r3, r2
 80011ac:	d0f1      	beq.n	8001192 <HAL_RCC_OscConfig+0x242>
 80011ae:	e018      	b.n	80011e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011b0:	4b32      	ldr	r3, [pc, #200]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011b4:	4b31      	ldr	r3, [pc, #196]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011b6:	2101      	movs	r1, #1
 80011b8:	438a      	bics	r2, r1
 80011ba:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011bc:	f7ff fb96 	bl	80008ec <HAL_GetTick>
 80011c0:	0003      	movs	r3, r0
 80011c2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011c4:	e008      	b.n	80011d8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011c6:	f7ff fb91 	bl	80008ec <HAL_GetTick>
 80011ca:	0002      	movs	r2, r0
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d901      	bls.n	80011d8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80011d4:	2303      	movs	r3, #3
 80011d6:	e1c6      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d8:	4b28      	ldr	r3, [pc, #160]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	2202      	movs	r2, #2
 80011de:	4013      	ands	r3, r2
 80011e0:	d1f1      	bne.n	80011c6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2204      	movs	r2, #4
 80011e8:	4013      	ands	r3, r2
 80011ea:	d100      	bne.n	80011ee <HAL_RCC_OscConfig+0x29e>
 80011ec:	e0b4      	b.n	8001358 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011ee:	201f      	movs	r0, #31
 80011f0:	183b      	adds	r3, r7, r0
 80011f2:	2200      	movs	r2, #0
 80011f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011f6:	4b21      	ldr	r3, [pc, #132]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 80011f8:	69da      	ldr	r2, [r3, #28]
 80011fa:	2380      	movs	r3, #128	; 0x80
 80011fc:	055b      	lsls	r3, r3, #21
 80011fe:	4013      	ands	r3, r2
 8001200:	d110      	bne.n	8001224 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	4b1e      	ldr	r3, [pc, #120]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001204:	69da      	ldr	r2, [r3, #28]
 8001206:	4b1d      	ldr	r3, [pc, #116]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001208:	2180      	movs	r1, #128	; 0x80
 800120a:	0549      	lsls	r1, r1, #21
 800120c:	430a      	orrs	r2, r1
 800120e:	61da      	str	r2, [r3, #28]
 8001210:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001212:	69da      	ldr	r2, [r3, #28]
 8001214:	2380      	movs	r3, #128	; 0x80
 8001216:	055b      	lsls	r3, r3, #21
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800121e:	183b      	adds	r3, r7, r0
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4013      	ands	r3, r2
 800122e:	d11a      	bne.n	8001266 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001230:	4b15      	ldr	r3, [pc, #84]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	0049      	lsls	r1, r1, #1
 800123a:	430a      	orrs	r2, r1
 800123c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800123e:	f7ff fb55 	bl	80008ec <HAL_GetTick>
 8001242:	0003      	movs	r3, r0
 8001244:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001248:	f7ff fb50 	bl	80008ec <HAL_GetTick>
 800124c:	0002      	movs	r2, r0
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e185      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800125a:	4b0b      	ldr	r3, [pc, #44]	; (8001288 <HAL_RCC_OscConfig+0x338>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	2380      	movs	r3, #128	; 0x80
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	4013      	ands	r3, r2
 8001264:	d0f0      	beq.n	8001248 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	2b01      	cmp	r3, #1
 800126c:	d10e      	bne.n	800128c <HAL_RCC_OscConfig+0x33c>
 800126e:	4b03      	ldr	r3, [pc, #12]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001270:	6a1a      	ldr	r2, [r3, #32]
 8001272:	4b02      	ldr	r3, [pc, #8]	; (800127c <HAL_RCC_OscConfig+0x32c>)
 8001274:	2101      	movs	r1, #1
 8001276:	430a      	orrs	r2, r1
 8001278:	621a      	str	r2, [r3, #32]
 800127a:	e035      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 800127c:	40021000 	.word	0x40021000
 8001280:	fffeffff 	.word	0xfffeffff
 8001284:	fffbffff 	.word	0xfffbffff
 8001288:	40007000 	.word	0x40007000
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d10c      	bne.n	80012ae <HAL_RCC_OscConfig+0x35e>
 8001294:	4bb6      	ldr	r3, [pc, #728]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001296:	6a1a      	ldr	r2, [r3, #32]
 8001298:	4bb5      	ldr	r3, [pc, #724]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800129a:	2101      	movs	r1, #1
 800129c:	438a      	bics	r2, r1
 800129e:	621a      	str	r2, [r3, #32]
 80012a0:	4bb3      	ldr	r3, [pc, #716]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012a2:	6a1a      	ldr	r2, [r3, #32]
 80012a4:	4bb2      	ldr	r3, [pc, #712]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012a6:	2104      	movs	r1, #4
 80012a8:	438a      	bics	r2, r1
 80012aa:	621a      	str	r2, [r3, #32]
 80012ac:	e01c      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	2b05      	cmp	r3, #5
 80012b4:	d10c      	bne.n	80012d0 <HAL_RCC_OscConfig+0x380>
 80012b6:	4bae      	ldr	r3, [pc, #696]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012b8:	6a1a      	ldr	r2, [r3, #32]
 80012ba:	4bad      	ldr	r3, [pc, #692]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012bc:	2104      	movs	r1, #4
 80012be:	430a      	orrs	r2, r1
 80012c0:	621a      	str	r2, [r3, #32]
 80012c2:	4bab      	ldr	r3, [pc, #684]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012c4:	6a1a      	ldr	r2, [r3, #32]
 80012c6:	4baa      	ldr	r3, [pc, #680]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012c8:	2101      	movs	r1, #1
 80012ca:	430a      	orrs	r2, r1
 80012cc:	621a      	str	r2, [r3, #32]
 80012ce:	e00b      	b.n	80012e8 <HAL_RCC_OscConfig+0x398>
 80012d0:	4ba7      	ldr	r3, [pc, #668]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012d2:	6a1a      	ldr	r2, [r3, #32]
 80012d4:	4ba6      	ldr	r3, [pc, #664]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012d6:	2101      	movs	r1, #1
 80012d8:	438a      	bics	r2, r1
 80012da:	621a      	str	r2, [r3, #32]
 80012dc:	4ba4      	ldr	r3, [pc, #656]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012de:	6a1a      	ldr	r2, [r3, #32]
 80012e0:	4ba3      	ldr	r3, [pc, #652]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80012e2:	2104      	movs	r1, #4
 80012e4:	438a      	bics	r2, r1
 80012e6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d014      	beq.n	800131a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012f0:	f7ff fafc 	bl	80008ec <HAL_GetTick>
 80012f4:	0003      	movs	r3, r0
 80012f6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f8:	e009      	b.n	800130e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012fa:	f7ff faf7 	bl	80008ec <HAL_GetTick>
 80012fe:	0002      	movs	r2, r0
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	4a9b      	ldr	r2, [pc, #620]	; (8001574 <HAL_RCC_OscConfig+0x624>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e12b      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800130e:	4b98      	ldr	r3, [pc, #608]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001310:	6a1b      	ldr	r3, [r3, #32]
 8001312:	2202      	movs	r2, #2
 8001314:	4013      	ands	r3, r2
 8001316:	d0f0      	beq.n	80012fa <HAL_RCC_OscConfig+0x3aa>
 8001318:	e013      	b.n	8001342 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131a:	f7ff fae7 	bl	80008ec <HAL_GetTick>
 800131e:	0003      	movs	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001322:	e009      	b.n	8001338 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001324:	f7ff fae2 	bl	80008ec <HAL_GetTick>
 8001328:	0002      	movs	r2, r0
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	4a91      	ldr	r2, [pc, #580]	; (8001574 <HAL_RCC_OscConfig+0x624>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d901      	bls.n	8001338 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001334:	2303      	movs	r3, #3
 8001336:	e116      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001338:	4b8d      	ldr	r3, [pc, #564]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	2202      	movs	r2, #2
 800133e:	4013      	ands	r3, r2
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001342:	231f      	movs	r3, #31
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d105      	bne.n	8001358 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800134c:	4b88      	ldr	r3, [pc, #544]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800134e:	69da      	ldr	r2, [r3, #28]
 8001350:	4b87      	ldr	r3, [pc, #540]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001352:	4989      	ldr	r1, [pc, #548]	; (8001578 <HAL_RCC_OscConfig+0x628>)
 8001354:	400a      	ands	r2, r1
 8001356:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2210      	movs	r2, #16
 800135e:	4013      	ands	r3, r2
 8001360:	d063      	beq.n	800142a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d12a      	bne.n	80013c0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800136a:	4b81      	ldr	r3, [pc, #516]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800136c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800136e:	4b80      	ldr	r3, [pc, #512]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001370:	2104      	movs	r1, #4
 8001372:	430a      	orrs	r2, r1
 8001374:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001376:	4b7e      	ldr	r3, [pc, #504]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001378:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800137a:	4b7d      	ldr	r3, [pc, #500]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800137c:	2101      	movs	r1, #1
 800137e:	430a      	orrs	r2, r1
 8001380:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001382:	f7ff fab3 	bl	80008ec <HAL_GetTick>
 8001386:	0003      	movs	r3, r0
 8001388:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800138c:	f7ff faae 	bl	80008ec <HAL_GetTick>
 8001390:	0002      	movs	r2, r0
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e0e3      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800139e:	4b74      	ldr	r3, [pc, #464]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013a2:	2202      	movs	r2, #2
 80013a4:	4013      	ands	r3, r2
 80013a6:	d0f1      	beq.n	800138c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013a8:	4b71      	ldr	r3, [pc, #452]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ac:	22f8      	movs	r2, #248	; 0xf8
 80013ae:	4393      	bics	r3, r2
 80013b0:	0019      	movs	r1, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	00da      	lsls	r2, r3, #3
 80013b8:	4b6d      	ldr	r3, [pc, #436]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ba:	430a      	orrs	r2, r1
 80013bc:	635a      	str	r2, [r3, #52]	; 0x34
 80013be:	e034      	b.n	800142a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	3305      	adds	r3, #5
 80013c6:	d111      	bne.n	80013ec <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013c8:	4b69      	ldr	r3, [pc, #420]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013cc:	4b68      	ldr	r3, [pc, #416]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ce:	2104      	movs	r1, #4
 80013d0:	438a      	bics	r2, r1
 80013d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013d4:	4b66      	ldr	r3, [pc, #408]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013d8:	22f8      	movs	r2, #248	; 0xf8
 80013da:	4393      	bics	r3, r2
 80013dc:	0019      	movs	r1, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	699b      	ldr	r3, [r3, #24]
 80013e2:	00da      	lsls	r2, r3, #3
 80013e4:	4b62      	ldr	r3, [pc, #392]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013e6:	430a      	orrs	r2, r1
 80013e8:	635a      	str	r2, [r3, #52]	; 0x34
 80013ea:	e01e      	b.n	800142a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013ec:	4b60      	ldr	r3, [pc, #384]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013f0:	4b5f      	ldr	r3, [pc, #380]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013f2:	2104      	movs	r1, #4
 80013f4:	430a      	orrs	r2, r1
 80013f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80013f8:	4b5d      	ldr	r3, [pc, #372]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013fc:	4b5c      	ldr	r3, [pc, #368]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80013fe:	2101      	movs	r1, #1
 8001400:	438a      	bics	r2, r1
 8001402:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001404:	f7ff fa72 	bl	80008ec <HAL_GetTick>
 8001408:	0003      	movs	r3, r0
 800140a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800140c:	e008      	b.n	8001420 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800140e:	f7ff fa6d 	bl	80008ec <HAL_GetTick>
 8001412:	0002      	movs	r2, r0
 8001414:	69bb      	ldr	r3, [r7, #24]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d901      	bls.n	8001420 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	e0a2      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001420:	4b53      	ldr	r3, [pc, #332]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d1f1      	bne.n	800140e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d100      	bne.n	8001434 <HAL_RCC_OscConfig+0x4e4>
 8001432:	e097      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001434:	4b4e      	ldr	r3, [pc, #312]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	220c      	movs	r2, #12
 800143a:	4013      	ands	r3, r2
 800143c:	2b08      	cmp	r3, #8
 800143e:	d100      	bne.n	8001442 <HAL_RCC_OscConfig+0x4f2>
 8001440:	e06b      	b.n	800151a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d14c      	bne.n	80014e4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800144a:	4b49      	ldr	r3, [pc, #292]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	4b48      	ldr	r3, [pc, #288]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001450:	494a      	ldr	r1, [pc, #296]	; (800157c <HAL_RCC_OscConfig+0x62c>)
 8001452:	400a      	ands	r2, r1
 8001454:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001456:	f7ff fa49 	bl	80008ec <HAL_GetTick>
 800145a:	0003      	movs	r3, r0
 800145c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001460:	f7ff fa44 	bl	80008ec <HAL_GetTick>
 8001464:	0002      	movs	r2, r0
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e079      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001472:	4b3f      	ldr	r3, [pc, #252]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	2380      	movs	r3, #128	; 0x80
 8001478:	049b      	lsls	r3, r3, #18
 800147a:	4013      	ands	r3, r2
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800147e:	4b3c      	ldr	r3, [pc, #240]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001482:	220f      	movs	r2, #15
 8001484:	4393      	bics	r3, r2
 8001486:	0019      	movs	r1, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800148e:	430a      	orrs	r2, r1
 8001490:	62da      	str	r2, [r3, #44]	; 0x2c
 8001492:	4b37      	ldr	r3, [pc, #220]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	4a3a      	ldr	r2, [pc, #232]	; (8001580 <HAL_RCC_OscConfig+0x630>)
 8001498:	4013      	ands	r3, r2
 800149a:	0019      	movs	r1, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	431a      	orrs	r2, r3
 80014a6:	4b32      	ldr	r3, [pc, #200]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014a8:	430a      	orrs	r2, r1
 80014aa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014ac:	4b30      	ldr	r3, [pc, #192]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	0449      	lsls	r1, r1, #17
 80014b6:	430a      	orrs	r2, r1
 80014b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ba:	f7ff fa17 	bl	80008ec <HAL_GetTick>
 80014be:	0003      	movs	r3, r0
 80014c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014c4:	f7ff fa12 	bl	80008ec <HAL_GetTick>
 80014c8:	0002      	movs	r2, r0
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e047      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014d6:	4b26      	ldr	r3, [pc, #152]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	049b      	lsls	r3, r3, #18
 80014de:	4013      	ands	r3, r2
 80014e0:	d0f0      	beq.n	80014c4 <HAL_RCC_OscConfig+0x574>
 80014e2:	e03f      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e4:	4b22      	ldr	r3, [pc, #136]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	4b21      	ldr	r3, [pc, #132]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 80014ea:	4924      	ldr	r1, [pc, #144]	; (800157c <HAL_RCC_OscConfig+0x62c>)
 80014ec:	400a      	ands	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f0:	f7ff f9fc 	bl	80008ec <HAL_GetTick>
 80014f4:	0003      	movs	r3, r0
 80014f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014fa:	f7ff f9f7 	bl	80008ec <HAL_GetTick>
 80014fe:	0002      	movs	r2, r0
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e02c      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800150c:	4b18      	ldr	r3, [pc, #96]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	049b      	lsls	r3, r3, #18
 8001514:	4013      	ands	r3, r2
 8001516:	d1f0      	bne.n	80014fa <HAL_RCC_OscConfig+0x5aa>
 8001518:	e024      	b.n	8001564 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d101      	bne.n	8001526 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e01f      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800152c:	4b10      	ldr	r3, [pc, #64]	; (8001570 <HAL_RCC_OscConfig+0x620>)
 800152e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001530:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	2380      	movs	r3, #128	; 0x80
 8001536:	025b      	lsls	r3, r3, #9
 8001538:	401a      	ands	r2, r3
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	429a      	cmp	r2, r3
 8001540:	d10e      	bne.n	8001560 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	220f      	movs	r2, #15
 8001546:	401a      	ands	r2, r3
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800154c:	429a      	cmp	r2, r3
 800154e:	d107      	bne.n	8001560 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001550:	697a      	ldr	r2, [r7, #20]
 8001552:	23f0      	movs	r3, #240	; 0xf0
 8001554:	039b      	lsls	r3, r3, #14
 8001556:	401a      	ands	r2, r3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	0018      	movs	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	b008      	add	sp, #32
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	40021000 	.word	0x40021000
 8001574:	00001388 	.word	0x00001388
 8001578:	efffffff 	.word	0xefffffff
 800157c:	feffffff 	.word	0xfeffffff
 8001580:	ffc2ffff 	.word	0xffc2ffff

08001584 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0b3      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001598:	4b5b      	ldr	r3, [pc, #364]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2201      	movs	r2, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	683a      	ldr	r2, [r7, #0]
 80015a2:	429a      	cmp	r2, r3
 80015a4:	d911      	bls.n	80015ca <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a6:	4b58      	ldr	r3, [pc, #352]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2201      	movs	r2, #1
 80015ac:	4393      	bics	r3, r2
 80015ae:	0019      	movs	r1, r3
 80015b0:	4b55      	ldr	r3, [pc, #340]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2201      	movs	r2, #1
 80015be:	4013      	ands	r3, r2
 80015c0:	683a      	ldr	r2, [r7, #0]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e09a      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2202      	movs	r2, #2
 80015d0:	4013      	ands	r3, r2
 80015d2:	d015      	beq.n	8001600 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2204      	movs	r2, #4
 80015da:	4013      	ands	r3, r2
 80015dc:	d006      	beq.n	80015ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80015de:	4b4b      	ldr	r3, [pc, #300]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015e0:	685a      	ldr	r2, [r3, #4]
 80015e2:	4b4a      	ldr	r3, [pc, #296]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015e4:	21e0      	movs	r1, #224	; 0xe0
 80015e6:	00c9      	lsls	r1, r1, #3
 80015e8:	430a      	orrs	r2, r1
 80015ea:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ec:	4b47      	ldr	r3, [pc, #284]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	22f0      	movs	r2, #240	; 0xf0
 80015f2:	4393      	bics	r3, r2
 80015f4:	0019      	movs	r1, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	4b44      	ldr	r3, [pc, #272]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2201      	movs	r2, #1
 8001606:	4013      	ands	r3, r2
 8001608:	d040      	beq.n	800168c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d107      	bne.n	8001622 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b3e      	ldr	r3, [pc, #248]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	029b      	lsls	r3, r3, #10
 800161a:	4013      	ands	r3, r2
 800161c:	d114      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e06e      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d107      	bne.n	800163a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162a:	4b38      	ldr	r3, [pc, #224]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	049b      	lsls	r3, r3, #18
 8001632:	4013      	ands	r3, r2
 8001634:	d108      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e062      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163a:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2202      	movs	r2, #2
 8001640:	4013      	ands	r3, r2
 8001642:	d101      	bne.n	8001648 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e05b      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001648:	4b30      	ldr	r3, [pc, #192]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2203      	movs	r2, #3
 800164e:	4393      	bics	r3, r2
 8001650:	0019      	movs	r1, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	4b2d      	ldr	r3, [pc, #180]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 8001658:	430a      	orrs	r2, r1
 800165a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800165c:	f7ff f946 	bl	80008ec <HAL_GetTick>
 8001660:	0003      	movs	r3, r0
 8001662:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001664:	e009      	b.n	800167a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001666:	f7ff f941 	bl	80008ec <HAL_GetTick>
 800166a:	0002      	movs	r2, r0
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	4a27      	ldr	r2, [pc, #156]	; (8001710 <HAL_RCC_ClockConfig+0x18c>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e042      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167a:	4b24      	ldr	r3, [pc, #144]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	220c      	movs	r2, #12
 8001680:	401a      	ands	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d1ec      	bne.n	8001666 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800168c:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2201      	movs	r2, #1
 8001692:	4013      	ands	r3, r2
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d211      	bcs.n	80016be <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169a:	4b1b      	ldr	r3, [pc, #108]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2201      	movs	r2, #1
 80016a0:	4393      	bics	r3, r2
 80016a2:	0019      	movs	r1, r3
 80016a4:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ac:	4b16      	ldr	r3, [pc, #88]	; (8001708 <HAL_RCC_ClockConfig+0x184>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2201      	movs	r2, #1
 80016b2:	4013      	ands	r3, r2
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d001      	beq.n	80016be <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e020      	b.n	8001700 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2204      	movs	r2, #4
 80016c4:	4013      	ands	r3, r2
 80016c6:	d009      	beq.n	80016dc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <HAL_RCC_ClockConfig+0x190>)
 80016ce:	4013      	ands	r3, r2
 80016d0:	0019      	movs	r1, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	68da      	ldr	r2, [r3, #12]
 80016d6:	4b0d      	ldr	r3, [pc, #52]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016d8:	430a      	orrs	r2, r1
 80016da:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80016dc:	f000 f820 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80016e0:	0001      	movs	r1, r0
 80016e2:	4b0a      	ldr	r3, [pc, #40]	; (800170c <HAL_RCC_ClockConfig+0x188>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	091b      	lsrs	r3, r3, #4
 80016e8:	220f      	movs	r2, #15
 80016ea:	4013      	ands	r3, r2
 80016ec:	4a0a      	ldr	r2, [pc, #40]	; (8001718 <HAL_RCC_ClockConfig+0x194>)
 80016ee:	5cd3      	ldrb	r3, [r2, r3]
 80016f0:	000a      	movs	r2, r1
 80016f2:	40da      	lsrs	r2, r3
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <HAL_RCC_ClockConfig+0x198>)
 80016f6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016f8:	2003      	movs	r0, #3
 80016fa:	f7ff f8b1 	bl	8000860 <HAL_InitTick>
  
  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	0018      	movs	r0, r3
 8001702:	46bd      	mov	sp, r7
 8001704:	b004      	add	sp, #16
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40022000 	.word	0x40022000
 800170c:	40021000 	.word	0x40021000
 8001710:	00001388 	.word	0x00001388
 8001714:	fffff8ff 	.word	0xfffff8ff
 8001718:	080034e0 	.word	0x080034e0
 800171c:	20000000 	.word	0x20000000

08001720 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	60fb      	str	r3, [r7, #12]
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001736:	2300      	movs	r3, #0
 8001738:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800173a:	4b20      	ldr	r3, [pc, #128]	; (80017bc <HAL_RCC_GetSysClockFreq+0x9c>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	220c      	movs	r2, #12
 8001744:	4013      	ands	r3, r2
 8001746:	2b04      	cmp	r3, #4
 8001748:	d002      	beq.n	8001750 <HAL_RCC_GetSysClockFreq+0x30>
 800174a:	2b08      	cmp	r3, #8
 800174c:	d003      	beq.n	8001756 <HAL_RCC_GetSysClockFreq+0x36>
 800174e:	e02c      	b.n	80017aa <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001750:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001752:	613b      	str	r3, [r7, #16]
      break;
 8001754:	e02c      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	0c9b      	lsrs	r3, r3, #18
 800175a:	220f      	movs	r2, #15
 800175c:	4013      	ands	r3, r2
 800175e:	4a19      	ldr	r2, [pc, #100]	; (80017c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001760:	5cd3      	ldrb	r3, [r2, r3]
 8001762:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001764:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001768:	220f      	movs	r2, #15
 800176a:	4013      	ands	r3, r2
 800176c:	4a16      	ldr	r2, [pc, #88]	; (80017c8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800176e:	5cd3      	ldrb	r3, [r2, r3]
 8001770:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001772:	68fa      	ldr	r2, [r7, #12]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	025b      	lsls	r3, r3, #9
 8001778:	4013      	ands	r3, r2
 800177a:	d009      	beq.n	8001790 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	4810      	ldr	r0, [pc, #64]	; (80017c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001780:	f7fe fcd4 	bl	800012c <__udivsi3>
 8001784:	0003      	movs	r3, r0
 8001786:	001a      	movs	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4353      	muls	r3, r2
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	e009      	b.n	80017a4 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	000a      	movs	r2, r1
 8001794:	0152      	lsls	r2, r2, #5
 8001796:	1a52      	subs	r2, r2, r1
 8001798:	0193      	lsls	r3, r2, #6
 800179a:	1a9b      	subs	r3, r3, r2
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	185b      	adds	r3, r3, r1
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	613b      	str	r3, [r7, #16]
      break;
 80017a8:	e002      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017aa:	4b05      	ldr	r3, [pc, #20]	; (80017c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017ac:	613b      	str	r3, [r7, #16]
      break;
 80017ae:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80017b0:	693b      	ldr	r3, [r7, #16]
}
 80017b2:	0018      	movs	r0, r3
 80017b4:	46bd      	mov	sp, r7
 80017b6:	b006      	add	sp, #24
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	46c0      	nop			; (mov r8, r8)
 80017bc:	40021000 	.word	0x40021000
 80017c0:	007a1200 	.word	0x007a1200
 80017c4:	080034f8 	.word	0x080034f8
 80017c8:	08003508 	.word	0x08003508

080017cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80017d0:	4b02      	ldr	r3, [pc, #8]	; (80017dc <HAL_RCC_GetHCLKFreq+0x10>)
 80017d2:	681b      	ldr	r3, [r3, #0]
}
 80017d4:	0018      	movs	r0, r3
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	46c0      	nop			; (mov r8, r8)
 80017dc:	20000000 	.word	0x20000000

080017e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80017e4:	f7ff fff2 	bl	80017cc <HAL_RCC_GetHCLKFreq>
 80017e8:	0001      	movs	r1, r0
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_RCC_GetPCLK1Freq+0x24>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	0a1b      	lsrs	r3, r3, #8
 80017f0:	2207      	movs	r2, #7
 80017f2:	4013      	ands	r3, r2
 80017f4:	4a04      	ldr	r2, [pc, #16]	; (8001808 <HAL_RCC_GetPCLK1Freq+0x28>)
 80017f6:	5cd3      	ldrb	r3, [r2, r3]
 80017f8:	40d9      	lsrs	r1, r3
 80017fa:	000b      	movs	r3, r1
}    
 80017fc:	0018      	movs	r0, r3
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	40021000 	.word	0x40021000
 8001808:	080034f0 	.word	0x080034f0

0800180c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001814:	2300      	movs	r3, #0
 8001816:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	2380      	movs	r3, #128	; 0x80
 8001822:	025b      	lsls	r3, r3, #9
 8001824:	4013      	ands	r3, r2
 8001826:	d100      	bne.n	800182a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001828:	e08e      	b.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800182a:	2017      	movs	r0, #23
 800182c:	183b      	adds	r3, r7, r0
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001832:	4b57      	ldr	r3, [pc, #348]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001834:	69da      	ldr	r2, [r3, #28]
 8001836:	2380      	movs	r3, #128	; 0x80
 8001838:	055b      	lsls	r3, r3, #21
 800183a:	4013      	ands	r3, r2
 800183c:	d110      	bne.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800183e:	4b54      	ldr	r3, [pc, #336]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001840:	69da      	ldr	r2, [r3, #28]
 8001842:	4b53      	ldr	r3, [pc, #332]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001844:	2180      	movs	r1, #128	; 0x80
 8001846:	0549      	lsls	r1, r1, #21
 8001848:	430a      	orrs	r2, r1
 800184a:	61da      	str	r2, [r3, #28]
 800184c:	4b50      	ldr	r3, [pc, #320]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800184e:	69da      	ldr	r2, [r3, #28]
 8001850:	2380      	movs	r3, #128	; 0x80
 8001852:	055b      	lsls	r3, r3, #21
 8001854:	4013      	ands	r3, r2
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800185a:	183b      	adds	r3, r7, r0
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001860:	4b4c      	ldr	r3, [pc, #304]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4013      	ands	r3, r2
 800186a:	d11a      	bne.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800186c:	4b49      	ldr	r3, [pc, #292]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b48      	ldr	r3, [pc, #288]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001872:	2180      	movs	r1, #128	; 0x80
 8001874:	0049      	lsls	r1, r1, #1
 8001876:	430a      	orrs	r2, r1
 8001878:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800187a:	f7ff f837 	bl	80008ec <HAL_GetTick>
 800187e:	0003      	movs	r3, r0
 8001880:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001882:	e008      	b.n	8001896 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001884:	f7ff f832 	bl	80008ec <HAL_GetTick>
 8001888:	0002      	movs	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b64      	cmp	r3, #100	; 0x64
 8001890:	d901      	bls.n	8001896 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e077      	b.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001896:	4b3f      	ldr	r3, [pc, #252]	; (8001994 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	4013      	ands	r3, r2
 80018a0:	d0f0      	beq.n	8001884 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018a2:	4b3b      	ldr	r3, [pc, #236]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018a4:	6a1a      	ldr	r2, [r3, #32]
 80018a6:	23c0      	movs	r3, #192	; 0xc0
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	4013      	ands	r3, r2
 80018ac:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d034      	beq.n	800191e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685a      	ldr	r2, [r3, #4]
 80018b8:	23c0      	movs	r3, #192	; 0xc0
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4013      	ands	r3, r2
 80018be:	68fa      	ldr	r2, [r7, #12]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d02c      	beq.n	800191e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018c4:	4b32      	ldr	r3, [pc, #200]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	4a33      	ldr	r2, [pc, #204]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80018ca:	4013      	ands	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80018ce:	4b30      	ldr	r3, [pc, #192]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018d0:	6a1a      	ldr	r2, [r3, #32]
 80018d2:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018d4:	2180      	movs	r1, #128	; 0x80
 80018d6:	0249      	lsls	r1, r1, #9
 80018d8:	430a      	orrs	r2, r1
 80018da:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018dc:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018de:	6a1a      	ldr	r2, [r3, #32]
 80018e0:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018e2:	492e      	ldr	r1, [pc, #184]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80018e4:	400a      	ands	r2, r1
 80018e6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80018e8:	4b29      	ldr	r3, [pc, #164]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2201      	movs	r2, #1
 80018f2:	4013      	ands	r3, r2
 80018f4:	d013      	beq.n	800191e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7fe fff9 	bl	80008ec <HAL_GetTick>
 80018fa:	0003      	movs	r3, r0
 80018fc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018fe:	e009      	b.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001900:	f7fe fff4 	bl	80008ec <HAL_GetTick>
 8001904:	0002      	movs	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	4a25      	ldr	r2, [pc, #148]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d901      	bls.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001910:	2303      	movs	r3, #3
 8001912:	e038      	b.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001914:	4b1e      	ldr	r3, [pc, #120]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	2202      	movs	r2, #2
 800191a:	4013      	ands	r3, r2
 800191c:	d0f0      	beq.n	8001900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800191e:	4b1c      	ldr	r3, [pc, #112]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	4a1d      	ldr	r2, [pc, #116]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001924:	4013      	ands	r3, r2
 8001926:	0019      	movs	r1, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685a      	ldr	r2, [r3, #4]
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800192e:	430a      	orrs	r2, r1
 8001930:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001932:	2317      	movs	r3, #23
 8001934:	18fb      	adds	r3, r7, r3
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d105      	bne.n	8001948 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800193c:	4b14      	ldr	r3, [pc, #80]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800193e:	69da      	ldr	r2, [r3, #28]
 8001940:	4b13      	ldr	r3, [pc, #76]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001942:	4918      	ldr	r1, [pc, #96]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001944:	400a      	ands	r2, r1
 8001946:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2201      	movs	r2, #1
 800194e:	4013      	ands	r3, r2
 8001950:	d009      	beq.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001952:	4b0f      	ldr	r3, [pc, #60]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	2203      	movs	r2, #3
 8001958:	4393      	bics	r3, r2
 800195a:	0019      	movs	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001962:	430a      	orrs	r2, r1
 8001964:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2220      	movs	r2, #32
 800196c:	4013      	ands	r3, r2
 800196e:	d009      	beq.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001970:	4b07      	ldr	r3, [pc, #28]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001974:	2210      	movs	r2, #16
 8001976:	4393      	bics	r3, r2
 8001978:	0019      	movs	r1, r3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	4b04      	ldr	r3, [pc, #16]	; (8001990 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001980:	430a      	orrs	r2, r1
 8001982:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001984:	2300      	movs	r3, #0
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b006      	add	sp, #24
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			; (mov r8, r8)
 8001990:	40021000 	.word	0x40021000
 8001994:	40007000 	.word	0x40007000
 8001998:	fffffcff 	.word	0xfffffcff
 800199c:	fffeffff 	.word	0xfffeffff
 80019a0:	00001388 	.word	0x00001388
 80019a4:	efffffff 	.word	0xefffffff

080019a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e044      	b.n	8001a44 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d107      	bne.n	80019d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2278      	movs	r2, #120	; 0x78
 80019c6:	2100      	movs	r1, #0
 80019c8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	0018      	movs	r0, r3
 80019ce:	f7fe fe53 	bl	8000678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2224      	movs	r2, #36	; 0x24
 80019d6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2101      	movs	r1, #1
 80019e4:	438a      	bics	r2, r1
 80019e6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	0018      	movs	r0, r3
 80019ec:	f000 fc58 	bl	80022a0 <UART_SetConfig>
 80019f0:	0003      	movs	r3, r0
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d101      	bne.n	80019fa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e024      	b.n	8001a44 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	0018      	movs	r0, r3
 8001a06:	f000 fd73 	bl	80024f0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	685a      	ldr	r2, [r3, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	490d      	ldr	r1, [pc, #52]	; (8001a4c <HAL_UART_Init+0xa4>)
 8001a16:	400a      	ands	r2, r1
 8001a18:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2108      	movs	r1, #8
 8001a26:	438a      	bics	r2, r1
 8001a28:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2101      	movs	r1, #1
 8001a36:	430a      	orrs	r2, r1
 8001a38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	0018      	movs	r0, r3
 8001a3e:	f000 fe0b 	bl	8002658 <UART_CheckIdleState>
 8001a42:	0003      	movs	r3, r0
}
 8001a44:	0018      	movs	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b002      	add	sp, #8
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	fffff7ff 	.word	0xfffff7ff

08001a50 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	; 0x28
 8001a54:	af02      	add	r7, sp, #8
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	1dbb      	adds	r3, r7, #6
 8001a5e:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	589b      	ldr	r3, [r3, r2]
 8001a66:	2b20      	cmp	r3, #32
 8001a68:	d000      	beq.n	8001a6c <HAL_UART_Receive+0x1c>
 8001a6a:	e0bd      	b.n	8001be8 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_UART_Receive+0x2a>
 8001a72:	1dbb      	adds	r3, r7, #6
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e0b5      	b.n	8001bea <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	2380      	movs	r3, #128	; 0x80
 8001a84:	015b      	lsls	r3, r3, #5
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d109      	bne.n	8001a9e <HAL_UART_Receive+0x4e>
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d105      	bne.n	8001a9e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	2201      	movs	r2, #1
 8001a96:	4013      	ands	r3, r2
 8001a98:	d001      	beq.n	8001a9e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e0a5      	b.n	8001bea <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2284      	movs	r2, #132	; 0x84
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	2280      	movs	r2, #128	; 0x80
 8001aaa:	2122      	movs	r1, #34	; 0x22
 8001aac:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ab4:	f7fe ff1a 	bl	80008ec <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	1dba      	adds	r2, r7, #6
 8001ac0:	2158      	movs	r1, #88	; 0x58
 8001ac2:	8812      	ldrh	r2, [r2, #0]
 8001ac4:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	1dba      	adds	r2, r7, #6
 8001aca:	215a      	movs	r1, #90	; 0x5a
 8001acc:	8812      	ldrh	r2, [r2, #0]
 8001ace:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	2380      	movs	r3, #128	; 0x80
 8001ad6:	015b      	lsls	r3, r3, #5
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d10d      	bne.n	8001af8 <HAL_UART_Receive+0xa8>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d104      	bne.n	8001aee <HAL_UART_Receive+0x9e>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	225c      	movs	r2, #92	; 0x5c
 8001ae8:	4942      	ldr	r1, [pc, #264]	; (8001bf4 <HAL_UART_Receive+0x1a4>)
 8001aea:	5299      	strh	r1, [r3, r2]
 8001aec:	e01a      	b.n	8001b24 <HAL_UART_Receive+0xd4>
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	225c      	movs	r2, #92	; 0x5c
 8001af2:	21ff      	movs	r1, #255	; 0xff
 8001af4:	5299      	strh	r1, [r3, r2]
 8001af6:	e015      	b.n	8001b24 <HAL_UART_Receive+0xd4>
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d10d      	bne.n	8001b1c <HAL_UART_Receive+0xcc>
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d104      	bne.n	8001b12 <HAL_UART_Receive+0xc2>
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	225c      	movs	r2, #92	; 0x5c
 8001b0c:	21ff      	movs	r1, #255	; 0xff
 8001b0e:	5299      	strh	r1, [r3, r2]
 8001b10:	e008      	b.n	8001b24 <HAL_UART_Receive+0xd4>
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	225c      	movs	r2, #92	; 0x5c
 8001b16:	217f      	movs	r1, #127	; 0x7f
 8001b18:	5299      	strh	r1, [r3, r2]
 8001b1a:	e003      	b.n	8001b24 <HAL_UART_Receive+0xd4>
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	225c      	movs	r2, #92	; 0x5c
 8001b20:	2100      	movs	r1, #0
 8001b22:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8001b24:	2312      	movs	r3, #18
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	68fa      	ldr	r2, [r7, #12]
 8001b2a:	215c      	movs	r1, #92	; 0x5c
 8001b2c:	5a52      	ldrh	r2, [r2, r1]
 8001b2e:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	2380      	movs	r3, #128	; 0x80
 8001b36:	015b      	lsls	r3, r3, #5
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d108      	bne.n	8001b4e <HAL_UART_Receive+0xfe>
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d104      	bne.n	8001b4e <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	61bb      	str	r3, [r7, #24]
 8001b4c:	e003      	b.n	8001b56 <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001b56:	e03b      	b.n	8001bd0 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	0013      	movs	r3, r2
 8001b62:	2200      	movs	r2, #0
 8001b64:	2120      	movs	r1, #32
 8001b66:	f000 fe1f 	bl	80027a8 <UART_WaitOnFlagUntilTimeout>
 8001b6a:	1e03      	subs	r3, r0, #0
 8001b6c:	d005      	beq.n	8001b7a <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2280      	movs	r2, #128	; 0x80
 8001b72:	2120      	movs	r1, #32
 8001b74:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e037      	b.n	8001bea <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d10e      	bne.n	8001b9e <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001b86:	b29b      	uxth	r3, r3
 8001b88:	2212      	movs	r2, #18
 8001b8a:	18ba      	adds	r2, r7, r2
 8001b8c:	8812      	ldrh	r2, [r2, #0]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	3302      	adds	r3, #2
 8001b9a:	61bb      	str	r3, [r7, #24]
 8001b9c:	e00f      	b.n	8001bbe <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2212      	movs	r2, #18
 8001baa:	18ba      	adds	r2, r7, r2
 8001bac:	8812      	ldrh	r2, [r2, #0]
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	225a      	movs	r2, #90	; 0x5a
 8001bc2:	5a9b      	ldrh	r3, [r3, r2]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	b299      	uxth	r1, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	225a      	movs	r2, #90	; 0x5a
 8001bce:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	225a      	movs	r2, #90	; 0x5a
 8001bd4:	5a9b      	ldrh	r3, [r3, r2]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1bd      	bne.n	8001b58 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	2280      	movs	r2, #128	; 0x80
 8001be0:	2120      	movs	r1, #32
 8001be2:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	e000      	b.n	8001bea <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8001be8:	2302      	movs	r3, #2
  }
}
 8001bea:	0018      	movs	r0, r3
 8001bec:	46bd      	mov	sp, r7
 8001bee:	b008      	add	sp, #32
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	000001ff 	.word	0x000001ff

08001bf8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	1dbb      	adds	r3, r7, #6
 8001c04:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001c0a:	2b20      	cmp	r3, #32
 8001c0c:	d15b      	bne.n	8001cc6 <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d003      	beq.n	8001c1c <HAL_UART_Transmit_IT+0x24>
 8001c14:	1dbb      	adds	r3, r7, #6
 8001c16:	881b      	ldrh	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e053      	b.n	8001cc8 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	689a      	ldr	r2, [r3, #8]
 8001c24:	2380      	movs	r3, #128	; 0x80
 8001c26:	015b      	lsls	r3, r3, #5
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d109      	bne.n	8001c40 <HAL_UART_Transmit_IT+0x48>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d105      	bne.n	8001c40 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2201      	movs	r2, #1
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d001      	beq.n	8001c40 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e043      	b.n	8001cc8 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	1dba      	adds	r2, r7, #6
 8001c4a:	2150      	movs	r1, #80	; 0x50
 8001c4c:	8812      	ldrh	r2, [r2, #0]
 8001c4e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	1dba      	adds	r2, r7, #6
 8001c54:	2152      	movs	r1, #82	; 0x52
 8001c56:	8812      	ldrh	r2, [r2, #0]
 8001c58:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2284      	movs	r2, #132	; 0x84
 8001c64:	2100      	movs	r1, #0
 8001c66:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2221      	movs	r2, #33	; 0x21
 8001c6c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	015b      	lsls	r3, r3, #5
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d107      	bne.n	8001c8a <HAL_UART_Transmit_IT+0x92>
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d103      	bne.n	8001c8a <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <HAL_UART_Transmit_IT+0xd8>)
 8001c86:	66da      	str	r2, [r3, #108]	; 0x6c
 8001c88:	e002      	b.n	8001c90 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	4a11      	ldr	r2, [pc, #68]	; (8001cd4 <HAL_UART_Transmit_IT+0xdc>)
 8001c8e:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c90:	f3ef 8310 	mrs	r3, PRIMASK
 8001c94:	613b      	str	r3, [r7, #16]
  return(result);
 8001c96:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001c98:	61fb      	str	r3, [r7, #28]
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f383 8810 	msr	PRIMASK, r3
}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2180      	movs	r1, #128	; 0x80
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	f383 8810 	msr	PRIMASK, r3
}
 8001cc0:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e000      	b.n	8001cc8 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8001cc6:	2302      	movs	r3, #2
  }
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b008      	add	sp, #32
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	08002a27 	.word	0x08002a27
 8001cd4:	08002973 	.word	0x08002973

08001cd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b0ab      	sub	sp, #172	; 0xac
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	22a4      	movs	r2, #164	; 0xa4
 8001ce8:	18b9      	adds	r1, r7, r2
 8001cea:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	20a0      	movs	r0, #160	; 0xa0
 8001cf4:	1839      	adds	r1, r7, r0
 8001cf6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	219c      	movs	r1, #156	; 0x9c
 8001d00:	1879      	adds	r1, r7, r1
 8001d02:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001d04:	0011      	movs	r1, r2
 8001d06:	18bb      	adds	r3, r7, r2
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a99      	ldr	r2, [pc, #612]	; (8001f70 <HAL_UART_IRQHandler+0x298>)
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	2298      	movs	r2, #152	; 0x98
 8001d10:	18bc      	adds	r4, r7, r2
 8001d12:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001d14:	18bb      	adds	r3, r7, r2
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d114      	bne.n	8001d46 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001d1c:	187b      	adds	r3, r7, r1
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2220      	movs	r2, #32
 8001d22:	4013      	ands	r3, r2
 8001d24:	d00f      	beq.n	8001d46 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001d26:	183b      	adds	r3, r7, r0
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d00a      	beq.n	8001d46 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d100      	bne.n	8001d3a <HAL_UART_IRQHandler+0x62>
 8001d38:	e286      	b.n	8002248 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	0010      	movs	r0, r2
 8001d42:	4798      	blx	r3
      }
      return;
 8001d44:	e280      	b.n	8002248 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001d46:	2398      	movs	r3, #152	; 0x98
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d100      	bne.n	8001d52 <HAL_UART_IRQHandler+0x7a>
 8001d50:	e114      	b.n	8001f7c <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001d52:	239c      	movs	r3, #156	; 0x9c
 8001d54:	18fb      	adds	r3, r7, r3
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d106      	bne.n	8001d6c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001d5e:	23a0      	movs	r3, #160	; 0xa0
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a83      	ldr	r2, [pc, #524]	; (8001f74 <HAL_UART_IRQHandler+0x29c>)
 8001d66:	4013      	ands	r3, r2
 8001d68:	d100      	bne.n	8001d6c <HAL_UART_IRQHandler+0x94>
 8001d6a:	e107      	b.n	8001f7c <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001d6c:	23a4      	movs	r3, #164	; 0xa4
 8001d6e:	18fb      	adds	r3, r7, r3
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2201      	movs	r2, #1
 8001d74:	4013      	ands	r3, r2
 8001d76:	d012      	beq.n	8001d9e <HAL_UART_IRQHandler+0xc6>
 8001d78:	23a0      	movs	r3, #160	; 0xa0
 8001d7a:	18fb      	adds	r3, r7, r3
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	2380      	movs	r3, #128	; 0x80
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	4013      	ands	r3, r2
 8001d84:	d00b      	beq.n	8001d9e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2284      	movs	r2, #132	; 0x84
 8001d92:	589b      	ldr	r3, [r3, r2]
 8001d94:	2201      	movs	r2, #1
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2184      	movs	r1, #132	; 0x84
 8001d9c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001d9e:	23a4      	movs	r3, #164	; 0xa4
 8001da0:	18fb      	adds	r3, r7, r3
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	2202      	movs	r2, #2
 8001da6:	4013      	ands	r3, r2
 8001da8:	d011      	beq.n	8001dce <HAL_UART_IRQHandler+0xf6>
 8001daa:	239c      	movs	r3, #156	; 0x9c
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2201      	movs	r2, #1
 8001db2:	4013      	ands	r3, r2
 8001db4:	d00b      	beq.n	8001dce <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2202      	movs	r2, #2
 8001dbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2284      	movs	r2, #132	; 0x84
 8001dc2:	589b      	ldr	r3, [r3, r2]
 8001dc4:	2204      	movs	r2, #4
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2184      	movs	r1, #132	; 0x84
 8001dcc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001dce:	23a4      	movs	r3, #164	; 0xa4
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d011      	beq.n	8001dfe <HAL_UART_IRQHandler+0x126>
 8001dda:	239c      	movs	r3, #156	; 0x9c
 8001ddc:	18fb      	adds	r3, r7, r3
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	d00b      	beq.n	8001dfe <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2204      	movs	r2, #4
 8001dec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2284      	movs	r2, #132	; 0x84
 8001df2:	589b      	ldr	r3, [r3, r2]
 8001df4:	2202      	movs	r2, #2
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2184      	movs	r1, #132	; 0x84
 8001dfc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001dfe:	23a4      	movs	r3, #164	; 0xa4
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2208      	movs	r2, #8
 8001e06:	4013      	ands	r3, r2
 8001e08:	d017      	beq.n	8001e3a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e0a:	23a0      	movs	r3, #160	; 0xa0
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2220      	movs	r2, #32
 8001e12:	4013      	ands	r3, r2
 8001e14:	d105      	bne.n	8001e22 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8001e16:	239c      	movs	r3, #156	; 0x9c
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001e20:	d00b      	beq.n	8001e3a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2208      	movs	r2, #8
 8001e28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2284      	movs	r2, #132	; 0x84
 8001e2e:	589b      	ldr	r3, [r3, r2]
 8001e30:	2208      	movs	r2, #8
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2184      	movs	r1, #132	; 0x84
 8001e38:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001e3a:	23a4      	movs	r3, #164	; 0xa4
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	2380      	movs	r3, #128	; 0x80
 8001e42:	011b      	lsls	r3, r3, #4
 8001e44:	4013      	ands	r3, r2
 8001e46:	d013      	beq.n	8001e70 <HAL_UART_IRQHandler+0x198>
 8001e48:	23a0      	movs	r3, #160	; 0xa0
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2380      	movs	r3, #128	; 0x80
 8001e50:	04db      	lsls	r3, r3, #19
 8001e52:	4013      	ands	r3, r2
 8001e54:	d00c      	beq.n	8001e70 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2280      	movs	r2, #128	; 0x80
 8001e5c:	0112      	lsls	r2, r2, #4
 8001e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2284      	movs	r2, #132	; 0x84
 8001e64:	589b      	ldr	r3, [r3, r2]
 8001e66:	2220      	movs	r2, #32
 8001e68:	431a      	orrs	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2184      	movs	r1, #132	; 0x84
 8001e6e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2284      	movs	r2, #132	; 0x84
 8001e74:	589b      	ldr	r3, [r3, r2]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d100      	bne.n	8001e7c <HAL_UART_IRQHandler+0x1a4>
 8001e7a:	e1e7      	b.n	800224c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001e7c:	23a4      	movs	r3, #164	; 0xa4
 8001e7e:	18fb      	adds	r3, r7, r3
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2220      	movs	r2, #32
 8001e84:	4013      	ands	r3, r2
 8001e86:	d00e      	beq.n	8001ea6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001e88:	23a0      	movs	r3, #160	; 0xa0
 8001e8a:	18fb      	adds	r3, r7, r3
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2220      	movs	r2, #32
 8001e90:	4013      	ands	r3, r2
 8001e92:	d008      	beq.n	8001ea6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d004      	beq.n	8001ea6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	0010      	movs	r0, r2
 8001ea4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2284      	movs	r2, #132	; 0x84
 8001eaa:	589b      	ldr	r3, [r3, r2]
 8001eac:	2194      	movs	r1, #148	; 0x94
 8001eae:	187a      	adds	r2, r7, r1
 8001eb0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2240      	movs	r2, #64	; 0x40
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b40      	cmp	r3, #64	; 0x40
 8001ebe:	d004      	beq.n	8001eca <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001ec0:	187b      	adds	r3, r7, r1
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2228      	movs	r2, #40	; 0x28
 8001ec6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001ec8:	d047      	beq.n	8001f5a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f000 fcd5 	bl	800287c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	2240      	movs	r2, #64	; 0x40
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b40      	cmp	r3, #64	; 0x40
 8001ede:	d137      	bne.n	8001f50 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8001ee4:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8001ee6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ee8:	2090      	movs	r0, #144	; 0x90
 8001eea:	183a      	adds	r2, r7, r0
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	2301      	movs	r3, #1
 8001ef0:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ef2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ef4:	f383 8810 	msr	PRIMASK, r3
}
 8001ef8:	46c0      	nop			; (mov r8, r8)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	2140      	movs	r1, #64	; 0x40
 8001f06:	438a      	bics	r2, r1
 8001f08:	609a      	str	r2, [r3, #8]
 8001f0a:	183b      	adds	r3, r7, r0
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f10:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f12:	f383 8810 	msr	PRIMASK, r3
}
 8001f16:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d012      	beq.n	8001f46 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <HAL_UART_IRQHandler+0x2a0>)
 8001f26:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7fe fe21 	bl	8000b74 <HAL_DMA_Abort_IT>
 8001f32:	1e03      	subs	r3, r0, #0
 8001f34:	d01a      	beq.n	8001f6c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f40:	0018      	movs	r0, r3
 8001f42:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f44:	e012      	b.n	8001f6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	0018      	movs	r0, r3
 8001f4a:	f000 f995 	bl	8002278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f4e:	e00d      	b.n	8001f6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	0018      	movs	r0, r3
 8001f54:	f000 f990 	bl	8002278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f58:	e008      	b.n	8001f6c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f000 f98b 	bl	8002278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2284      	movs	r2, #132	; 0x84
 8001f66:	2100      	movs	r1, #0
 8001f68:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8001f6a:	e16f      	b.n	800224c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f6c:	46c0      	nop			; (mov r8, r8)
    return;
 8001f6e:	e16d      	b.n	800224c <HAL_UART_IRQHandler+0x574>
 8001f70:	0000080f 	.word	0x0000080f
 8001f74:	04000120 	.word	0x04000120
 8001f78:	08002945 	.word	0x08002945

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d000      	beq.n	8001f86 <HAL_UART_IRQHandler+0x2ae>
 8001f84:	e139      	b.n	80021fa <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001f86:	23a4      	movs	r3, #164	; 0xa4
 8001f88:	18fb      	adds	r3, r7, r3
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d100      	bne.n	8001f94 <HAL_UART_IRQHandler+0x2bc>
 8001f92:	e132      	b.n	80021fa <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001f94:	23a0      	movs	r3, #160	; 0xa0
 8001f96:	18fb      	adds	r3, r7, r3
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2210      	movs	r2, #16
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d100      	bne.n	8001fa2 <HAL_UART_IRQHandler+0x2ca>
 8001fa0:	e12b      	b.n	80021fa <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2210      	movs	r2, #16
 8001fa8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	2240      	movs	r2, #64	; 0x40
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b40      	cmp	r3, #64	; 0x40
 8001fb6:	d000      	beq.n	8001fba <HAL_UART_IRQHandler+0x2e2>
 8001fb8:	e09f      	b.n	80020fa <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	217e      	movs	r1, #126	; 0x7e
 8001fc4:	187b      	adds	r3, r7, r1
 8001fc6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8001fc8:	187b      	adds	r3, r7, r1
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d100      	bne.n	8001fd2 <HAL_UART_IRQHandler+0x2fa>
 8001fd0:	e13e      	b.n	8002250 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2258      	movs	r2, #88	; 0x58
 8001fd6:	5a9b      	ldrh	r3, [r3, r2]
 8001fd8:	187a      	adds	r2, r7, r1
 8001fda:	8812      	ldrh	r2, [r2, #0]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d300      	bcc.n	8001fe2 <HAL_UART_IRQHandler+0x30a>
 8001fe0:	e136      	b.n	8002250 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	187a      	adds	r2, r7, r1
 8001fe6:	215a      	movs	r1, #90	; 0x5a
 8001fe8:	8812      	ldrh	r2, [r2, #0]
 8001fea:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b20      	cmp	r3, #32
 8001ff4:	d06f      	beq.n	80020d6 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8001ffa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8001ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ffe:	67bb      	str	r3, [r7, #120]	; 0x78
 8002000:	2301      	movs	r3, #1
 8002002:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002006:	f383 8810 	msr	PRIMASK, r3
}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4992      	ldr	r1, [pc, #584]	; (8002260 <HAL_UART_IRQHandler+0x588>)
 8002018:	400a      	ands	r2, r1
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800201e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002022:	f383 8810 	msr	PRIMASK, r3
}
 8002026:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002028:	f3ef 8310 	mrs	r3, PRIMASK
 800202c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 800202e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002030:	677b      	str	r3, [r7, #116]	; 0x74
 8002032:	2301      	movs	r3, #1
 8002034:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002036:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002038:	f383 8810 	msr	PRIMASK, r3
}
 800203c:	46c0      	nop			; (mov r8, r8)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2101      	movs	r1, #1
 800204a:	438a      	bics	r2, r1
 800204c:	609a      	str	r2, [r3, #8]
 800204e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002050:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002054:	f383 8810 	msr	PRIMASK, r3
}
 8002058:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800205a:	f3ef 8310 	mrs	r3, PRIMASK
 800205e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002060:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002062:	673b      	str	r3, [r7, #112]	; 0x70
 8002064:	2301      	movs	r3, #1
 8002066:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800206a:	f383 8810 	msr	PRIMASK, r3
}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689a      	ldr	r2, [r3, #8]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	2140      	movs	r1, #64	; 0x40
 800207c:	438a      	bics	r2, r1
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002082:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002084:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002086:	f383 8810 	msr	PRIMASK, r3
}
 800208a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2280      	movs	r2, #128	; 0x80
 8002090:	2120      	movs	r1, #32
 8002092:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800209a:	f3ef 8310 	mrs	r3, PRIMASK
 800209e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80020a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80020a4:	2301      	movs	r3, #1
 80020a6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020aa:	f383 8810 	msr	PRIMASK, r3
}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	2110      	movs	r1, #16
 80020bc:	438a      	bics	r2, r1
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020c2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020c6:	f383 8810 	msr	PRIMASK, r3
}
 80020ca:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7fe fd17 	bl	8000b04 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2202      	movs	r2, #2
 80020da:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2258      	movs	r2, #88	; 0x58
 80020e0:	5a9a      	ldrh	r2, [r3, r2]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	215a      	movs	r1, #90	; 0x5a
 80020e6:	5a5b      	ldrh	r3, [r3, r1]
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	b29a      	uxth	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	0011      	movs	r1, r2
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 f8c8 	bl	8002288 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80020f8:	e0aa      	b.n	8002250 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2258      	movs	r2, #88	; 0x58
 80020fe:	5a99      	ldrh	r1, [r3, r2]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	225a      	movs	r2, #90	; 0x5a
 8002104:	5a9b      	ldrh	r3, [r3, r2]
 8002106:	b29a      	uxth	r2, r3
 8002108:	208e      	movs	r0, #142	; 0x8e
 800210a:	183b      	adds	r3, r7, r0
 800210c:	1a8a      	subs	r2, r1, r2
 800210e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	225a      	movs	r2, #90	; 0x5a
 8002114:	5a9b      	ldrh	r3, [r3, r2]
 8002116:	b29b      	uxth	r3, r3
 8002118:	2b00      	cmp	r3, #0
 800211a:	d100      	bne.n	800211e <HAL_UART_IRQHandler+0x446>
 800211c:	e09a      	b.n	8002254 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800211e:	183b      	adds	r3, r7, r0
 8002120:	881b      	ldrh	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d100      	bne.n	8002128 <HAL_UART_IRQHandler+0x450>
 8002126:	e095      	b.n	8002254 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002128:	f3ef 8310 	mrs	r3, PRIMASK
 800212c:	60fb      	str	r3, [r7, #12]
  return(result);
 800212e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002130:	2488      	movs	r4, #136	; 0x88
 8002132:	193a      	adds	r2, r7, r4
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	2301      	movs	r3, #1
 8002138:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	f383 8810 	msr	PRIMASK, r3
}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4945      	ldr	r1, [pc, #276]	; (8002264 <HAL_UART_IRQHandler+0x58c>)
 800214e:	400a      	ands	r2, r1
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	193b      	adds	r3, r7, r4
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	f383 8810 	msr	PRIMASK, r3
}
 800215e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002160:	f3ef 8310 	mrs	r3, PRIMASK
 8002164:	61bb      	str	r3, [r7, #24]
  return(result);
 8002166:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002168:	2484      	movs	r4, #132	; 0x84
 800216a:	193a      	adds	r2, r7, r4
 800216c:	6013      	str	r3, [r2, #0]
 800216e:	2301      	movs	r3, #1
 8002170:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f383 8810 	msr	PRIMASK, r3
}
 8002178:	46c0      	nop			; (mov r8, r8)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689a      	ldr	r2, [r3, #8]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2101      	movs	r1, #1
 8002186:	438a      	bics	r2, r1
 8002188:	609a      	str	r2, [r3, #8]
 800218a:	193b      	adds	r3, r7, r4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002190:	6a3b      	ldr	r3, [r7, #32]
 8002192:	f383 8810 	msr	PRIMASK, r3
}
 8002196:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2280      	movs	r2, #128	; 0x80
 800219c:	2120      	movs	r1, #32
 800219e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021ac:	f3ef 8310 	mrs	r3, PRIMASK
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80021b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021b4:	2480      	movs	r4, #128	; 0x80
 80021b6:	193a      	adds	r2, r7, r4
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	2301      	movs	r3, #1
 80021bc:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c0:	f383 8810 	msr	PRIMASK, r3
}
 80021c4:	46c0      	nop			; (mov r8, r8)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2110      	movs	r1, #16
 80021d2:	438a      	bics	r2, r1
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	193b      	adds	r3, r7, r4
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021de:	f383 8810 	msr	PRIMASK, r3
}
 80021e2:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2202      	movs	r2, #2
 80021e8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80021ea:	183b      	adds	r3, r7, r0
 80021ec:	881a      	ldrh	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0011      	movs	r1, r2
 80021f2:	0018      	movs	r0, r3
 80021f4:	f000 f848 	bl	8002288 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80021f8:	e02c      	b.n	8002254 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80021fa:	23a4      	movs	r3, #164	; 0xa4
 80021fc:	18fb      	adds	r3, r7, r3
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2280      	movs	r2, #128	; 0x80
 8002202:	4013      	ands	r3, r2
 8002204:	d00f      	beq.n	8002226 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002206:	23a0      	movs	r3, #160	; 0xa0
 8002208:	18fb      	adds	r3, r7, r3
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2280      	movs	r2, #128	; 0x80
 800220e:	4013      	ands	r3, r2
 8002210:	d009      	beq.n	8002226 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002216:	2b00      	cmp	r3, #0
 8002218:	d01e      	beq.n	8002258 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	0010      	movs	r0, r2
 8002222:	4798      	blx	r3
    }
    return;
 8002224:	e018      	b.n	8002258 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002226:	23a4      	movs	r3, #164	; 0xa4
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2240      	movs	r2, #64	; 0x40
 800222e:	4013      	ands	r3, r2
 8002230:	d013      	beq.n	800225a <HAL_UART_IRQHandler+0x582>
 8002232:	23a0      	movs	r3, #160	; 0xa0
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	2240      	movs	r2, #64	; 0x40
 800223a:	4013      	ands	r3, r2
 800223c:	d00d      	beq.n	800225a <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	0018      	movs	r0, r3
 8002242:	f000 fc4e 	bl	8002ae2 <UART_EndTransmit_IT>
    return;
 8002246:	e008      	b.n	800225a <HAL_UART_IRQHandler+0x582>
      return;
 8002248:	46c0      	nop			; (mov r8, r8)
 800224a:	e006      	b.n	800225a <HAL_UART_IRQHandler+0x582>
    return;
 800224c:	46c0      	nop			; (mov r8, r8)
 800224e:	e004      	b.n	800225a <HAL_UART_IRQHandler+0x582>
      return;
 8002250:	46c0      	nop			; (mov r8, r8)
 8002252:	e002      	b.n	800225a <HAL_UART_IRQHandler+0x582>
      return;
 8002254:	46c0      	nop			; (mov r8, r8)
 8002256:	e000      	b.n	800225a <HAL_UART_IRQHandler+0x582>
    return;
 8002258:	46c0      	nop			; (mov r8, r8)
  }

}
 800225a:	46bd      	mov	sp, r7
 800225c:	b02b      	add	sp, #172	; 0xac
 800225e:	bd90      	pop	{r4, r7, pc}
 8002260:	fffffeff 	.word	0xfffffeff
 8002264:	fffffedf 	.word	0xfffffedf

08002268 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002270:	46c0      	nop			; (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b002      	add	sp, #8
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002280:	46c0      	nop			; (mov r8, r8)
 8002282:	46bd      	mov	sp, r7
 8002284:	b002      	add	sp, #8
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
 8002290:	000a      	movs	r2, r1
 8002292:	1cbb      	adds	r3, r7, #2
 8002294:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002296:	46c0      	nop			; (mov r8, r8)
 8002298:	46bd      	mov	sp, r7
 800229a:	b002      	add	sp, #8
 800229c:	bd80      	pop	{r7, pc}
	...

080022a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80022a8:	231e      	movs	r3, #30
 80022aa:	18fb      	adds	r3, r7, r3
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	431a      	orrs	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	69db      	ldr	r3, [r3, #28]
 80022c4:	4313      	orrs	r3, r2
 80022c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a83      	ldr	r2, [pc, #524]	; (80024dc <UART_SetConfig+0x23c>)
 80022d0:	4013      	ands	r3, r2
 80022d2:	0019      	movs	r1, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	430a      	orrs	r2, r1
 80022dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	4a7e      	ldr	r2, [pc, #504]	; (80024e0 <UART_SetConfig+0x240>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	0019      	movs	r1, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a1b      	ldr	r3, [r3, #32]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	4313      	orrs	r3, r2
 8002304:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	4a75      	ldr	r2, [pc, #468]	; (80024e4 <UART_SetConfig+0x244>)
 800230e:	4013      	ands	r3, r2
 8002310:	0019      	movs	r1, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	430a      	orrs	r2, r1
 800231a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800231c:	4b72      	ldr	r3, [pc, #456]	; (80024e8 <UART_SetConfig+0x248>)
 800231e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002320:	2203      	movs	r2, #3
 8002322:	4013      	ands	r3, r2
 8002324:	2b03      	cmp	r3, #3
 8002326:	d00d      	beq.n	8002344 <UART_SetConfig+0xa4>
 8002328:	d81b      	bhi.n	8002362 <UART_SetConfig+0xc2>
 800232a:	2b02      	cmp	r3, #2
 800232c:	d014      	beq.n	8002358 <UART_SetConfig+0xb8>
 800232e:	d818      	bhi.n	8002362 <UART_SetConfig+0xc2>
 8002330:	2b00      	cmp	r3, #0
 8002332:	d002      	beq.n	800233a <UART_SetConfig+0x9a>
 8002334:	2b01      	cmp	r3, #1
 8002336:	d00a      	beq.n	800234e <UART_SetConfig+0xae>
 8002338:	e013      	b.n	8002362 <UART_SetConfig+0xc2>
 800233a:	231f      	movs	r3, #31
 800233c:	18fb      	adds	r3, r7, r3
 800233e:	2200      	movs	r2, #0
 8002340:	701a      	strb	r2, [r3, #0]
 8002342:	e012      	b.n	800236a <UART_SetConfig+0xca>
 8002344:	231f      	movs	r3, #31
 8002346:	18fb      	adds	r3, r7, r3
 8002348:	2202      	movs	r2, #2
 800234a:	701a      	strb	r2, [r3, #0]
 800234c:	e00d      	b.n	800236a <UART_SetConfig+0xca>
 800234e:	231f      	movs	r3, #31
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	2204      	movs	r2, #4
 8002354:	701a      	strb	r2, [r3, #0]
 8002356:	e008      	b.n	800236a <UART_SetConfig+0xca>
 8002358:	231f      	movs	r3, #31
 800235a:	18fb      	adds	r3, r7, r3
 800235c:	2208      	movs	r2, #8
 800235e:	701a      	strb	r2, [r3, #0]
 8002360:	e003      	b.n	800236a <UART_SetConfig+0xca>
 8002362:	231f      	movs	r3, #31
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	2210      	movs	r2, #16
 8002368:	701a      	strb	r2, [r3, #0]
 800236a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69da      	ldr	r2, [r3, #28]
 8002370:	2380      	movs	r3, #128	; 0x80
 8002372:	021b      	lsls	r3, r3, #8
 8002374:	429a      	cmp	r2, r3
 8002376:	d15c      	bne.n	8002432 <UART_SetConfig+0x192>
  {
    switch (clocksource)
 8002378:	231f      	movs	r3, #31
 800237a:	18fb      	adds	r3, r7, r3
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b08      	cmp	r3, #8
 8002380:	d015      	beq.n	80023ae <UART_SetConfig+0x10e>
 8002382:	dc18      	bgt.n	80023b6 <UART_SetConfig+0x116>
 8002384:	2b04      	cmp	r3, #4
 8002386:	d00d      	beq.n	80023a4 <UART_SetConfig+0x104>
 8002388:	dc15      	bgt.n	80023b6 <UART_SetConfig+0x116>
 800238a:	2b00      	cmp	r3, #0
 800238c:	d002      	beq.n	8002394 <UART_SetConfig+0xf4>
 800238e:	2b02      	cmp	r3, #2
 8002390:	d005      	beq.n	800239e <UART_SetConfig+0xfe>
 8002392:	e010      	b.n	80023b6 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002394:	f7ff fa24 	bl	80017e0 <HAL_RCC_GetPCLK1Freq>
 8002398:	0003      	movs	r3, r0
 800239a:	61bb      	str	r3, [r7, #24]
        break;
 800239c:	e012      	b.n	80023c4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800239e:	4b53      	ldr	r3, [pc, #332]	; (80024ec <UART_SetConfig+0x24c>)
 80023a0:	61bb      	str	r3, [r7, #24]
        break;
 80023a2:	e00f      	b.n	80023c4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80023a4:	f7ff f9bc 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 80023a8:	0003      	movs	r3, r0
 80023aa:	61bb      	str	r3, [r7, #24]
        break;
 80023ac:	e00a      	b.n	80023c4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80023ae:	2380      	movs	r3, #128	; 0x80
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	61bb      	str	r3, [r7, #24]
        break;
 80023b4:	e006      	b.n	80023c4 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80023ba:	231e      	movs	r3, #30
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	2201      	movs	r2, #1
 80023c0:	701a      	strb	r2, [r3, #0]
        break;
 80023c2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d100      	bne.n	80023cc <UART_SetConfig+0x12c>
 80023ca:	e07a      	b.n	80024c2 <UART_SetConfig+0x222>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	005a      	lsls	r2, r3, #1
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	085b      	lsrs	r3, r3, #1
 80023d6:	18d2      	adds	r2, r2, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	0019      	movs	r1, r3
 80023de:	0010      	movs	r0, r2
 80023e0:	f7fd fea4 	bl	800012c <__udivsi3>
 80023e4:	0003      	movs	r3, r0
 80023e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	2b0f      	cmp	r3, #15
 80023ec:	d91c      	bls.n	8002428 <UART_SetConfig+0x188>
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	2380      	movs	r3, #128	; 0x80
 80023f2:	025b      	lsls	r3, r3, #9
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d217      	bcs.n	8002428 <UART_SetConfig+0x188>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	200e      	movs	r0, #14
 80023fe:	183b      	adds	r3, r7, r0
 8002400:	210f      	movs	r1, #15
 8002402:	438a      	bics	r2, r1
 8002404:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	085b      	lsrs	r3, r3, #1
 800240a:	b29b      	uxth	r3, r3
 800240c:	2207      	movs	r2, #7
 800240e:	4013      	ands	r3, r2
 8002410:	b299      	uxth	r1, r3
 8002412:	183b      	adds	r3, r7, r0
 8002414:	183a      	adds	r2, r7, r0
 8002416:	8812      	ldrh	r2, [r2, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	183a      	adds	r2, r7, r0
 8002422:	8812      	ldrh	r2, [r2, #0]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	e04c      	b.n	80024c2 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 8002428:	231e      	movs	r3, #30
 800242a:	18fb      	adds	r3, r7, r3
 800242c:	2201      	movs	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
 8002430:	e047      	b.n	80024c2 <UART_SetConfig+0x222>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002432:	231f      	movs	r3, #31
 8002434:	18fb      	adds	r3, r7, r3
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b08      	cmp	r3, #8
 800243a:	d015      	beq.n	8002468 <UART_SetConfig+0x1c8>
 800243c:	dc18      	bgt.n	8002470 <UART_SetConfig+0x1d0>
 800243e:	2b04      	cmp	r3, #4
 8002440:	d00d      	beq.n	800245e <UART_SetConfig+0x1be>
 8002442:	dc15      	bgt.n	8002470 <UART_SetConfig+0x1d0>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <UART_SetConfig+0x1ae>
 8002448:	2b02      	cmp	r3, #2
 800244a:	d005      	beq.n	8002458 <UART_SetConfig+0x1b8>
 800244c:	e010      	b.n	8002470 <UART_SetConfig+0x1d0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800244e:	f7ff f9c7 	bl	80017e0 <HAL_RCC_GetPCLK1Freq>
 8002452:	0003      	movs	r3, r0
 8002454:	61bb      	str	r3, [r7, #24]
        break;
 8002456:	e012      	b.n	800247e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002458:	4b24      	ldr	r3, [pc, #144]	; (80024ec <UART_SetConfig+0x24c>)
 800245a:	61bb      	str	r3, [r7, #24]
        break;
 800245c:	e00f      	b.n	800247e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800245e:	f7ff f95f 	bl	8001720 <HAL_RCC_GetSysClockFreq>
 8002462:	0003      	movs	r3, r0
 8002464:	61bb      	str	r3, [r7, #24]
        break;
 8002466:	e00a      	b.n	800247e <UART_SetConfig+0x1de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002468:	2380      	movs	r3, #128	; 0x80
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	61bb      	str	r3, [r7, #24]
        break;
 800246e:	e006      	b.n	800247e <UART_SetConfig+0x1de>
      default:
        pclk = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002474:	231e      	movs	r3, #30
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	2201      	movs	r2, #1
 800247a:	701a      	strb	r2, [r3, #0]
        break;
 800247c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01e      	beq.n	80024c2 <UART_SetConfig+0x222>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	085a      	lsrs	r2, r3, #1
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	18d2      	adds	r2, r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	0019      	movs	r1, r3
 8002494:	0010      	movs	r0, r2
 8002496:	f7fd fe49 	bl	800012c <__udivsi3>
 800249a:	0003      	movs	r3, r0
 800249c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	2b0f      	cmp	r3, #15
 80024a2:	d90a      	bls.n	80024ba <UART_SetConfig+0x21a>
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	2380      	movs	r3, #128	; 0x80
 80024a8:	025b      	lsls	r3, r3, #9
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d205      	bcs.n	80024ba <UART_SetConfig+0x21a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	60da      	str	r2, [r3, #12]
 80024b8:	e003      	b.n	80024c2 <UART_SetConfig+0x222>
      }
      else
      {
        ret = HAL_ERROR;
 80024ba:	231e      	movs	r3, #30
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	2201      	movs	r2, #1
 80024c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80024ce:	231e      	movs	r3, #30
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	781b      	ldrb	r3, [r3, #0]
}
 80024d4:	0018      	movs	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b008      	add	sp, #32
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	ffff69f3 	.word	0xffff69f3
 80024e0:	ffffcfff 	.word	0xffffcfff
 80024e4:	fffff4ff 	.word	0xfffff4ff
 80024e8:	40021000 	.word	0x40021000
 80024ec:	007a1200 	.word	0x007a1200

080024f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fc:	2201      	movs	r2, #1
 80024fe:	4013      	ands	r3, r2
 8002500:	d00b      	beq.n	800251a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a4a      	ldr	r2, [pc, #296]	; (8002634 <UART_AdvFeatureConfig+0x144>)
 800250a:	4013      	ands	r3, r2
 800250c:	0019      	movs	r1, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251e:	2202      	movs	r2, #2
 8002520:	4013      	ands	r3, r2
 8002522:	d00b      	beq.n	800253c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	4a43      	ldr	r2, [pc, #268]	; (8002638 <UART_AdvFeatureConfig+0x148>)
 800252c:	4013      	ands	r3, r2
 800252e:	0019      	movs	r1, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	430a      	orrs	r2, r1
 800253a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002540:	2204      	movs	r2, #4
 8002542:	4013      	ands	r3, r2
 8002544:	d00b      	beq.n	800255e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	4a3b      	ldr	r2, [pc, #236]	; (800263c <UART_AdvFeatureConfig+0x14c>)
 800254e:	4013      	ands	r3, r2
 8002550:	0019      	movs	r1, r3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	2208      	movs	r2, #8
 8002564:	4013      	ands	r3, r2
 8002566:	d00b      	beq.n	8002580 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	4a34      	ldr	r2, [pc, #208]	; (8002640 <UART_AdvFeatureConfig+0x150>)
 8002570:	4013      	ands	r3, r2
 8002572:	0019      	movs	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	430a      	orrs	r2, r1
 800257e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002584:	2210      	movs	r2, #16
 8002586:	4013      	ands	r3, r2
 8002588:	d00b      	beq.n	80025a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4a2c      	ldr	r2, [pc, #176]	; (8002644 <UART_AdvFeatureConfig+0x154>)
 8002592:	4013      	ands	r3, r2
 8002594:	0019      	movs	r1, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a6:	2220      	movs	r2, #32
 80025a8:	4013      	ands	r3, r2
 80025aa:	d00b      	beq.n	80025c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	4a25      	ldr	r2, [pc, #148]	; (8002648 <UART_AdvFeatureConfig+0x158>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c8:	2240      	movs	r2, #64	; 0x40
 80025ca:	4013      	ands	r3, r2
 80025cc:	d01d      	beq.n	800260a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	4a1d      	ldr	r2, [pc, #116]	; (800264c <UART_AdvFeatureConfig+0x15c>)
 80025d6:	4013      	ands	r3, r2
 80025d8:	0019      	movs	r1, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	035b      	lsls	r3, r3, #13
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d10b      	bne.n	800260a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	4a15      	ldr	r2, [pc, #84]	; (8002650 <UART_AdvFeatureConfig+0x160>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260e:	2280      	movs	r2, #128	; 0x80
 8002610:	4013      	ands	r3, r2
 8002612:	d00b      	beq.n	800262c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	4a0e      	ldr	r2, [pc, #56]	; (8002654 <UART_AdvFeatureConfig+0x164>)
 800261c:	4013      	ands	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	605a      	str	r2, [r3, #4]
  }
}
 800262c:	46c0      	nop			; (mov r8, r8)
 800262e:	46bd      	mov	sp, r7
 8002630:	b002      	add	sp, #8
 8002632:	bd80      	pop	{r7, pc}
 8002634:	fffdffff 	.word	0xfffdffff
 8002638:	fffeffff 	.word	0xfffeffff
 800263c:	fffbffff 	.word	0xfffbffff
 8002640:	ffff7fff 	.word	0xffff7fff
 8002644:	ffffefff 	.word	0xffffefff
 8002648:	ffffdfff 	.word	0xffffdfff
 800264c:	ffefffff 	.word	0xffefffff
 8002650:	ff9fffff 	.word	0xff9fffff
 8002654:	fff7ffff 	.word	0xfff7ffff

08002658 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b092      	sub	sp, #72	; 0x48
 800265c:	af02      	add	r7, sp, #8
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2284      	movs	r2, #132	; 0x84
 8002664:	2100      	movs	r1, #0
 8002666:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002668:	f7fe f940 	bl	80008ec <HAL_GetTick>
 800266c:	0003      	movs	r3, r0
 800266e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2208      	movs	r2, #8
 8002678:	4013      	ands	r3, r2
 800267a:	2b08      	cmp	r3, #8
 800267c:	d12c      	bne.n	80026d8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800267e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002680:	2280      	movs	r2, #128	; 0x80
 8002682:	0391      	lsls	r1, r2, #14
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	4a46      	ldr	r2, [pc, #280]	; (80027a0 <UART_CheckIdleState+0x148>)
 8002688:	9200      	str	r2, [sp, #0]
 800268a:	2200      	movs	r2, #0
 800268c:	f000 f88c 	bl	80027a8 <UART_WaitOnFlagUntilTimeout>
 8002690:	1e03      	subs	r3, r0, #0
 8002692:	d021      	beq.n	80026d8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002694:	f3ef 8310 	mrs	r3, PRIMASK
 8002698:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800269a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800269c:	63bb      	str	r3, [r7, #56]	; 0x38
 800269e:	2301      	movs	r3, #1
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a4:	f383 8810 	msr	PRIMASK, r3
}
 80026a8:	46c0      	nop			; (mov r8, r8)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2180      	movs	r1, #128	; 0x80
 80026b6:	438a      	bics	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026c0:	f383 8810 	msr	PRIMASK, r3
}
 80026c4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2220      	movs	r2, #32
 80026ca:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2278      	movs	r2, #120	; 0x78
 80026d0:	2100      	movs	r1, #0
 80026d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e05f      	b.n	8002798 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2204      	movs	r2, #4
 80026e0:	4013      	ands	r3, r2
 80026e2:	2b04      	cmp	r3, #4
 80026e4:	d146      	bne.n	8002774 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80026e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e8:	2280      	movs	r2, #128	; 0x80
 80026ea:	03d1      	lsls	r1, r2, #15
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	4a2c      	ldr	r2, [pc, #176]	; (80027a0 <UART_CheckIdleState+0x148>)
 80026f0:	9200      	str	r2, [sp, #0]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f000 f858 	bl	80027a8 <UART_WaitOnFlagUntilTimeout>
 80026f8:	1e03      	subs	r3, r0, #0
 80026fa:	d03b      	beq.n	8002774 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026fc:	f3ef 8310 	mrs	r3, PRIMASK
 8002700:	60fb      	str	r3, [r7, #12]
  return(result);
 8002702:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002704:	637b      	str	r3, [r7, #52]	; 0x34
 8002706:	2301      	movs	r3, #1
 8002708:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	f383 8810 	msr	PRIMASK, r3
}
 8002710:	46c0      	nop			; (mov r8, r8)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4921      	ldr	r1, [pc, #132]	; (80027a4 <UART_CheckIdleState+0x14c>)
 800271e:	400a      	ands	r2, r1
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002724:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	f383 8810 	msr	PRIMASK, r3
}
 800272c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800272e:	f3ef 8310 	mrs	r3, PRIMASK
 8002732:	61bb      	str	r3, [r7, #24]
  return(result);
 8002734:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002736:	633b      	str	r3, [r7, #48]	; 0x30
 8002738:	2301      	movs	r3, #1
 800273a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	f383 8810 	msr	PRIMASK, r3
}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2101      	movs	r1, #1
 8002750:	438a      	bics	r2, r1
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002756:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002758:	6a3b      	ldr	r3, [r7, #32]
 800275a:	f383 8810 	msr	PRIMASK, r3
}
 800275e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2280      	movs	r2, #128	; 0x80
 8002764:	2120      	movs	r1, #32
 8002766:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2278      	movs	r2, #120	; 0x78
 800276c:	2100      	movs	r1, #0
 800276e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e011      	b.n	8002798 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2220      	movs	r2, #32
 8002778:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2280      	movs	r2, #128	; 0x80
 800277e:	2120      	movs	r1, #32
 8002780:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2200      	movs	r2, #0
 8002786:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2278      	movs	r2, #120	; 0x78
 8002792:	2100      	movs	r1, #0
 8002794:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	b010      	add	sp, #64	; 0x40
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	01ffffff 	.word	0x01ffffff
 80027a4:	fffffedf 	.word	0xfffffedf

080027a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	603b      	str	r3, [r7, #0]
 80027b4:	1dfb      	adds	r3, r7, #7
 80027b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027b8:	e04b      	b.n	8002852 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	3301      	adds	r3, #1
 80027be:	d048      	beq.n	8002852 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c0:	f7fe f894 	bl	80008ec <HAL_GetTick>
 80027c4:	0002      	movs	r2, r0
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d302      	bcc.n	80027d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d101      	bne.n	80027da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e04b      	b.n	8002872 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2204      	movs	r2, #4
 80027e2:	4013      	ands	r3, r2
 80027e4:	d035      	beq.n	8002852 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	69db      	ldr	r3, [r3, #28]
 80027ec:	2208      	movs	r2, #8
 80027ee:	4013      	ands	r3, r2
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d111      	bne.n	8002818 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2208      	movs	r2, #8
 80027fa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	0018      	movs	r0, r3
 8002800:	f000 f83c 	bl	800287c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2284      	movs	r2, #132	; 0x84
 8002808:	2108      	movs	r1, #8
 800280a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2278      	movs	r2, #120	; 0x78
 8002810:	2100      	movs	r1, #0
 8002812:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e02c      	b.n	8002872 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	69da      	ldr	r2, [r3, #28]
 800281e:	2380      	movs	r3, #128	; 0x80
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	401a      	ands	r2, r3
 8002824:	2380      	movs	r3, #128	; 0x80
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	429a      	cmp	r2, r3
 800282a:	d112      	bne.n	8002852 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2280      	movs	r2, #128	; 0x80
 8002832:	0112      	lsls	r2, r2, #4
 8002834:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	0018      	movs	r0, r3
 800283a:	f000 f81f 	bl	800287c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2284      	movs	r2, #132	; 0x84
 8002842:	2120      	movs	r1, #32
 8002844:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2278      	movs	r2, #120	; 0x78
 800284a:	2100      	movs	r1, #0
 800284c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e00f      	b.n	8002872 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	69db      	ldr	r3, [r3, #28]
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	4013      	ands	r3, r2
 800285c:	68ba      	ldr	r2, [r7, #8]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	425a      	negs	r2, r3
 8002862:	4153      	adcs	r3, r2
 8002864:	b2db      	uxtb	r3, r3
 8002866:	001a      	movs	r2, r3
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	429a      	cmp	r2, r3
 800286e:	d0a4      	beq.n	80027ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	0018      	movs	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	b004      	add	sp, #16
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b08e      	sub	sp, #56	; 0x38
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002884:	f3ef 8310 	mrs	r3, PRIMASK
 8002888:	617b      	str	r3, [r7, #20]
  return(result);
 800288a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800288c:	637b      	str	r3, [r7, #52]	; 0x34
 800288e:	2301      	movs	r3, #1
 8002890:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	f383 8810 	msr	PRIMASK, r3
}
 8002898:	46c0      	nop			; (mov r8, r8)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4926      	ldr	r1, [pc, #152]	; (8002940 <UART_EndRxTransfer+0xc4>)
 80028a6:	400a      	ands	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	f383 8810 	msr	PRIMASK, r3
}
 80028b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028b6:	f3ef 8310 	mrs	r3, PRIMASK
 80028ba:	623b      	str	r3, [r7, #32]
  return(result);
 80028bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028be:	633b      	str	r3, [r7, #48]	; 0x30
 80028c0:	2301      	movs	r3, #1
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	f383 8810 	msr	PRIMASK, r3
}
 80028ca:	46c0      	nop			; (mov r8, r8)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689a      	ldr	r2, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2101      	movs	r1, #1
 80028d8:	438a      	bics	r2, r1
 80028da:	609a      	str	r2, [r3, #8]
 80028dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028de:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e2:	f383 8810 	msr	PRIMASK, r3
}
 80028e6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d118      	bne.n	8002922 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028f0:	f3ef 8310 	mrs	r3, PRIMASK
 80028f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80028f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028fa:	2301      	movs	r3, #1
 80028fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f383 8810 	msr	PRIMASK, r3
}
 8002904:	46c0      	nop			; (mov r8, r8)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2110      	movs	r1, #16
 8002912:	438a      	bics	r2, r1
 8002914:	601a      	str	r2, [r3, #0]
 8002916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002918:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	f383 8810 	msr	PRIMASK, r3
}
 8002920:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2280      	movs	r2, #128	; 0x80
 8002926:	2120      	movs	r1, #32
 8002928:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b00e      	add	sp, #56	; 0x38
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			; (mov r8, r8)
 8002940:	fffffedf 	.word	0xfffffedf

08002944 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002950:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	225a      	movs	r2, #90	; 0x5a
 8002956:	2100      	movs	r1, #0
 8002958:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2252      	movs	r2, #82	; 0x52
 800295e:	2100      	movs	r1, #0
 8002960:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	0018      	movs	r0, r3
 8002966:	f7ff fc87 	bl	8002278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	46bd      	mov	sp, r7
 800296e:	b004      	add	sp, #16
 8002970:	bd80      	pop	{r7, pc}

08002972 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b08a      	sub	sp, #40	; 0x28
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800297e:	2b21      	cmp	r3, #33	; 0x21
 8002980:	d14d      	bne.n	8002a1e <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2252      	movs	r2, #82	; 0x52
 8002986:	5a9b      	ldrh	r3, [r3, r2]
 8002988:	b29b      	uxth	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d132      	bne.n	80029f4 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800298e:	f3ef 8310 	mrs	r3, PRIMASK
 8002992:	60bb      	str	r3, [r7, #8]
  return(result);
 8002994:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
 8002998:	2301      	movs	r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f383 8810 	msr	PRIMASK, r3
}
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2180      	movs	r1, #128	; 0x80
 80029b0:	438a      	bics	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	f383 8810 	msr	PRIMASK, r3
}
 80029be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029c0:	f3ef 8310 	mrs	r3, PRIMASK
 80029c4:	617b      	str	r3, [r7, #20]
  return(result);
 80029c6:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80029c8:	623b      	str	r3, [r7, #32]
 80029ca:	2301      	movs	r3, #1
 80029cc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ce:	69bb      	ldr	r3, [r7, #24]
 80029d0:	f383 8810 	msr	PRIMASK, r3
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2140      	movs	r1, #64	; 0x40
 80029e2:	430a      	orrs	r2, r1
 80029e4:	601a      	str	r2, [r3, #0]
 80029e6:	6a3b      	ldr	r3, [r7, #32]
 80029e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	f383 8810 	msr	PRIMASK, r3
}
 80029f0:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80029f2:	e014      	b.n	8002a1e <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	b292      	uxth	r2, r2
 8002a00:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a06:	1c5a      	adds	r2, r3, #1
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2252      	movs	r2, #82	; 0x52
 8002a10:	5a9b      	ldrh	r3, [r3, r2]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	3b01      	subs	r3, #1
 8002a16:	b299      	uxth	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2252      	movs	r2, #82	; 0x52
 8002a1c:	5299      	strh	r1, [r3, r2]
}
 8002a1e:	46c0      	nop			; (mov r8, r8)
 8002a20:	46bd      	mov	sp, r7
 8002a22:	b00a      	add	sp, #40	; 0x28
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b08c      	sub	sp, #48	; 0x30
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a32:	2b21      	cmp	r3, #33	; 0x21
 8002a34:	d151      	bne.n	8002ada <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2252      	movs	r2, #82	; 0x52
 8002a3a:	5a9b      	ldrh	r3, [r3, r2]
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d132      	bne.n	8002aa8 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a42:	f3ef 8310 	mrs	r3, PRIMASK
 8002a46:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a48:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002a4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	f383 8810 	msr	PRIMASK, r3
}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2180      	movs	r1, #128	; 0x80
 8002a64:	438a      	bics	r2, r1
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a6a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	f383 8810 	msr	PRIMASK, r3
}
 8002a72:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a74:	f3ef 8310 	mrs	r3, PRIMASK
 8002a78:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a7a:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002a7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a7e:	2301      	movs	r3, #1
 8002a80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	f383 8810 	msr	PRIMASK, r3
}
 8002a88:	46c0      	nop			; (mov r8, r8)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2140      	movs	r1, #64	; 0x40
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a9e:	6a3b      	ldr	r3, [r7, #32]
 8002aa0:	f383 8810 	msr	PRIMASK, r3
}
 8002aa4:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8002aa6:	e018      	b.n	8002ada <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aac:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab0:	881a      	ldrh	r2, [r3, #0]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	05d2      	lsls	r2, r2, #23
 8002ab8:	0dd2      	lsrs	r2, r2, #23
 8002aba:	b292      	uxth	r2, r2
 8002abc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac2:	1c9a      	adds	r2, r3, #2
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2252      	movs	r2, #82	; 0x52
 8002acc:	5a9b      	ldrh	r3, [r3, r2]
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	b299      	uxth	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2252      	movs	r2, #82	; 0x52
 8002ad8:	5299      	strh	r1, [r3, r2]
}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	46bd      	mov	sp, r7
 8002ade:	b00c      	add	sp, #48	; 0x30
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b086      	sub	sp, #24
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aea:	f3ef 8310 	mrs	r3, PRIMASK
 8002aee:	60bb      	str	r3, [r7, #8]
  return(result);
 8002af0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	2301      	movs	r3, #1
 8002af6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f383 8810 	msr	PRIMASK, r3
}
 8002afe:	46c0      	nop			; (mov r8, r8)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2140      	movs	r1, #64	; 0x40
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	f383 8810 	msr	PRIMASK, r3
}
 8002b1a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f7ff fb9c 	bl	8002268 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b30:	46c0      	nop			; (mov r8, r8)
 8002b32:	46bd      	mov	sp, r7
 8002b34:	b006      	add	sp, #24
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <__errno>:
 8002b38:	4b01      	ldr	r3, [pc, #4]	; (8002b40 <__errno+0x8>)
 8002b3a:	6818      	ldr	r0, [r3, #0]
 8002b3c:	4770      	bx	lr
 8002b3e:	46c0      	nop			; (mov r8, r8)
 8002b40:	2000000c 	.word	0x2000000c

08002b44 <__libc_init_array>:
 8002b44:	b570      	push	{r4, r5, r6, lr}
 8002b46:	2600      	movs	r6, #0
 8002b48:	4d0c      	ldr	r5, [pc, #48]	; (8002b7c <__libc_init_array+0x38>)
 8002b4a:	4c0d      	ldr	r4, [pc, #52]	; (8002b80 <__libc_init_array+0x3c>)
 8002b4c:	1b64      	subs	r4, r4, r5
 8002b4e:	10a4      	asrs	r4, r4, #2
 8002b50:	42a6      	cmp	r6, r4
 8002b52:	d109      	bne.n	8002b68 <__libc_init_array+0x24>
 8002b54:	2600      	movs	r6, #0
 8002b56:	f000 fc61 	bl	800341c <_init>
 8002b5a:	4d0a      	ldr	r5, [pc, #40]	; (8002b84 <__libc_init_array+0x40>)
 8002b5c:	4c0a      	ldr	r4, [pc, #40]	; (8002b88 <__libc_init_array+0x44>)
 8002b5e:	1b64      	subs	r4, r4, r5
 8002b60:	10a4      	asrs	r4, r4, #2
 8002b62:	42a6      	cmp	r6, r4
 8002b64:	d105      	bne.n	8002b72 <__libc_init_array+0x2e>
 8002b66:	bd70      	pop	{r4, r5, r6, pc}
 8002b68:	00b3      	lsls	r3, r6, #2
 8002b6a:	58eb      	ldr	r3, [r5, r3]
 8002b6c:	4798      	blx	r3
 8002b6e:	3601      	adds	r6, #1
 8002b70:	e7ee      	b.n	8002b50 <__libc_init_array+0xc>
 8002b72:	00b3      	lsls	r3, r6, #2
 8002b74:	58eb      	ldr	r3, [r5, r3]
 8002b76:	4798      	blx	r3
 8002b78:	3601      	adds	r6, #1
 8002b7a:	e7f2      	b.n	8002b62 <__libc_init_array+0x1e>
 8002b7c:	0800354c 	.word	0x0800354c
 8002b80:	0800354c 	.word	0x0800354c
 8002b84:	0800354c 	.word	0x0800354c
 8002b88:	08003550 	.word	0x08003550

08002b8c <memset>:
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	1882      	adds	r2, r0, r2
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d100      	bne.n	8002b96 <memset+0xa>
 8002b94:	4770      	bx	lr
 8002b96:	7019      	strb	r1, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	e7f9      	b.n	8002b90 <memset+0x4>

08002b9c <siprintf>:
 8002b9c:	b40e      	push	{r1, r2, r3}
 8002b9e:	b500      	push	{lr}
 8002ba0:	490b      	ldr	r1, [pc, #44]	; (8002bd0 <siprintf+0x34>)
 8002ba2:	b09c      	sub	sp, #112	; 0x70
 8002ba4:	ab1d      	add	r3, sp, #116	; 0x74
 8002ba6:	9002      	str	r0, [sp, #8]
 8002ba8:	9006      	str	r0, [sp, #24]
 8002baa:	9107      	str	r1, [sp, #28]
 8002bac:	9104      	str	r1, [sp, #16]
 8002bae:	4809      	ldr	r0, [pc, #36]	; (8002bd4 <siprintf+0x38>)
 8002bb0:	4909      	ldr	r1, [pc, #36]	; (8002bd8 <siprintf+0x3c>)
 8002bb2:	cb04      	ldmia	r3!, {r2}
 8002bb4:	9105      	str	r1, [sp, #20]
 8002bb6:	6800      	ldr	r0, [r0, #0]
 8002bb8:	a902      	add	r1, sp, #8
 8002bba:	9301      	str	r3, [sp, #4]
 8002bbc:	f000 f88a 	bl	8002cd4 <_svfiprintf_r>
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	9a02      	ldr	r2, [sp, #8]
 8002bc4:	7013      	strb	r3, [r2, #0]
 8002bc6:	b01c      	add	sp, #112	; 0x70
 8002bc8:	bc08      	pop	{r3}
 8002bca:	b003      	add	sp, #12
 8002bcc:	4718      	bx	r3
 8002bce:	46c0      	nop			; (mov r8, r8)
 8002bd0:	7fffffff 	.word	0x7fffffff
 8002bd4:	2000000c 	.word	0x2000000c
 8002bd8:	ffff0208 	.word	0xffff0208

08002bdc <strcpy>:
 8002bdc:	0003      	movs	r3, r0
 8002bde:	780a      	ldrb	r2, [r1, #0]
 8002be0:	3101      	adds	r1, #1
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	3301      	adds	r3, #1
 8002be6:	2a00      	cmp	r2, #0
 8002be8:	d1f9      	bne.n	8002bde <strcpy+0x2>
 8002bea:	4770      	bx	lr

08002bec <strncmp>:
 8002bec:	b530      	push	{r4, r5, lr}
 8002bee:	0005      	movs	r5, r0
 8002bf0:	1e10      	subs	r0, r2, #0
 8002bf2:	d00b      	beq.n	8002c0c <strncmp+0x20>
 8002bf4:	2400      	movs	r4, #0
 8002bf6:	3a01      	subs	r2, #1
 8002bf8:	5d2b      	ldrb	r3, [r5, r4]
 8002bfa:	5d08      	ldrb	r0, [r1, r4]
 8002bfc:	4283      	cmp	r3, r0
 8002bfe:	d104      	bne.n	8002c0a <strncmp+0x1e>
 8002c00:	4294      	cmp	r4, r2
 8002c02:	d002      	beq.n	8002c0a <strncmp+0x1e>
 8002c04:	3401      	adds	r4, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f6      	bne.n	8002bf8 <strncmp+0xc>
 8002c0a:	1a18      	subs	r0, r3, r0
 8002c0c:	bd30      	pop	{r4, r5, pc}
	...

08002c10 <__ssputs_r>:
 8002c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c12:	688e      	ldr	r6, [r1, #8]
 8002c14:	b085      	sub	sp, #20
 8002c16:	0007      	movs	r7, r0
 8002c18:	000c      	movs	r4, r1
 8002c1a:	9203      	str	r2, [sp, #12]
 8002c1c:	9301      	str	r3, [sp, #4]
 8002c1e:	429e      	cmp	r6, r3
 8002c20:	d83c      	bhi.n	8002c9c <__ssputs_r+0x8c>
 8002c22:	2390      	movs	r3, #144	; 0x90
 8002c24:	898a      	ldrh	r2, [r1, #12]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	421a      	tst	r2, r3
 8002c2a:	d034      	beq.n	8002c96 <__ssputs_r+0x86>
 8002c2c:	2503      	movs	r5, #3
 8002c2e:	6909      	ldr	r1, [r1, #16]
 8002c30:	6823      	ldr	r3, [r4, #0]
 8002c32:	1a5b      	subs	r3, r3, r1
 8002c34:	9302      	str	r3, [sp, #8]
 8002c36:	6963      	ldr	r3, [r4, #20]
 8002c38:	9802      	ldr	r0, [sp, #8]
 8002c3a:	435d      	muls	r5, r3
 8002c3c:	0feb      	lsrs	r3, r5, #31
 8002c3e:	195d      	adds	r5, r3, r5
 8002c40:	9b01      	ldr	r3, [sp, #4]
 8002c42:	106d      	asrs	r5, r5, #1
 8002c44:	3301      	adds	r3, #1
 8002c46:	181b      	adds	r3, r3, r0
 8002c48:	42ab      	cmp	r3, r5
 8002c4a:	d900      	bls.n	8002c4e <__ssputs_r+0x3e>
 8002c4c:	001d      	movs	r5, r3
 8002c4e:	0553      	lsls	r3, r2, #21
 8002c50:	d532      	bpl.n	8002cb8 <__ssputs_r+0xa8>
 8002c52:	0029      	movs	r1, r5
 8002c54:	0038      	movs	r0, r7
 8002c56:	f000 fb31 	bl	80032bc <_malloc_r>
 8002c5a:	1e06      	subs	r6, r0, #0
 8002c5c:	d109      	bne.n	8002c72 <__ssputs_r+0x62>
 8002c5e:	230c      	movs	r3, #12
 8002c60:	603b      	str	r3, [r7, #0]
 8002c62:	2340      	movs	r3, #64	; 0x40
 8002c64:	2001      	movs	r0, #1
 8002c66:	89a2      	ldrh	r2, [r4, #12]
 8002c68:	4240      	negs	r0, r0
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	81a3      	strh	r3, [r4, #12]
 8002c6e:	b005      	add	sp, #20
 8002c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c72:	9a02      	ldr	r2, [sp, #8]
 8002c74:	6921      	ldr	r1, [r4, #16]
 8002c76:	f000 faba 	bl	80031ee <memcpy>
 8002c7a:	89a3      	ldrh	r3, [r4, #12]
 8002c7c:	4a14      	ldr	r2, [pc, #80]	; (8002cd0 <__ssputs_r+0xc0>)
 8002c7e:	401a      	ands	r2, r3
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	4313      	orrs	r3, r2
 8002c84:	81a3      	strh	r3, [r4, #12]
 8002c86:	9b02      	ldr	r3, [sp, #8]
 8002c88:	6126      	str	r6, [r4, #16]
 8002c8a:	18f6      	adds	r6, r6, r3
 8002c8c:	6026      	str	r6, [r4, #0]
 8002c8e:	6165      	str	r5, [r4, #20]
 8002c90:	9e01      	ldr	r6, [sp, #4]
 8002c92:	1aed      	subs	r5, r5, r3
 8002c94:	60a5      	str	r5, [r4, #8]
 8002c96:	9b01      	ldr	r3, [sp, #4]
 8002c98:	429e      	cmp	r6, r3
 8002c9a:	d900      	bls.n	8002c9e <__ssputs_r+0x8e>
 8002c9c:	9e01      	ldr	r6, [sp, #4]
 8002c9e:	0032      	movs	r2, r6
 8002ca0:	9903      	ldr	r1, [sp, #12]
 8002ca2:	6820      	ldr	r0, [r4, #0]
 8002ca4:	f000 faac 	bl	8003200 <memmove>
 8002ca8:	68a3      	ldr	r3, [r4, #8]
 8002caa:	2000      	movs	r0, #0
 8002cac:	1b9b      	subs	r3, r3, r6
 8002cae:	60a3      	str	r3, [r4, #8]
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	199e      	adds	r6, r3, r6
 8002cb4:	6026      	str	r6, [r4, #0]
 8002cb6:	e7da      	b.n	8002c6e <__ssputs_r+0x5e>
 8002cb8:	002a      	movs	r2, r5
 8002cba:	0038      	movs	r0, r7
 8002cbc:	f000 fb5c 	bl	8003378 <_realloc_r>
 8002cc0:	1e06      	subs	r6, r0, #0
 8002cc2:	d1e0      	bne.n	8002c86 <__ssputs_r+0x76>
 8002cc4:	0038      	movs	r0, r7
 8002cc6:	6921      	ldr	r1, [r4, #16]
 8002cc8:	f000 faae 	bl	8003228 <_free_r>
 8002ccc:	e7c7      	b.n	8002c5e <__ssputs_r+0x4e>
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	fffffb7f 	.word	0xfffffb7f

08002cd4 <_svfiprintf_r>:
 8002cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cd6:	b0a1      	sub	sp, #132	; 0x84
 8002cd8:	9003      	str	r0, [sp, #12]
 8002cda:	001d      	movs	r5, r3
 8002cdc:	898b      	ldrh	r3, [r1, #12]
 8002cde:	000f      	movs	r7, r1
 8002ce0:	0016      	movs	r6, r2
 8002ce2:	061b      	lsls	r3, r3, #24
 8002ce4:	d511      	bpl.n	8002d0a <_svfiprintf_r+0x36>
 8002ce6:	690b      	ldr	r3, [r1, #16]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d10e      	bne.n	8002d0a <_svfiprintf_r+0x36>
 8002cec:	2140      	movs	r1, #64	; 0x40
 8002cee:	f000 fae5 	bl	80032bc <_malloc_r>
 8002cf2:	6038      	str	r0, [r7, #0]
 8002cf4:	6138      	str	r0, [r7, #16]
 8002cf6:	2800      	cmp	r0, #0
 8002cf8:	d105      	bne.n	8002d06 <_svfiprintf_r+0x32>
 8002cfa:	230c      	movs	r3, #12
 8002cfc:	9a03      	ldr	r2, [sp, #12]
 8002cfe:	3801      	subs	r0, #1
 8002d00:	6013      	str	r3, [r2, #0]
 8002d02:	b021      	add	sp, #132	; 0x84
 8002d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d06:	2340      	movs	r3, #64	; 0x40
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	ac08      	add	r4, sp, #32
 8002d0e:	6163      	str	r3, [r4, #20]
 8002d10:	3320      	adds	r3, #32
 8002d12:	7663      	strb	r3, [r4, #25]
 8002d14:	3310      	adds	r3, #16
 8002d16:	76a3      	strb	r3, [r4, #26]
 8002d18:	9507      	str	r5, [sp, #28]
 8002d1a:	0035      	movs	r5, r6
 8002d1c:	782b      	ldrb	r3, [r5, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <_svfiprintf_r+0x52>
 8002d22:	2b25      	cmp	r3, #37	; 0x25
 8002d24:	d147      	bne.n	8002db6 <_svfiprintf_r+0xe2>
 8002d26:	1bab      	subs	r3, r5, r6
 8002d28:	9305      	str	r3, [sp, #20]
 8002d2a:	42b5      	cmp	r5, r6
 8002d2c:	d00c      	beq.n	8002d48 <_svfiprintf_r+0x74>
 8002d2e:	0032      	movs	r2, r6
 8002d30:	0039      	movs	r1, r7
 8002d32:	9803      	ldr	r0, [sp, #12]
 8002d34:	f7ff ff6c 	bl	8002c10 <__ssputs_r>
 8002d38:	1c43      	adds	r3, r0, #1
 8002d3a:	d100      	bne.n	8002d3e <_svfiprintf_r+0x6a>
 8002d3c:	e0ae      	b.n	8002e9c <_svfiprintf_r+0x1c8>
 8002d3e:	6962      	ldr	r2, [r4, #20]
 8002d40:	9b05      	ldr	r3, [sp, #20]
 8002d42:	4694      	mov	ip, r2
 8002d44:	4463      	add	r3, ip
 8002d46:	6163      	str	r3, [r4, #20]
 8002d48:	782b      	ldrb	r3, [r5, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d100      	bne.n	8002d50 <_svfiprintf_r+0x7c>
 8002d4e:	e0a5      	b.n	8002e9c <_svfiprintf_r+0x1c8>
 8002d50:	2201      	movs	r2, #1
 8002d52:	2300      	movs	r3, #0
 8002d54:	4252      	negs	r2, r2
 8002d56:	6062      	str	r2, [r4, #4]
 8002d58:	a904      	add	r1, sp, #16
 8002d5a:	3254      	adds	r2, #84	; 0x54
 8002d5c:	1852      	adds	r2, r2, r1
 8002d5e:	1c6e      	adds	r6, r5, #1
 8002d60:	6023      	str	r3, [r4, #0]
 8002d62:	60e3      	str	r3, [r4, #12]
 8002d64:	60a3      	str	r3, [r4, #8]
 8002d66:	7013      	strb	r3, [r2, #0]
 8002d68:	65a3      	str	r3, [r4, #88]	; 0x58
 8002d6a:	2205      	movs	r2, #5
 8002d6c:	7831      	ldrb	r1, [r6, #0]
 8002d6e:	4854      	ldr	r0, [pc, #336]	; (8002ec0 <_svfiprintf_r+0x1ec>)
 8002d70:	f000 fa32 	bl	80031d8 <memchr>
 8002d74:	1c75      	adds	r5, r6, #1
 8002d76:	2800      	cmp	r0, #0
 8002d78:	d11f      	bne.n	8002dba <_svfiprintf_r+0xe6>
 8002d7a:	6822      	ldr	r2, [r4, #0]
 8002d7c:	06d3      	lsls	r3, r2, #27
 8002d7e:	d504      	bpl.n	8002d8a <_svfiprintf_r+0xb6>
 8002d80:	2353      	movs	r3, #83	; 0x53
 8002d82:	a904      	add	r1, sp, #16
 8002d84:	185b      	adds	r3, r3, r1
 8002d86:	2120      	movs	r1, #32
 8002d88:	7019      	strb	r1, [r3, #0]
 8002d8a:	0713      	lsls	r3, r2, #28
 8002d8c:	d504      	bpl.n	8002d98 <_svfiprintf_r+0xc4>
 8002d8e:	2353      	movs	r3, #83	; 0x53
 8002d90:	a904      	add	r1, sp, #16
 8002d92:	185b      	adds	r3, r3, r1
 8002d94:	212b      	movs	r1, #43	; 0x2b
 8002d96:	7019      	strb	r1, [r3, #0]
 8002d98:	7833      	ldrb	r3, [r6, #0]
 8002d9a:	2b2a      	cmp	r3, #42	; 0x2a
 8002d9c:	d016      	beq.n	8002dcc <_svfiprintf_r+0xf8>
 8002d9e:	0035      	movs	r5, r6
 8002da0:	2100      	movs	r1, #0
 8002da2:	200a      	movs	r0, #10
 8002da4:	68e3      	ldr	r3, [r4, #12]
 8002da6:	782a      	ldrb	r2, [r5, #0]
 8002da8:	1c6e      	adds	r6, r5, #1
 8002daa:	3a30      	subs	r2, #48	; 0x30
 8002dac:	2a09      	cmp	r2, #9
 8002dae:	d94e      	bls.n	8002e4e <_svfiprintf_r+0x17a>
 8002db0:	2900      	cmp	r1, #0
 8002db2:	d111      	bne.n	8002dd8 <_svfiprintf_r+0x104>
 8002db4:	e017      	b.n	8002de6 <_svfiprintf_r+0x112>
 8002db6:	3501      	adds	r5, #1
 8002db8:	e7b0      	b.n	8002d1c <_svfiprintf_r+0x48>
 8002dba:	4b41      	ldr	r3, [pc, #260]	; (8002ec0 <_svfiprintf_r+0x1ec>)
 8002dbc:	6822      	ldr	r2, [r4, #0]
 8002dbe:	1ac0      	subs	r0, r0, r3
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	4083      	lsls	r3, r0
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	002e      	movs	r6, r5
 8002dc8:	6023      	str	r3, [r4, #0]
 8002dca:	e7ce      	b.n	8002d6a <_svfiprintf_r+0x96>
 8002dcc:	9b07      	ldr	r3, [sp, #28]
 8002dce:	1d19      	adds	r1, r3, #4
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	9107      	str	r1, [sp, #28]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	db01      	blt.n	8002ddc <_svfiprintf_r+0x108>
 8002dd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8002dda:	e004      	b.n	8002de6 <_svfiprintf_r+0x112>
 8002ddc:	425b      	negs	r3, r3
 8002dde:	60e3      	str	r3, [r4, #12]
 8002de0:	2302      	movs	r3, #2
 8002de2:	4313      	orrs	r3, r2
 8002de4:	6023      	str	r3, [r4, #0]
 8002de6:	782b      	ldrb	r3, [r5, #0]
 8002de8:	2b2e      	cmp	r3, #46	; 0x2e
 8002dea:	d10a      	bne.n	8002e02 <_svfiprintf_r+0x12e>
 8002dec:	786b      	ldrb	r3, [r5, #1]
 8002dee:	2b2a      	cmp	r3, #42	; 0x2a
 8002df0:	d135      	bne.n	8002e5e <_svfiprintf_r+0x18a>
 8002df2:	9b07      	ldr	r3, [sp, #28]
 8002df4:	3502      	adds	r5, #2
 8002df6:	1d1a      	adds	r2, r3, #4
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	9207      	str	r2, [sp, #28]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	db2b      	blt.n	8002e58 <_svfiprintf_r+0x184>
 8002e00:	9309      	str	r3, [sp, #36]	; 0x24
 8002e02:	4e30      	ldr	r6, [pc, #192]	; (8002ec4 <_svfiprintf_r+0x1f0>)
 8002e04:	2203      	movs	r2, #3
 8002e06:	0030      	movs	r0, r6
 8002e08:	7829      	ldrb	r1, [r5, #0]
 8002e0a:	f000 f9e5 	bl	80031d8 <memchr>
 8002e0e:	2800      	cmp	r0, #0
 8002e10:	d006      	beq.n	8002e20 <_svfiprintf_r+0x14c>
 8002e12:	2340      	movs	r3, #64	; 0x40
 8002e14:	1b80      	subs	r0, r0, r6
 8002e16:	4083      	lsls	r3, r0
 8002e18:	6822      	ldr	r2, [r4, #0]
 8002e1a:	3501      	adds	r5, #1
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	6023      	str	r3, [r4, #0]
 8002e20:	7829      	ldrb	r1, [r5, #0]
 8002e22:	2206      	movs	r2, #6
 8002e24:	4828      	ldr	r0, [pc, #160]	; (8002ec8 <_svfiprintf_r+0x1f4>)
 8002e26:	1c6e      	adds	r6, r5, #1
 8002e28:	7621      	strb	r1, [r4, #24]
 8002e2a:	f000 f9d5 	bl	80031d8 <memchr>
 8002e2e:	2800      	cmp	r0, #0
 8002e30:	d03c      	beq.n	8002eac <_svfiprintf_r+0x1d8>
 8002e32:	4b26      	ldr	r3, [pc, #152]	; (8002ecc <_svfiprintf_r+0x1f8>)
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d125      	bne.n	8002e84 <_svfiprintf_r+0x1b0>
 8002e38:	2207      	movs	r2, #7
 8002e3a:	9b07      	ldr	r3, [sp, #28]
 8002e3c:	3307      	adds	r3, #7
 8002e3e:	4393      	bics	r3, r2
 8002e40:	3308      	adds	r3, #8
 8002e42:	9307      	str	r3, [sp, #28]
 8002e44:	6963      	ldr	r3, [r4, #20]
 8002e46:	9a04      	ldr	r2, [sp, #16]
 8002e48:	189b      	adds	r3, r3, r2
 8002e4a:	6163      	str	r3, [r4, #20]
 8002e4c:	e765      	b.n	8002d1a <_svfiprintf_r+0x46>
 8002e4e:	4343      	muls	r3, r0
 8002e50:	0035      	movs	r5, r6
 8002e52:	2101      	movs	r1, #1
 8002e54:	189b      	adds	r3, r3, r2
 8002e56:	e7a6      	b.n	8002da6 <_svfiprintf_r+0xd2>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	425b      	negs	r3, r3
 8002e5c:	e7d0      	b.n	8002e00 <_svfiprintf_r+0x12c>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	200a      	movs	r0, #10
 8002e62:	001a      	movs	r2, r3
 8002e64:	3501      	adds	r5, #1
 8002e66:	6063      	str	r3, [r4, #4]
 8002e68:	7829      	ldrb	r1, [r5, #0]
 8002e6a:	1c6e      	adds	r6, r5, #1
 8002e6c:	3930      	subs	r1, #48	; 0x30
 8002e6e:	2909      	cmp	r1, #9
 8002e70:	d903      	bls.n	8002e7a <_svfiprintf_r+0x1a6>
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0c5      	beq.n	8002e02 <_svfiprintf_r+0x12e>
 8002e76:	9209      	str	r2, [sp, #36]	; 0x24
 8002e78:	e7c3      	b.n	8002e02 <_svfiprintf_r+0x12e>
 8002e7a:	4342      	muls	r2, r0
 8002e7c:	0035      	movs	r5, r6
 8002e7e:	2301      	movs	r3, #1
 8002e80:	1852      	adds	r2, r2, r1
 8002e82:	e7f1      	b.n	8002e68 <_svfiprintf_r+0x194>
 8002e84:	ab07      	add	r3, sp, #28
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	003a      	movs	r2, r7
 8002e8a:	0021      	movs	r1, r4
 8002e8c:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <_svfiprintf_r+0x1fc>)
 8002e8e:	9803      	ldr	r0, [sp, #12]
 8002e90:	e000      	b.n	8002e94 <_svfiprintf_r+0x1c0>
 8002e92:	bf00      	nop
 8002e94:	9004      	str	r0, [sp, #16]
 8002e96:	9b04      	ldr	r3, [sp, #16]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	d1d3      	bne.n	8002e44 <_svfiprintf_r+0x170>
 8002e9c:	89bb      	ldrh	r3, [r7, #12]
 8002e9e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002ea0:	065b      	lsls	r3, r3, #25
 8002ea2:	d400      	bmi.n	8002ea6 <_svfiprintf_r+0x1d2>
 8002ea4:	e72d      	b.n	8002d02 <_svfiprintf_r+0x2e>
 8002ea6:	2001      	movs	r0, #1
 8002ea8:	4240      	negs	r0, r0
 8002eaa:	e72a      	b.n	8002d02 <_svfiprintf_r+0x2e>
 8002eac:	ab07      	add	r3, sp, #28
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	003a      	movs	r2, r7
 8002eb2:	0021      	movs	r1, r4
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <_svfiprintf_r+0x1fc>)
 8002eb6:	9803      	ldr	r0, [sp, #12]
 8002eb8:	f000 f87c 	bl	8002fb4 <_printf_i>
 8002ebc:	e7ea      	b.n	8002e94 <_svfiprintf_r+0x1c0>
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	08003518 	.word	0x08003518
 8002ec4:	0800351e 	.word	0x0800351e
 8002ec8:	08003522 	.word	0x08003522
 8002ecc:	00000000 	.word	0x00000000
 8002ed0:	08002c11 	.word	0x08002c11

08002ed4 <_printf_common>:
 8002ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ed6:	0015      	movs	r5, r2
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	688a      	ldr	r2, [r1, #8]
 8002edc:	690b      	ldr	r3, [r1, #16]
 8002ede:	000c      	movs	r4, r1
 8002ee0:	9000      	str	r0, [sp, #0]
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	da00      	bge.n	8002ee8 <_printf_common+0x14>
 8002ee6:	0013      	movs	r3, r2
 8002ee8:	0022      	movs	r2, r4
 8002eea:	602b      	str	r3, [r5, #0]
 8002eec:	3243      	adds	r2, #67	; 0x43
 8002eee:	7812      	ldrb	r2, [r2, #0]
 8002ef0:	2a00      	cmp	r2, #0
 8002ef2:	d001      	beq.n	8002ef8 <_printf_common+0x24>
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	602b      	str	r3, [r5, #0]
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	069b      	lsls	r3, r3, #26
 8002efc:	d502      	bpl.n	8002f04 <_printf_common+0x30>
 8002efe:	682b      	ldr	r3, [r5, #0]
 8002f00:	3302      	adds	r3, #2
 8002f02:	602b      	str	r3, [r5, #0]
 8002f04:	6822      	ldr	r2, [r4, #0]
 8002f06:	2306      	movs	r3, #6
 8002f08:	0017      	movs	r7, r2
 8002f0a:	401f      	ands	r7, r3
 8002f0c:	421a      	tst	r2, r3
 8002f0e:	d027      	beq.n	8002f60 <_printf_common+0x8c>
 8002f10:	0023      	movs	r3, r4
 8002f12:	3343      	adds	r3, #67	; 0x43
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	1e5a      	subs	r2, r3, #1
 8002f18:	4193      	sbcs	r3, r2
 8002f1a:	6822      	ldr	r2, [r4, #0]
 8002f1c:	0692      	lsls	r2, r2, #26
 8002f1e:	d430      	bmi.n	8002f82 <_printf_common+0xae>
 8002f20:	0022      	movs	r2, r4
 8002f22:	9901      	ldr	r1, [sp, #4]
 8002f24:	9800      	ldr	r0, [sp, #0]
 8002f26:	9e08      	ldr	r6, [sp, #32]
 8002f28:	3243      	adds	r2, #67	; 0x43
 8002f2a:	47b0      	blx	r6
 8002f2c:	1c43      	adds	r3, r0, #1
 8002f2e:	d025      	beq.n	8002f7c <_printf_common+0xa8>
 8002f30:	2306      	movs	r3, #6
 8002f32:	6820      	ldr	r0, [r4, #0]
 8002f34:	682a      	ldr	r2, [r5, #0]
 8002f36:	68e1      	ldr	r1, [r4, #12]
 8002f38:	2500      	movs	r5, #0
 8002f3a:	4003      	ands	r3, r0
 8002f3c:	2b04      	cmp	r3, #4
 8002f3e:	d103      	bne.n	8002f48 <_printf_common+0x74>
 8002f40:	1a8d      	subs	r5, r1, r2
 8002f42:	43eb      	mvns	r3, r5
 8002f44:	17db      	asrs	r3, r3, #31
 8002f46:	401d      	ands	r5, r3
 8002f48:	68a3      	ldr	r3, [r4, #8]
 8002f4a:	6922      	ldr	r2, [r4, #16]
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	dd01      	ble.n	8002f54 <_printf_common+0x80>
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	18ed      	adds	r5, r5, r3
 8002f54:	2700      	movs	r7, #0
 8002f56:	42bd      	cmp	r5, r7
 8002f58:	d120      	bne.n	8002f9c <_printf_common+0xc8>
 8002f5a:	2000      	movs	r0, #0
 8002f5c:	e010      	b.n	8002f80 <_printf_common+0xac>
 8002f5e:	3701      	adds	r7, #1
 8002f60:	68e3      	ldr	r3, [r4, #12]
 8002f62:	682a      	ldr	r2, [r5, #0]
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	42bb      	cmp	r3, r7
 8002f68:	ddd2      	ble.n	8002f10 <_printf_common+0x3c>
 8002f6a:	0022      	movs	r2, r4
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	9901      	ldr	r1, [sp, #4]
 8002f70:	9800      	ldr	r0, [sp, #0]
 8002f72:	9e08      	ldr	r6, [sp, #32]
 8002f74:	3219      	adds	r2, #25
 8002f76:	47b0      	blx	r6
 8002f78:	1c43      	adds	r3, r0, #1
 8002f7a:	d1f0      	bne.n	8002f5e <_printf_common+0x8a>
 8002f7c:	2001      	movs	r0, #1
 8002f7e:	4240      	negs	r0, r0
 8002f80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f82:	2030      	movs	r0, #48	; 0x30
 8002f84:	18e1      	adds	r1, r4, r3
 8002f86:	3143      	adds	r1, #67	; 0x43
 8002f88:	7008      	strb	r0, [r1, #0]
 8002f8a:	0021      	movs	r1, r4
 8002f8c:	1c5a      	adds	r2, r3, #1
 8002f8e:	3145      	adds	r1, #69	; 0x45
 8002f90:	7809      	ldrb	r1, [r1, #0]
 8002f92:	18a2      	adds	r2, r4, r2
 8002f94:	3243      	adds	r2, #67	; 0x43
 8002f96:	3302      	adds	r3, #2
 8002f98:	7011      	strb	r1, [r2, #0]
 8002f9a:	e7c1      	b.n	8002f20 <_printf_common+0x4c>
 8002f9c:	0022      	movs	r2, r4
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	9901      	ldr	r1, [sp, #4]
 8002fa2:	9800      	ldr	r0, [sp, #0]
 8002fa4:	9e08      	ldr	r6, [sp, #32]
 8002fa6:	321a      	adds	r2, #26
 8002fa8:	47b0      	blx	r6
 8002faa:	1c43      	adds	r3, r0, #1
 8002fac:	d0e6      	beq.n	8002f7c <_printf_common+0xa8>
 8002fae:	3701      	adds	r7, #1
 8002fb0:	e7d1      	b.n	8002f56 <_printf_common+0x82>
	...

08002fb4 <_printf_i>:
 8002fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fb6:	b08b      	sub	sp, #44	; 0x2c
 8002fb8:	9206      	str	r2, [sp, #24]
 8002fba:	000a      	movs	r2, r1
 8002fbc:	3243      	adds	r2, #67	; 0x43
 8002fbe:	9307      	str	r3, [sp, #28]
 8002fc0:	9005      	str	r0, [sp, #20]
 8002fc2:	9204      	str	r2, [sp, #16]
 8002fc4:	7e0a      	ldrb	r2, [r1, #24]
 8002fc6:	000c      	movs	r4, r1
 8002fc8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002fca:	2a78      	cmp	r2, #120	; 0x78
 8002fcc:	d806      	bhi.n	8002fdc <_printf_i+0x28>
 8002fce:	2a62      	cmp	r2, #98	; 0x62
 8002fd0:	d808      	bhi.n	8002fe4 <_printf_i+0x30>
 8002fd2:	2a00      	cmp	r2, #0
 8002fd4:	d100      	bne.n	8002fd8 <_printf_i+0x24>
 8002fd6:	e0c0      	b.n	800315a <_printf_i+0x1a6>
 8002fd8:	2a58      	cmp	r2, #88	; 0x58
 8002fda:	d052      	beq.n	8003082 <_printf_i+0xce>
 8002fdc:	0026      	movs	r6, r4
 8002fde:	3642      	adds	r6, #66	; 0x42
 8002fe0:	7032      	strb	r2, [r6, #0]
 8002fe2:	e022      	b.n	800302a <_printf_i+0x76>
 8002fe4:	0010      	movs	r0, r2
 8002fe6:	3863      	subs	r0, #99	; 0x63
 8002fe8:	2815      	cmp	r0, #21
 8002fea:	d8f7      	bhi.n	8002fdc <_printf_i+0x28>
 8002fec:	f7fd f894 	bl	8000118 <__gnu_thumb1_case_shi>
 8002ff0:	001f0016 	.word	0x001f0016
 8002ff4:	fff6fff6 	.word	0xfff6fff6
 8002ff8:	fff6fff6 	.word	0xfff6fff6
 8002ffc:	fff6001f 	.word	0xfff6001f
 8003000:	fff6fff6 	.word	0xfff6fff6
 8003004:	00a8fff6 	.word	0x00a8fff6
 8003008:	009a0036 	.word	0x009a0036
 800300c:	fff6fff6 	.word	0xfff6fff6
 8003010:	fff600b9 	.word	0xfff600b9
 8003014:	fff60036 	.word	0xfff60036
 8003018:	009efff6 	.word	0x009efff6
 800301c:	0026      	movs	r6, r4
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	3642      	adds	r6, #66	; 0x42
 8003022:	1d11      	adds	r1, r2, #4
 8003024:	6019      	str	r1, [r3, #0]
 8003026:	6813      	ldr	r3, [r2, #0]
 8003028:	7033      	strb	r3, [r6, #0]
 800302a:	2301      	movs	r3, #1
 800302c:	e0a7      	b.n	800317e <_printf_i+0x1ca>
 800302e:	6808      	ldr	r0, [r1, #0]
 8003030:	6819      	ldr	r1, [r3, #0]
 8003032:	1d0a      	adds	r2, r1, #4
 8003034:	0605      	lsls	r5, r0, #24
 8003036:	d50b      	bpl.n	8003050 <_printf_i+0x9c>
 8003038:	680d      	ldr	r5, [r1, #0]
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	2d00      	cmp	r5, #0
 800303e:	da03      	bge.n	8003048 <_printf_i+0x94>
 8003040:	232d      	movs	r3, #45	; 0x2d
 8003042:	9a04      	ldr	r2, [sp, #16]
 8003044:	426d      	negs	r5, r5
 8003046:	7013      	strb	r3, [r2, #0]
 8003048:	4b61      	ldr	r3, [pc, #388]	; (80031d0 <_printf_i+0x21c>)
 800304a:	270a      	movs	r7, #10
 800304c:	9303      	str	r3, [sp, #12]
 800304e:	e032      	b.n	80030b6 <_printf_i+0x102>
 8003050:	680d      	ldr	r5, [r1, #0]
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	0641      	lsls	r1, r0, #25
 8003056:	d5f1      	bpl.n	800303c <_printf_i+0x88>
 8003058:	b22d      	sxth	r5, r5
 800305a:	e7ef      	b.n	800303c <_printf_i+0x88>
 800305c:	680d      	ldr	r5, [r1, #0]
 800305e:	6819      	ldr	r1, [r3, #0]
 8003060:	1d08      	adds	r0, r1, #4
 8003062:	6018      	str	r0, [r3, #0]
 8003064:	062e      	lsls	r6, r5, #24
 8003066:	d501      	bpl.n	800306c <_printf_i+0xb8>
 8003068:	680d      	ldr	r5, [r1, #0]
 800306a:	e003      	b.n	8003074 <_printf_i+0xc0>
 800306c:	066d      	lsls	r5, r5, #25
 800306e:	d5fb      	bpl.n	8003068 <_printf_i+0xb4>
 8003070:	680d      	ldr	r5, [r1, #0]
 8003072:	b2ad      	uxth	r5, r5
 8003074:	4b56      	ldr	r3, [pc, #344]	; (80031d0 <_printf_i+0x21c>)
 8003076:	270a      	movs	r7, #10
 8003078:	9303      	str	r3, [sp, #12]
 800307a:	2a6f      	cmp	r2, #111	; 0x6f
 800307c:	d117      	bne.n	80030ae <_printf_i+0xfa>
 800307e:	2708      	movs	r7, #8
 8003080:	e015      	b.n	80030ae <_printf_i+0xfa>
 8003082:	3145      	adds	r1, #69	; 0x45
 8003084:	700a      	strb	r2, [r1, #0]
 8003086:	4a52      	ldr	r2, [pc, #328]	; (80031d0 <_printf_i+0x21c>)
 8003088:	9203      	str	r2, [sp, #12]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	6821      	ldr	r1, [r4, #0]
 800308e:	ca20      	ldmia	r2!, {r5}
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	0608      	lsls	r0, r1, #24
 8003094:	d550      	bpl.n	8003138 <_printf_i+0x184>
 8003096:	07cb      	lsls	r3, r1, #31
 8003098:	d502      	bpl.n	80030a0 <_printf_i+0xec>
 800309a:	2320      	movs	r3, #32
 800309c:	4319      	orrs	r1, r3
 800309e:	6021      	str	r1, [r4, #0]
 80030a0:	2710      	movs	r7, #16
 80030a2:	2d00      	cmp	r5, #0
 80030a4:	d103      	bne.n	80030ae <_printf_i+0xfa>
 80030a6:	2320      	movs	r3, #32
 80030a8:	6822      	ldr	r2, [r4, #0]
 80030aa:	439a      	bics	r2, r3
 80030ac:	6022      	str	r2, [r4, #0]
 80030ae:	0023      	movs	r3, r4
 80030b0:	2200      	movs	r2, #0
 80030b2:	3343      	adds	r3, #67	; 0x43
 80030b4:	701a      	strb	r2, [r3, #0]
 80030b6:	6863      	ldr	r3, [r4, #4]
 80030b8:	60a3      	str	r3, [r4, #8]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	db03      	blt.n	80030c6 <_printf_i+0x112>
 80030be:	2204      	movs	r2, #4
 80030c0:	6821      	ldr	r1, [r4, #0]
 80030c2:	4391      	bics	r1, r2
 80030c4:	6021      	str	r1, [r4, #0]
 80030c6:	2d00      	cmp	r5, #0
 80030c8:	d102      	bne.n	80030d0 <_printf_i+0x11c>
 80030ca:	9e04      	ldr	r6, [sp, #16]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00c      	beq.n	80030ea <_printf_i+0x136>
 80030d0:	9e04      	ldr	r6, [sp, #16]
 80030d2:	0028      	movs	r0, r5
 80030d4:	0039      	movs	r1, r7
 80030d6:	f7fd f8af 	bl	8000238 <__aeabi_uidivmod>
 80030da:	9b03      	ldr	r3, [sp, #12]
 80030dc:	3e01      	subs	r6, #1
 80030de:	5c5b      	ldrb	r3, [r3, r1]
 80030e0:	7033      	strb	r3, [r6, #0]
 80030e2:	002b      	movs	r3, r5
 80030e4:	0005      	movs	r5, r0
 80030e6:	429f      	cmp	r7, r3
 80030e8:	d9f3      	bls.n	80030d2 <_printf_i+0x11e>
 80030ea:	2f08      	cmp	r7, #8
 80030ec:	d109      	bne.n	8003102 <_printf_i+0x14e>
 80030ee:	6823      	ldr	r3, [r4, #0]
 80030f0:	07db      	lsls	r3, r3, #31
 80030f2:	d506      	bpl.n	8003102 <_printf_i+0x14e>
 80030f4:	6863      	ldr	r3, [r4, #4]
 80030f6:	6922      	ldr	r2, [r4, #16]
 80030f8:	4293      	cmp	r3, r2
 80030fa:	dc02      	bgt.n	8003102 <_printf_i+0x14e>
 80030fc:	2330      	movs	r3, #48	; 0x30
 80030fe:	3e01      	subs	r6, #1
 8003100:	7033      	strb	r3, [r6, #0]
 8003102:	9b04      	ldr	r3, [sp, #16]
 8003104:	1b9b      	subs	r3, r3, r6
 8003106:	6123      	str	r3, [r4, #16]
 8003108:	9b07      	ldr	r3, [sp, #28]
 800310a:	0021      	movs	r1, r4
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	9805      	ldr	r0, [sp, #20]
 8003110:	9b06      	ldr	r3, [sp, #24]
 8003112:	aa09      	add	r2, sp, #36	; 0x24
 8003114:	f7ff fede 	bl	8002ed4 <_printf_common>
 8003118:	1c43      	adds	r3, r0, #1
 800311a:	d135      	bne.n	8003188 <_printf_i+0x1d4>
 800311c:	2001      	movs	r0, #1
 800311e:	4240      	negs	r0, r0
 8003120:	b00b      	add	sp, #44	; 0x2c
 8003122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003124:	2220      	movs	r2, #32
 8003126:	6809      	ldr	r1, [r1, #0]
 8003128:	430a      	orrs	r2, r1
 800312a:	6022      	str	r2, [r4, #0]
 800312c:	0022      	movs	r2, r4
 800312e:	2178      	movs	r1, #120	; 0x78
 8003130:	3245      	adds	r2, #69	; 0x45
 8003132:	7011      	strb	r1, [r2, #0]
 8003134:	4a27      	ldr	r2, [pc, #156]	; (80031d4 <_printf_i+0x220>)
 8003136:	e7a7      	b.n	8003088 <_printf_i+0xd4>
 8003138:	0648      	lsls	r0, r1, #25
 800313a:	d5ac      	bpl.n	8003096 <_printf_i+0xe2>
 800313c:	b2ad      	uxth	r5, r5
 800313e:	e7aa      	b.n	8003096 <_printf_i+0xe2>
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	680d      	ldr	r5, [r1, #0]
 8003144:	1d10      	adds	r0, r2, #4
 8003146:	6949      	ldr	r1, [r1, #20]
 8003148:	6018      	str	r0, [r3, #0]
 800314a:	6813      	ldr	r3, [r2, #0]
 800314c:	062e      	lsls	r6, r5, #24
 800314e:	d501      	bpl.n	8003154 <_printf_i+0x1a0>
 8003150:	6019      	str	r1, [r3, #0]
 8003152:	e002      	b.n	800315a <_printf_i+0x1a6>
 8003154:	066d      	lsls	r5, r5, #25
 8003156:	d5fb      	bpl.n	8003150 <_printf_i+0x19c>
 8003158:	8019      	strh	r1, [r3, #0]
 800315a:	2300      	movs	r3, #0
 800315c:	9e04      	ldr	r6, [sp, #16]
 800315e:	6123      	str	r3, [r4, #16]
 8003160:	e7d2      	b.n	8003108 <_printf_i+0x154>
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	1d11      	adds	r1, r2, #4
 8003166:	6019      	str	r1, [r3, #0]
 8003168:	6816      	ldr	r6, [r2, #0]
 800316a:	2100      	movs	r1, #0
 800316c:	0030      	movs	r0, r6
 800316e:	6862      	ldr	r2, [r4, #4]
 8003170:	f000 f832 	bl	80031d8 <memchr>
 8003174:	2800      	cmp	r0, #0
 8003176:	d001      	beq.n	800317c <_printf_i+0x1c8>
 8003178:	1b80      	subs	r0, r0, r6
 800317a:	6060      	str	r0, [r4, #4]
 800317c:	6863      	ldr	r3, [r4, #4]
 800317e:	6123      	str	r3, [r4, #16]
 8003180:	2300      	movs	r3, #0
 8003182:	9a04      	ldr	r2, [sp, #16]
 8003184:	7013      	strb	r3, [r2, #0]
 8003186:	e7bf      	b.n	8003108 <_printf_i+0x154>
 8003188:	6923      	ldr	r3, [r4, #16]
 800318a:	0032      	movs	r2, r6
 800318c:	9906      	ldr	r1, [sp, #24]
 800318e:	9805      	ldr	r0, [sp, #20]
 8003190:	9d07      	ldr	r5, [sp, #28]
 8003192:	47a8      	blx	r5
 8003194:	1c43      	adds	r3, r0, #1
 8003196:	d0c1      	beq.n	800311c <_printf_i+0x168>
 8003198:	6823      	ldr	r3, [r4, #0]
 800319a:	079b      	lsls	r3, r3, #30
 800319c:	d415      	bmi.n	80031ca <_printf_i+0x216>
 800319e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031a0:	68e0      	ldr	r0, [r4, #12]
 80031a2:	4298      	cmp	r0, r3
 80031a4:	dabc      	bge.n	8003120 <_printf_i+0x16c>
 80031a6:	0018      	movs	r0, r3
 80031a8:	e7ba      	b.n	8003120 <_printf_i+0x16c>
 80031aa:	0022      	movs	r2, r4
 80031ac:	2301      	movs	r3, #1
 80031ae:	9906      	ldr	r1, [sp, #24]
 80031b0:	9805      	ldr	r0, [sp, #20]
 80031b2:	9e07      	ldr	r6, [sp, #28]
 80031b4:	3219      	adds	r2, #25
 80031b6:	47b0      	blx	r6
 80031b8:	1c43      	adds	r3, r0, #1
 80031ba:	d0af      	beq.n	800311c <_printf_i+0x168>
 80031bc:	3501      	adds	r5, #1
 80031be:	68e3      	ldr	r3, [r4, #12]
 80031c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	42ab      	cmp	r3, r5
 80031c6:	dcf0      	bgt.n	80031aa <_printf_i+0x1f6>
 80031c8:	e7e9      	b.n	800319e <_printf_i+0x1ea>
 80031ca:	2500      	movs	r5, #0
 80031cc:	e7f7      	b.n	80031be <_printf_i+0x20a>
 80031ce:	46c0      	nop			; (mov r8, r8)
 80031d0:	08003529 	.word	0x08003529
 80031d4:	0800353a 	.word	0x0800353a

080031d8 <memchr>:
 80031d8:	b2c9      	uxtb	r1, r1
 80031da:	1882      	adds	r2, r0, r2
 80031dc:	4290      	cmp	r0, r2
 80031de:	d101      	bne.n	80031e4 <memchr+0xc>
 80031e0:	2000      	movs	r0, #0
 80031e2:	4770      	bx	lr
 80031e4:	7803      	ldrb	r3, [r0, #0]
 80031e6:	428b      	cmp	r3, r1
 80031e8:	d0fb      	beq.n	80031e2 <memchr+0xa>
 80031ea:	3001      	adds	r0, #1
 80031ec:	e7f6      	b.n	80031dc <memchr+0x4>

080031ee <memcpy>:
 80031ee:	2300      	movs	r3, #0
 80031f0:	b510      	push	{r4, lr}
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d100      	bne.n	80031f8 <memcpy+0xa>
 80031f6:	bd10      	pop	{r4, pc}
 80031f8:	5ccc      	ldrb	r4, [r1, r3]
 80031fa:	54c4      	strb	r4, [r0, r3]
 80031fc:	3301      	adds	r3, #1
 80031fe:	e7f8      	b.n	80031f2 <memcpy+0x4>

08003200 <memmove>:
 8003200:	b510      	push	{r4, lr}
 8003202:	4288      	cmp	r0, r1
 8003204:	d902      	bls.n	800320c <memmove+0xc>
 8003206:	188b      	adds	r3, r1, r2
 8003208:	4298      	cmp	r0, r3
 800320a:	d303      	bcc.n	8003214 <memmove+0x14>
 800320c:	2300      	movs	r3, #0
 800320e:	e007      	b.n	8003220 <memmove+0x20>
 8003210:	5c8b      	ldrb	r3, [r1, r2]
 8003212:	5483      	strb	r3, [r0, r2]
 8003214:	3a01      	subs	r2, #1
 8003216:	d2fb      	bcs.n	8003210 <memmove+0x10>
 8003218:	bd10      	pop	{r4, pc}
 800321a:	5ccc      	ldrb	r4, [r1, r3]
 800321c:	54c4      	strb	r4, [r0, r3]
 800321e:	3301      	adds	r3, #1
 8003220:	429a      	cmp	r2, r3
 8003222:	d1fa      	bne.n	800321a <memmove+0x1a>
 8003224:	e7f8      	b.n	8003218 <memmove+0x18>
	...

08003228 <_free_r>:
 8003228:	b570      	push	{r4, r5, r6, lr}
 800322a:	0005      	movs	r5, r0
 800322c:	2900      	cmp	r1, #0
 800322e:	d010      	beq.n	8003252 <_free_r+0x2a>
 8003230:	1f0c      	subs	r4, r1, #4
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	2b00      	cmp	r3, #0
 8003236:	da00      	bge.n	800323a <_free_r+0x12>
 8003238:	18e4      	adds	r4, r4, r3
 800323a:	0028      	movs	r0, r5
 800323c:	f000 f8d4 	bl	80033e8 <__malloc_lock>
 8003240:	4a1d      	ldr	r2, [pc, #116]	; (80032b8 <_free_r+0x90>)
 8003242:	6813      	ldr	r3, [r2, #0]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d105      	bne.n	8003254 <_free_r+0x2c>
 8003248:	6063      	str	r3, [r4, #4]
 800324a:	6014      	str	r4, [r2, #0]
 800324c:	0028      	movs	r0, r5
 800324e:	f000 f8d3 	bl	80033f8 <__malloc_unlock>
 8003252:	bd70      	pop	{r4, r5, r6, pc}
 8003254:	42a3      	cmp	r3, r4
 8003256:	d908      	bls.n	800326a <_free_r+0x42>
 8003258:	6821      	ldr	r1, [r4, #0]
 800325a:	1860      	adds	r0, r4, r1
 800325c:	4283      	cmp	r3, r0
 800325e:	d1f3      	bne.n	8003248 <_free_r+0x20>
 8003260:	6818      	ldr	r0, [r3, #0]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	1841      	adds	r1, r0, r1
 8003266:	6021      	str	r1, [r4, #0]
 8003268:	e7ee      	b.n	8003248 <_free_r+0x20>
 800326a:	001a      	movs	r2, r3
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <_free_r+0x4e>
 8003272:	42a3      	cmp	r3, r4
 8003274:	d9f9      	bls.n	800326a <_free_r+0x42>
 8003276:	6811      	ldr	r1, [r2, #0]
 8003278:	1850      	adds	r0, r2, r1
 800327a:	42a0      	cmp	r0, r4
 800327c:	d10b      	bne.n	8003296 <_free_r+0x6e>
 800327e:	6820      	ldr	r0, [r4, #0]
 8003280:	1809      	adds	r1, r1, r0
 8003282:	1850      	adds	r0, r2, r1
 8003284:	6011      	str	r1, [r2, #0]
 8003286:	4283      	cmp	r3, r0
 8003288:	d1e0      	bne.n	800324c <_free_r+0x24>
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	1841      	adds	r1, r0, r1
 8003290:	6011      	str	r1, [r2, #0]
 8003292:	6053      	str	r3, [r2, #4]
 8003294:	e7da      	b.n	800324c <_free_r+0x24>
 8003296:	42a0      	cmp	r0, r4
 8003298:	d902      	bls.n	80032a0 <_free_r+0x78>
 800329a:	230c      	movs	r3, #12
 800329c:	602b      	str	r3, [r5, #0]
 800329e:	e7d5      	b.n	800324c <_free_r+0x24>
 80032a0:	6821      	ldr	r1, [r4, #0]
 80032a2:	1860      	adds	r0, r4, r1
 80032a4:	4283      	cmp	r3, r0
 80032a6:	d103      	bne.n	80032b0 <_free_r+0x88>
 80032a8:	6818      	ldr	r0, [r3, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	1841      	adds	r1, r0, r1
 80032ae:	6021      	str	r1, [r4, #0]
 80032b0:	6063      	str	r3, [r4, #4]
 80032b2:	6054      	str	r4, [r2, #4]
 80032b4:	e7ca      	b.n	800324c <_free_r+0x24>
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	20000090 	.word	0x20000090

080032bc <_malloc_r>:
 80032bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032be:	2303      	movs	r3, #3
 80032c0:	1ccd      	adds	r5, r1, #3
 80032c2:	439d      	bics	r5, r3
 80032c4:	3508      	adds	r5, #8
 80032c6:	0006      	movs	r6, r0
 80032c8:	2d0c      	cmp	r5, #12
 80032ca:	d21f      	bcs.n	800330c <_malloc_r+0x50>
 80032cc:	250c      	movs	r5, #12
 80032ce:	42a9      	cmp	r1, r5
 80032d0:	d81e      	bhi.n	8003310 <_malloc_r+0x54>
 80032d2:	0030      	movs	r0, r6
 80032d4:	f000 f888 	bl	80033e8 <__malloc_lock>
 80032d8:	4925      	ldr	r1, [pc, #148]	; (8003370 <_malloc_r+0xb4>)
 80032da:	680a      	ldr	r2, [r1, #0]
 80032dc:	0014      	movs	r4, r2
 80032de:	2c00      	cmp	r4, #0
 80032e0:	d11a      	bne.n	8003318 <_malloc_r+0x5c>
 80032e2:	4f24      	ldr	r7, [pc, #144]	; (8003374 <_malloc_r+0xb8>)
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d104      	bne.n	80032f4 <_malloc_r+0x38>
 80032ea:	0021      	movs	r1, r4
 80032ec:	0030      	movs	r0, r6
 80032ee:	f000 f869 	bl	80033c4 <_sbrk_r>
 80032f2:	6038      	str	r0, [r7, #0]
 80032f4:	0029      	movs	r1, r5
 80032f6:	0030      	movs	r0, r6
 80032f8:	f000 f864 	bl	80033c4 <_sbrk_r>
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d12b      	bne.n	8003358 <_malloc_r+0x9c>
 8003300:	230c      	movs	r3, #12
 8003302:	0030      	movs	r0, r6
 8003304:	6033      	str	r3, [r6, #0]
 8003306:	f000 f877 	bl	80033f8 <__malloc_unlock>
 800330a:	e003      	b.n	8003314 <_malloc_r+0x58>
 800330c:	2d00      	cmp	r5, #0
 800330e:	dade      	bge.n	80032ce <_malloc_r+0x12>
 8003310:	230c      	movs	r3, #12
 8003312:	6033      	str	r3, [r6, #0]
 8003314:	2000      	movs	r0, #0
 8003316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003318:	6823      	ldr	r3, [r4, #0]
 800331a:	1b5b      	subs	r3, r3, r5
 800331c:	d419      	bmi.n	8003352 <_malloc_r+0x96>
 800331e:	2b0b      	cmp	r3, #11
 8003320:	d903      	bls.n	800332a <_malloc_r+0x6e>
 8003322:	6023      	str	r3, [r4, #0]
 8003324:	18e4      	adds	r4, r4, r3
 8003326:	6025      	str	r5, [r4, #0]
 8003328:	e003      	b.n	8003332 <_malloc_r+0x76>
 800332a:	6863      	ldr	r3, [r4, #4]
 800332c:	42a2      	cmp	r2, r4
 800332e:	d10e      	bne.n	800334e <_malloc_r+0x92>
 8003330:	600b      	str	r3, [r1, #0]
 8003332:	0030      	movs	r0, r6
 8003334:	f000 f860 	bl	80033f8 <__malloc_unlock>
 8003338:	0020      	movs	r0, r4
 800333a:	2207      	movs	r2, #7
 800333c:	300b      	adds	r0, #11
 800333e:	1d23      	adds	r3, r4, #4
 8003340:	4390      	bics	r0, r2
 8003342:	1ac2      	subs	r2, r0, r3
 8003344:	4298      	cmp	r0, r3
 8003346:	d0e6      	beq.n	8003316 <_malloc_r+0x5a>
 8003348:	1a1b      	subs	r3, r3, r0
 800334a:	50a3      	str	r3, [r4, r2]
 800334c:	e7e3      	b.n	8003316 <_malloc_r+0x5a>
 800334e:	6053      	str	r3, [r2, #4]
 8003350:	e7ef      	b.n	8003332 <_malloc_r+0x76>
 8003352:	0022      	movs	r2, r4
 8003354:	6864      	ldr	r4, [r4, #4]
 8003356:	e7c2      	b.n	80032de <_malloc_r+0x22>
 8003358:	2303      	movs	r3, #3
 800335a:	1cc4      	adds	r4, r0, #3
 800335c:	439c      	bics	r4, r3
 800335e:	42a0      	cmp	r0, r4
 8003360:	d0e1      	beq.n	8003326 <_malloc_r+0x6a>
 8003362:	1a21      	subs	r1, r4, r0
 8003364:	0030      	movs	r0, r6
 8003366:	f000 f82d 	bl	80033c4 <_sbrk_r>
 800336a:	1c43      	adds	r3, r0, #1
 800336c:	d1db      	bne.n	8003326 <_malloc_r+0x6a>
 800336e:	e7c7      	b.n	8003300 <_malloc_r+0x44>
 8003370:	20000090 	.word	0x20000090
 8003374:	20000094 	.word	0x20000094

08003378 <_realloc_r>:
 8003378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337a:	0007      	movs	r7, r0
 800337c:	000d      	movs	r5, r1
 800337e:	0016      	movs	r6, r2
 8003380:	2900      	cmp	r1, #0
 8003382:	d105      	bne.n	8003390 <_realloc_r+0x18>
 8003384:	0011      	movs	r1, r2
 8003386:	f7ff ff99 	bl	80032bc <_malloc_r>
 800338a:	0004      	movs	r4, r0
 800338c:	0020      	movs	r0, r4
 800338e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003390:	2a00      	cmp	r2, #0
 8003392:	d103      	bne.n	800339c <_realloc_r+0x24>
 8003394:	f7ff ff48 	bl	8003228 <_free_r>
 8003398:	0034      	movs	r4, r6
 800339a:	e7f7      	b.n	800338c <_realloc_r+0x14>
 800339c:	f000 f834 	bl	8003408 <_malloc_usable_size_r>
 80033a0:	002c      	movs	r4, r5
 80033a2:	42b0      	cmp	r0, r6
 80033a4:	d2f2      	bcs.n	800338c <_realloc_r+0x14>
 80033a6:	0031      	movs	r1, r6
 80033a8:	0038      	movs	r0, r7
 80033aa:	f7ff ff87 	bl	80032bc <_malloc_r>
 80033ae:	1e04      	subs	r4, r0, #0
 80033b0:	d0ec      	beq.n	800338c <_realloc_r+0x14>
 80033b2:	0029      	movs	r1, r5
 80033b4:	0032      	movs	r2, r6
 80033b6:	f7ff ff1a 	bl	80031ee <memcpy>
 80033ba:	0029      	movs	r1, r5
 80033bc:	0038      	movs	r0, r7
 80033be:	f7ff ff33 	bl	8003228 <_free_r>
 80033c2:	e7e3      	b.n	800338c <_realloc_r+0x14>

080033c4 <_sbrk_r>:
 80033c4:	2300      	movs	r3, #0
 80033c6:	b570      	push	{r4, r5, r6, lr}
 80033c8:	4d06      	ldr	r5, [pc, #24]	; (80033e4 <_sbrk_r+0x20>)
 80033ca:	0004      	movs	r4, r0
 80033cc:	0008      	movs	r0, r1
 80033ce:	602b      	str	r3, [r5, #0]
 80033d0:	f7fd f9cc 	bl	800076c <_sbrk>
 80033d4:	1c43      	adds	r3, r0, #1
 80033d6:	d103      	bne.n	80033e0 <_sbrk_r+0x1c>
 80033d8:	682b      	ldr	r3, [r5, #0]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d000      	beq.n	80033e0 <_sbrk_r+0x1c>
 80033de:	6023      	str	r3, [r4, #0]
 80033e0:	bd70      	pop	{r4, r5, r6, pc}
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	20000124 	.word	0x20000124

080033e8 <__malloc_lock>:
 80033e8:	b510      	push	{r4, lr}
 80033ea:	4802      	ldr	r0, [pc, #8]	; (80033f4 <__malloc_lock+0xc>)
 80033ec:	f000 f814 	bl	8003418 <__retarget_lock_acquire_recursive>
 80033f0:	bd10      	pop	{r4, pc}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	2000012c 	.word	0x2000012c

080033f8 <__malloc_unlock>:
 80033f8:	b510      	push	{r4, lr}
 80033fa:	4802      	ldr	r0, [pc, #8]	; (8003404 <__malloc_unlock+0xc>)
 80033fc:	f000 f80d 	bl	800341a <__retarget_lock_release_recursive>
 8003400:	bd10      	pop	{r4, pc}
 8003402:	46c0      	nop			; (mov r8, r8)
 8003404:	2000012c 	.word	0x2000012c

08003408 <_malloc_usable_size_r>:
 8003408:	1f0b      	subs	r3, r1, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	1f18      	subs	r0, r3, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	da01      	bge.n	8003416 <_malloc_usable_size_r+0xe>
 8003412:	580b      	ldr	r3, [r1, r0]
 8003414:	18c0      	adds	r0, r0, r3
 8003416:	4770      	bx	lr

08003418 <__retarget_lock_acquire_recursive>:
 8003418:	4770      	bx	lr

0800341a <__retarget_lock_release_recursive>:
 800341a:	4770      	bx	lr

0800341c <_init>:
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003422:	bc08      	pop	{r3}
 8003424:	469e      	mov	lr, r3
 8003426:	4770      	bx	lr

08003428 <_fini>:
 8003428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800342e:	bc08      	pop	{r3}
 8003430:	469e      	mov	lr, r3
 8003432:	4770      	bx	lr
