

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 07:21:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_optimized_prj
* Solution:       unroll_2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.137 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_loop  |       32|       32|         2|          -|          -|    16|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     435|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      20|      10|    -|
|Multiplexer      |        -|      -|       -|      57|    -|
|Register         |        -|      -|      80|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     100|     502|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  20|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  20|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_fu_224_p2         |     +    |      0|  0|  15|           2|           6|
    |add_ln703_1_fu_304_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_2_fu_181_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_3_fu_240_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_4_fu_279_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_5_fu_294_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln703_fu_170_p2        |     +    |      0|  0|  19|          12|          12|
    |sub_ln703_1_fu_288_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_2_fu_234_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_3_fu_187_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_4_fu_274_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_5_fu_299_p2      |     -    |      0|  0|  19|          12|          12|
    |sub_ln703_fu_164_p2        |     -    |      0|  0|  19|          12|          12|
    |ashr_ln1333_1_fu_150_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_2_fu_256_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_3_fu_261_p2    |   ashr   |      0|  0|  26|          12|          12|
    |ashr_ln1333_fu_144_p2      |   ashr   |      0|  0|  26|          12|          12|
    |icmp_ln17_fu_138_p2        |   icmp   |      0|  0|  11|           6|           7|
    |or_ln17_fu_213_p2          |    or    |      0|  0|   5|           5|           1|
    |select_ln1496_1_fu_201_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_2_fu_246_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_3_fu_310_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_4_fu_318_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_5_fu_326_p3  |  select  |      0|  0|  12|           1|          12|
    |select_ln1496_fu_193_p3    |  select  |      0|  0|  12|           1|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 435|         211|         278|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |p_Val2_0_reg_111        |   9|          2|   12|         24|
    |p_Val2_2_0_reg_99       |   9|          2|   12|         24|
    |sh_assign_0_reg_123     |   9|          2|    6|         12|
    |theta_V_buf_0_0_reg_89  |   9|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  57|         12|   43|         88|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln17_reg_376         |   6|   0|    6|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |or_ln17_reg_366          |   4|   0|    5|          1|
    |p_Val2_0_reg_111         |  12|   0|   12|          0|
    |p_Val2_2_0_reg_99        |  12|   0|   12|          0|
    |select_ln1496_1_reg_359  |  12|   0|   12|          0|
    |select_ln1496_reg_352    |  12|   0|   12|          0|
    |sh_assign_0_reg_123      |   6|   0|    6|          0|
    |theta_V_buf_0_0_reg_89   |  12|   0|   12|          0|
    |tmp_reg_342              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  80|   0|   81|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   12|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

