$date
	Mon Nov  2 17:40:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mux4_1_tb $end
$var wire 1 ! test_out $end
$var reg 1 " test_a $end
$var reg 1 # test_b $end
$var reg 1 $ test_c $end
$var reg 1 % test_d $end
$var reg 2 & test_s [1:0] $end
$scope module mux1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' s [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
x%
x$
x#
0"
0!
$end
#2000
1!
1"
#4000
0!
0#
b1 &
b1 '
#6000
1!
1#
#8000
0!
0$
b10 &
b10 '
#10000
1!
1$
#12000
0!
0%
b11 &
b11 '
#14000
1!
1%
#16000
