// Seed: 3547092118
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  parameter id_3 = 1;
  logic id_4 = -1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input wire id_3,
    input tri1 id_4,
    output wand id_5,
    input uwire id_6,
    output wor id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input supply0 id_12
    , id_25,
    input supply1 id_13,
    output supply0 id_14,
    output supply0 id_15,
    input uwire id_16,
    input tri id_17,
    input tri0 id_18,
    output tri1 id_19,
    output wand id_20
    , id_26,
    input tri0 id_21,
    input tri0 id_22,
    input tri0 id_23
);
  wire id_27;
  module_0 modCall_1 (
      id_26,
      id_27
  );
endmodule
