Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 25 19:22:48 2022
| Host         : DESKTOP-CCQ71SS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              21 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+
|       Clock Signal      |      Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock_kHz_BUFG         |                         |                                 |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG  |                         | FSM_sequential_State[2]_i_1_n_0 |                2 |              3 |         1.50 |
|  Clock100MHz_IBUF_BUFG  |                         |                                 |                4 |              6 |         1.50 |
|  Clock_kHz_BUFG         | temp                    |                                 |                5 |              9 |         1.80 |
|  pwm_ff_reg[12]_i_1_n_0 |                         |                                 |                4 |              9 |         2.25 |
|  Clock_kHz_BUFG         | temp_ADC                |                                 |                7 |             12 |         1.71 |
|  Clock100MHz_IBUF_BUFG  |                         | clear                           |                4 |             14 |         3.50 |
|  Clock100MHz_IBUF_BUFG  | pwm_counter[0]_i_2_n_0  | pwm_counter0                    |                4 |             14 |         3.50 |
|  Clock100MHz_IBUF_BUFG  | timecounter[31]_i_2_n_0 | timecounter[31]_i_1_n_0         |                8 |             32 |         4.00 |
|  Clock_kHz_BUFG         | p_4_in                  | bitcounter                      |                8 |             32 |         4.00 |
+-------------------------+-------------------------+---------------------------------+------------------+----------------+--------------+


