
---------- Begin Simulation Statistics ----------
final_tick                                10307545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    272                       # Simulator instruction rate (inst/s)
host_mem_usage                                7614924                       # Number of bytes of host memory used
host_op_rate                                      279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26189.12                       # Real time elapsed on the host
host_tick_rate                                 258289                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7124009                       # Number of instructions simulated
sim_ops                                       7298554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006764                       # Number of seconds simulated
sim_ticks                                  6764370625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.813739                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247818                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255974                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2326                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            252081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2463                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              429                       # Number of indirect misses.
system.cpu.branchPred.lookups                  269169                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5195                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          405                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1585851                       # Number of instructions committed
system.cpu.committedOps                       1611830                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.365336                       # CPI: cycles per instruction
system.cpu.discardedOps                          6582                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             808641                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             54330                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491210                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1638063                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297147                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5336922                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1050950     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58270      3.62%     68.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite                501850     31.14%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1611830                       # Class of committed instruction
system.cpu.quiesceCycles                      5486071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3698859                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157289                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::WriteClean               66                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            87                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33134                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14790574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695142                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695142                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1151133315                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7025000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              344359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1354250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4813980                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          942128535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1592860750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1285913076                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278002                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278002    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278002                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    626186375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2092696688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    697565563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790262250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1162609271                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1482326820                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2644936091                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3255305958                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2179892383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5435198341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1750348                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       151381                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1901729                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1750348                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1750348                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1750348                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       151381                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1901729                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10037248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4730112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73908                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1482326820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1513814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1483840634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1703041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    697565563                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699268603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1703041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2179892383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1513814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2183109238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000557094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282014                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156832                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73908                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5040566480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9153521480                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32170.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58420.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146187                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68833                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156832                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.324862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   878.344955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.677953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          318      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          315      2.02%      4.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331      2.12%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          167      1.07%      7.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          205      1.32%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      1.18%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      2.18%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          238      1.53%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13484     86.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2061.644737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1855.828912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.32%      6.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     39.47%     46.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     43.42%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8     10.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     972.486842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    833.352854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.005752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12     15.79%     21.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           60     78.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10027776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4730176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10037248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4730112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1482.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1483.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6764303125                       # Total gap between requests
system.mem_ctrls.avgGap                      29315.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1480936003.562046051025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1504352.816268106224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1863883.678017716622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 697414181.086507201195                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9146004210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7517270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9766244750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 116257025750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58376.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46982.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  54256915.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1576836.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3662262445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2738640555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9938921.014493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2276919.661177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5654875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6878617250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3428927750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       840773                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           840773                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       840773                       # number of overall hits
system.cpu.icache.overall_hits::total          840773                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8018125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8018125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8018125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8018125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       840958                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       840958                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       840958                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       840958                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43341.216216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43341.216216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43341.216216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43341.216216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7732500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7732500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41797.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41797.297297                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       840773                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          840773                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8018125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8018125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       840958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       840958                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43341.216216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43341.216216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7732500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7732500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41797.297297                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.455537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              524651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          26232.550000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.455537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.612218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.612218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1682101                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1682101                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97188                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97188                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97188                       # number of overall hits
system.cpu.dcache.overall_hits::total           97188                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          251                       # number of overall misses
system.cpu.dcache.overall_misses::total           251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20058125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20058125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20058125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20058125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        97439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        97439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        97439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        97439                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79912.848606                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79912.848606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79912.848606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79912.848606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           75                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13385625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13385625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13385625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13385625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7498750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7498750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76054.687500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76054.687500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76054.687500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76054.687500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.141414                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.141414                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6370125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6370125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001510                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70779.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70779.166667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6116750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6116750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7498750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7498750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70307.471264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70307.471264                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.507246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.507246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85018.633540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85018.633540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7268875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7268875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81672.752809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81672.752809                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2396001625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2396001625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10399.312609                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10399.312609                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57703                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57703                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       172697                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       172697                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2325720065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2325720065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13467.055392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13467.055392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.123717                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.598326                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.123717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2233132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2233132                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10307545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10307695625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    272                       # Simulator instruction rate (inst/s)
host_mem_usage                                7614924                       # Number of bytes of host memory used
host_op_rate                                      279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26189.28                       # Real time elapsed on the host
host_tick_rate                                 258294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7124018                       # Number of instructions simulated
sim_ops                                       7298569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006765                       # Number of seconds simulated
sim_ticks                                  6764521250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.811482                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  247819                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               255981                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2328                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            252081                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2034                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2463                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              429                       # Number of indirect misses.
system.cpu.branchPred.lookups                  269178                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5197                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          405                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1585860                       # Number of instructions committed
system.cpu.committedOps                       1611845                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.365469                       # CPI: cycles per instruction
system.cpu.discardedOps                          6589                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             808662                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             54330                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           491211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1638256                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.297135                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                          5337163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1050958     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                    760      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58276      3.62%     68.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite                501850     31.14%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1611845                       # Class of committed instruction
system.cpu.quiesceCycles                      5486071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3698907                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        461365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157291                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          115                       # Transaction distribution
system.membus.trans_dist::WriteClean               66                       # Transaction distribution
system.membus.trans_dist::CleanEvict               80                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            89                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       230400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        230400                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       461361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       468327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 929517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        21952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14790766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            695144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004798                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  695128    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              695144                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1151143940                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7025000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              344359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1354250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4825480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          942128535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             926500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1592860750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1285913076                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278002                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278002    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278002                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    626186375                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2092650090                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    697550030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2790200119                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1162583383                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1482293813                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2644877197                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3255233473                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2179843843                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5435077316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1750309                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       151378                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1901687                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1750309                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1750309                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1750309                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       151378                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1901687                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10037376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4730176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1482293813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1532703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1483826516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1712464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    697550030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            699262494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1712464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2179843843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1532703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2183089010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000557094250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282019                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78796                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73909                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4625                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5040566480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9153573980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32169.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58419.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146189                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68833                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73909                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    947.324862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   878.344955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.677953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          318      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          315      2.02%      4.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331      2.12%      6.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          167      1.07%      7.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          205      1.32%      8.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      1.18%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          340      2.18%     11.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          238      1.53%     13.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13484     86.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2061.644737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1855.828912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.32%      6.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           30     39.47%     46.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33     43.42%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8     10.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     972.486842                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    833.352854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    226.005752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12     15.79%     21.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           60     78.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10027904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4730176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10037376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4730176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1482.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       699.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1483.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    699.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6764653750                       # Total gap between requests
system.mem_ctrls.avgGap                      29316.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        10304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1480903027.690244913101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1523241.574560801266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1863842.175083713373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 697398651.826247096062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9146004210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      7569770                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9766244750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 116257025750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58376.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46726.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  53957153.31                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1576836.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3662262445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    366030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2738791180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9938921.014493                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2276919.661177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5654875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11982500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6878767875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3428927750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       840785                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           840785                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       840785                       # number of overall hits
system.cpu.icache.overall_hits::total          840785                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8018125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8018125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8018125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8018125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       840970                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       840970                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       840970                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       840970                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43341.216216                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43341.216216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43341.216216                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43341.216216                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7732500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7732500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41797.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41797.297297                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       840785                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          840785                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8018125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8018125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       840970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       840970                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43341.216216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43341.216216                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7732500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7732500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41797.297297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41797.297297                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           313.455705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2418666                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7092.862170                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   313.455705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.612218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.612218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1682125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1682125                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97192                       # number of overall hits
system.cpu.dcache.overall_hits::total           97192                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          253                       # number of overall misses
system.cpu.dcache.overall_misses::total           253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     20178750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     20178750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     20178750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     20178750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        97445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        97445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        97445                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        97445                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79757.905138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79757.905138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79757.905138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79757.905138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          115                       # number of writebacks
system.cpu.dcache.writebacks::total               115                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           75                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13503500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13503500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7498750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7498750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001827                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001827                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75862.359551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75862.359551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75862.359551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75862.359551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2164.141414                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2164.141414                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    175                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           92                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            92                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6490750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6490750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70551.630435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70551.630435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6234625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6234625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7498750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7498750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70051.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70051.966292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21735.507246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21735.507246                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37673                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13688000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85018.633540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85018.633540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7268875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7268875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81672.752809                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81672.752809                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       230400                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2396001625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2396001625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10399.312609                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10399.312609                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57703                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57703                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       172697                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       172697                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2325720065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2325720065                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13467.055392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13467.055392                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.122489                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              101873                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               690                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            147.642029                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.122489                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984614                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2233158                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2233158                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10307695625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
