<HTML>
  <HEAD> <title>interconnect_ip_short_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_short_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_54263">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2732.15 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_44511">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 43.89 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_46432">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_48430">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_52322">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_50457">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4827.72 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_39188">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1219.40 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1780.60 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_42645">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 533.58 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2466.42 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_37342">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 532.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2467.08 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_33830">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_30143">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 545.15 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2454.85 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_31986">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 542.76 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2457.24 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_24790">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1102.81 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1897.19 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_22944">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 537.94 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2462.06 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_28247">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 536.88 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2463.12 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_1643">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1439.37 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1560.63 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_19447">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_12536">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_15996">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_10700">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_8865">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_5103">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_6936">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4473.75 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_468">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.94 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_156818">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_160483">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 464.75 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 735.25 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_147625">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 387.62 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 812.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_153139">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 374.57 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 825.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_154977">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 372.03 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 827.97 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_151301">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.41 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_158645">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.41 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_194194">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_145778">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_149461">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_142132">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 257.91 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3742.09 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_143948">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 249.83 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3750.17 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_184929">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 324.66 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3875.34 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_192354">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 264.57 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3935.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_188640">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_138435">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_171914">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_183055">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_162333">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_132861">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_125438">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_129149">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_164513">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_181191">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_166364">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_179340">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_190491">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_134717">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_131004">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_177493">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_196034">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_173781">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_127295">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_168222">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_186787">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_140289">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_136578">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_170065">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_175649">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_112845">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_116207">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1076.98 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1923.02 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_105496">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_123553">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_119880">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_121718">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_111013">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_107333">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_118044">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_109161">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_96252">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1439.37 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1560.63 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_87383">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 746.04 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2253.96 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_103606">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_94418">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_90745">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_92583">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_98089">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_85551">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_101769">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_99916">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_76319">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1352.29 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1647.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_72957">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 746.04 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2253.96 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_65608">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_83665">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_79992">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_81830">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_71125">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_78156">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_67445">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_69273">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_55433">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_62173">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 545.15 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2454.85 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_short_endpoint.html#interconnect_ip_58800">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 542.76 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2457.24 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
Information: Updating design information... (UID-85)
 
****************************************
<A NAME="interconnect_ip_258"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_468"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.31   18743.31 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">...</A>
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)  5514.63 24257.94 f
  data arrival time                                              24257.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1410"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1643"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                    1176.52    2639.37 r
  data arrival time                                               2639.37

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2639.37
  --------------------------------------------------------------------------
  slack (MET)                                                     1560.63


<A NAME="interconnect_ip_3157"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)  2652.82  4115.67 f
  data arrival time                                               4115.67

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -4115.67
  --------------------------------------------------------------------------
  slack (MET)                                                     1702.06


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_4870"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_5103"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_6707"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_6936"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.16    1212.16 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_8234">...</A>
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)              132.45    1344.61 f
  data arrival time                                               1344.61

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00    6000.00 r
  library setup time                                   -181.64    5818.36
  data required time                                              5818.36
  --------------------------------------------------------------------------
  data required time                                              5818.36
  data arrival time                                              -1344.61
  --------------------------------------------------------------------------
  slack (MET)                                                     4473.75


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_8633"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_8865"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10468"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10700"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_12303"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_12536"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1475.36
  --------------------------------------------------------------------------
  slack (MET)                                                     2724.64


<A NAME="interconnect_ip_14049"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_11936">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)  2054.99  3530.34 f
  data arrival time                                               3530.34

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -3530.34
  --------------------------------------------------------------------------
  slack (MET)                                                     2287.38


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_15762"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_15996"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


<A NAME="interconnect_ip_17510"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (in)           274.92    1474.92 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_15660">...</A>
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ip (drp_1)    193.52    1668.43 r
  data arrival time                                               1668.43

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ck (drp_1)      0.00    6000.00 r
  library setup time                                   -184.49    5815.51
  data required time                                              5815.51
  --------------------------------------------------------------------------
  data required time                                              5815.51
  data arrival time                                              -1668.43
  --------------------------------------------------------------------------
  slack (MET)                                                     4147.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_19217"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_19447"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1481.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2718.65


<A NAME="interconnect_ip_20954"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              261.99    1461.99 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_18008">...</A>
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ip (drp_1)  1718.69   3180.68 f
  data arrival time                                               3180.68

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ck (drp_1)     0.00   6000.00 r
  library setup time                                   -184.63    5815.37
  data required time                                              5815.37
  --------------------------------------------------------------------------
  data required time                                              5815.37
  data arrival time                                              -3180.68
  --------------------------------------------------------------------------
  slack (MET)                                                     2634.69


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_22716"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_22944"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[29]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[29] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_21922">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29] (out)         526.61    1737.94 f
  data arrival time                                               1737.94

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1737.94
  --------------------------------------------------------------------------
  slack (MET)                                                     2462.06


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_24561"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_24790"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                20.91    1220.91 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_23410">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1081.90    2302.81 r
  data arrival time                                               2302.81

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2302.81
  --------------------------------------------------------------------------
  slack (MET)                                                     1897.19


<A NAME="interconnect_ip_26308"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                20.91    1220.91 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_23410">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)  3182.34  4403.24 f
  data arrival time                                               4403.24

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -4403.24
  --------------------------------------------------------------------------
  slack (MET)                                                     1414.48


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_28021"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_28247"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_28341">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           525.55    1736.88 f
  data arrival time                                               1736.88

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1736.88
  --------------------------------------------------------------------------
  slack (MET)                                                     2463.12


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29915"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_30143"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29879">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)         533.81    1745.15 f
  data arrival time                                               1745.15

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1745.15
  --------------------------------------------------------------------------
  slack (MET)                                                     2454.85


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31760"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31986"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31364">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           531.43    1742.76 f
  data arrival time                                               1742.76

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1742.76
  --------------------------------------------------------------------------
  slack (MET)                                                     2457.24


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_33601"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_33830"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_32850">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1219.09    2430.42 f
  data arrival time                                               2430.42

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2430.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1769.58


<A NAME="interconnect_ip_35348"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                10.90    1210.90 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_32850">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)  3280.26  4491.17 f
  data arrival time                                               4491.17

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -4491.17
  --------------------------------------------------------------------------
  slack (MET)                                                     1326.56


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_37114"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_37342"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_38140">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)         521.58    1732.92 f
  data arrival time                                               1732.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1732.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2467.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_38959"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_39188"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_39628">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1208.06    2419.40 f
  data arrival time                                               2419.40

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2419.40
  --------------------------------------------------------------------------
  slack (MET)                                                     1780.60


<A NAME="interconnect_ip_40706"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                10.90    1210.90 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_39628">...</A>
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)  3246.21  4457.11 f
  data arrival time                                               4457.11

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -182.28    5817.72
  data required time                                              5817.72
  --------------------------------------------------------------------------
  data required time                                              5817.72
  data arrival time                                              -4457.11
  --------------------------------------------------------------------------
  slack (MET)                                                     1360.61


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_42419"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_42645"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_44863">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           522.25    1733.58 f
  data arrival time                                               1733.58

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1733.58
  --------------------------------------------------------------------------
  slack (MET)                                                     2466.42


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_44303"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_44511"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                    128.29    4088.29 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_46371">...</A>
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ip (drp_1)  1683.18   5771.47 f
  data arrival time                                               5771.47

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ck (drp_1)     0.00   6000.00 r
  library setup time                                   -184.63    5815.37
  data required time                                              5815.37
  --------------------------------------------------------------------------
  data required time                                              5815.37
  data arrival time                                              -5771.47
  --------------------------------------------------------------------------
  slack (MET)                                                       43.89


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_46220"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_46432"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_49378">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_48217"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_48430"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50775">...</A>
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)    42.63  2453.20 r
  data arrival time                                               2453.20

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ck (drp_1)     0.00  6000.00 r
  library setup time                                   -179.75    5820.25
  data required time                                              5820.25
  --------------------------------------------------------------------------
  data required time                                              5820.25
  data arrival time                                              -2453.20
  --------------------------------------------------------------------------
  slack (MET)                                                     3367.05


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50215"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50457"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_fsm_multi_mst_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                34000.00   34000.00 r
  i_ssi_rxd (in)                                         31.83   34031.83 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_52201">...</A>
  i_ssi_U_mstfsm_fsm_multi_mst_reg/ip (drp_2)           961.09   34992.93 r
  data arrival time                                              34992.93

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_mstfsm_fsm_multi_mst_reg/ck (drp_2)             0.00   40000.00 r
  library setup time                                   -179.35   39820.65
  data required time                                             39820.65
  --------------------------------------------------------------------------
  data required time                                             39820.65
  data arrival time                                              -34992.93
  --------------------------------------------------------------------------
  slack (MET)                                                     4827.72


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_52114"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_52322"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ck (drp_1)     0.00 40000.00 r
  library setup time                                   -182.72   39817.29
  data required time                                             39817.29
  --------------------------------------------------------------------------
  data required time                                             39817.29
  data arrival time                                              -36009.57
  --------------------------------------------------------------------------
  slack (MET)                                                     3807.71


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_54053"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_54263"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2530.07   18530.07 r
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_55897">...</A>
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)              202.08   18732.15 f
  data arrival time                                              18732.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55204"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_55433"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57275">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            1219.09    2430.42 f
  data arrival time                                               2430.42

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2430.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1769.58


<A NAME="interconnect_ip_56945"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57275">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)            3019.18    3460.01 r
  data arrival time                                               3460.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3460.01
  --------------------------------------------------------------------------
  slack (MET)                                                      739.99


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_58574"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_58800"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_60977">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)           531.43    1742.76 f
  data arrival time                                               1742.76

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1742.76
  --------------------------------------------------------------------------
  slack (MET)                                                     2457.24


<A NAME="interconnect_ip_60314"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_60977">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)          1060.14    1500.97 r
  data arrival time                                               1500.97

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1500.97
  --------------------------------------------------------------------------
  slack (MET)                                                     2699.03


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_61945"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_62173"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (in)                 11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63773">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)         533.81    1745.15 f
  data arrival time                                               1745.15

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1745.15
  --------------------------------------------------------------------------
  slack (MET)                                                     2454.85


<A NAME="interconnect_ip_63689"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63773">...</A>
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)        2234.42    2675.25 r
  data arrival time                                               2675.25

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2675.25
  --------------------------------------------------------------------------
  slack (MET)                                                     1524.75


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_65375"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_65608"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67212"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67445"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_69049"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_69273"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_70893"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_71125"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_72728"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_72957"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_71508">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                   734.70    1946.04 f
  data arrival time                                               1946.04

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1946.04
  --------------------------------------------------------------------------
  slack (MET)                                                     2253.96


<A NAME="interconnect_ip_74463"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_71508">...</A>
  ex_i_ahb_AHB_Slave_PID_hready (out)                  2489.10    2929.93 r
  data arrival time                                               2929.93

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2929.93
  --------------------------------------------------------------------------
  slack (MET)                                                     1270.07


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_76086"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_76319"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_74597">...</A>
  ex_i_ahb_AHB_Slave_PID_hsel (out)                    1089.45    2552.29 r
  data arrival time                                               2552.29

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2552.29
  --------------------------------------------------------------------------
  slack (MET)                                                     1647.71


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77924"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_78156"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_79759"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_79992"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1475.36
  --------------------------------------------------------------------------
  slack (MET)                                                     2724.64


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_81596"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81830"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_83435"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_83665"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1481.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2718.65


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_85319"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_85551"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87154"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87383"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_82479">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                   734.70    1946.04 f
  data arrival time                                               1946.04

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1946.04
  --------------------------------------------------------------------------
  slack (MET)                                                     2253.96


<A NAME="interconnect_ip_88889"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_82479">...</A>
  ex_i_ahb_AHB_Slave_PWM_hready (out)                  2489.10    2929.93 r
  data arrival time                                               2929.93

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2929.93
  --------------------------------------------------------------------------
  slack (MET)                                                     1270.07


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_90512"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_90745"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1475.36
  --------------------------------------------------------------------------
  slack (MET)                                                     2724.64


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92349"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92583"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_94188"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94418"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1481.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2718.65


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_96019"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_96252"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_89107">...</A>
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                    1176.52    2639.37 r
  data arrival time                                               2639.37

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2639.37
  --------------------------------------------------------------------------
  slack (MET)                                                     1560.63


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_97857"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98089"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99692"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_99916"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_101536"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_101769"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_103373"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_103606"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.08


RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_105263"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_105496"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1497.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2702.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107100"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_107333"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_108937"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109161"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -311.73
  --------------------------------------------------------------------------
  slack (MET)                                                     3888.27


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110781"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_111013"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_112616"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112845"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100702">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  1219.09    2430.42 f
  data arrival time                                               2430.42

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2430.42
  --------------------------------------------------------------------------
  slack (MET)                                                     1769.58


<A NAME="interconnect_ip_114351"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100702">...</A>
  ex_i_ahb_AHB_Slave_RAM_hready (out)                  3019.18    3460.01 r
  data arrival time                                               3460.01

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -3460.01
  --------------------------------------------------------------------------
  slack (MET)                                                      739.99


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115974"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_116207"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_104399">...</A>
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                     814.14    2276.98 r
  data arrival time                                               2276.98

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -2276.98
  --------------------------------------------------------------------------
  slack (MET)                                                     1923.02


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_117812"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_118044"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1458.14
  --------------------------------------------------------------------------
  slack (MET)                                                     2741.86


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119647"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_119880"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1475.36
  --------------------------------------------------------------------------
  slack (MET)                                                     2724.64


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121484"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121718"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1474.92
  --------------------------------------------------------------------------
  slack (MET)                                                     2725.08


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_123323"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_123553"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK_hclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35

  clock HCLK_hclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                              -1481.35
  --------------------------------------------------------------------------
  slack (MET)                                                     2718.65


RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125197"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_125438"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_127055"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_127295"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_128909"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129149"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_130763"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_131004"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_132621"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132861"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_134475"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_134717"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_136337"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136578"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138195"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_138435"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_140049"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_140289"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_141903"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142132"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_2)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_2)          257.91     257.91 f
  i_ssi_txd (out)                                         0.00     257.91 f
  data arrival time                                                257.91

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -257.91
  --------------------------------------------------------------------------
  slack (MET)                                                     3742.09


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143725"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143948"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_sclkgen_sclk_out_reg/ck (drp_2)                 0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drp_2)                249.83     249.83 f
  i_ssi_sclk_out (out)                                    0.00     249.83 f
  data arrival time                                                249.83

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -249.83
  --------------------------------------------------------------------------
  slack (MET)                                                     3750.17


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_145558"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145778"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_2)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_2)                   221.97     221.97 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124076">...</A>
  i_ssi_ss_0_n (out)                                     75.41     297.38 r
  data arrival time                                                297.38

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -297.38
  --------------------------------------------------------------------------
  slack (MET)                                                     3702.62


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_147392"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147625"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      260.44     260.44 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_125413">...</A>
  i_ssi_ssi_mst_intr_n (out)                            127.18     387.62 r
  data arrival time                                                387.62

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -387.62
  --------------------------------------------------------------------------
  slack (MET)                                                      812.38


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149239"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149461"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_ssi_ssi_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drp_2)                  0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drp_2)                 221.97     221.97 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_126739">...</A>
  i_ssi_ssi_oe_n (out)                                   75.41     297.38 r
  data arrival time                                                297.38

  clock i_ssi_ssi_clk (rise edge)                     40000.00   40000.00
  clock network delay (ideal)                             0.00   40000.00
  output external delay                               -36000.00   4000.00
  data required time                                              4000.00
  --------------------------------------------------------------------------
  data required time                                              4000.00
  data arrival time                                               -297.38
  --------------------------------------------------------------------------
  slack (MET)                                                     3702.62


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_151077"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151301"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              235.45     235.45 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128069">...</A>
  i_ssi_ssi_rxf_intr_n (out)                            108.97     344.41 r
  data arrival time                                                344.41

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -344.41
  --------------------------------------------------------------------------
  slack (MET)                                                      855.59


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152915"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153139"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              233.77     233.77 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129397">...</A>
  i_ssi_ssi_rxo_intr_n (out)                            140.80     374.57 r
  data arrival time                                                374.57

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -374.57
  --------------------------------------------------------------------------
  slack (MET)                                                      825.43


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154753"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154977"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              236.94     236.94 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_130725">...</A>
  i_ssi_ssi_rxu_intr_n (out)                            135.09     372.03 r
  data arrival time                                                372.03

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -372.03
  --------------------------------------------------------------------------
  slack (MET)                                                      827.97


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156591"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_156818"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -5400.00     600.00
  data required time                                               600.00
  --------------------------------------------------------------------------
  data required time                                               600.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                      375.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_158421"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_158645"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              235.45     235.45 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133227">...</A>
  i_ssi_ssi_txe_intr_n (out)                            108.97     344.41 r
  data arrival time                                                344.41

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -344.41
  --------------------------------------------------------------------------
  slack (MET)                                                      855.59


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_160259"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_160483"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              234.85     234.85 f
  <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_134555">...</A>
  i_ssi_ssi_txo_intr_n (out)                            229.90     464.75 r
  data arrival time                                                464.75

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -4800.00    1200.00
  data required time                                              1200.00
  --------------------------------------------------------------------------
  data required time                                              1200.00
  data arrival time                                               -464.75
  --------------------------------------------------------------------------
  slack (MET)                                                      735.25


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_162097"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_162333"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_163944"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_164278"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_164513"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_166123"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_166364"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_167987"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_168222"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_169832"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_170065"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_171673"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_171914"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_173537"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_173781"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_175413"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_175649"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_177260"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_177493"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_179101"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_179340"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_180951"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_181191"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_182811"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_183055"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_184687"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_184929"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   324.66   324.66 f
  i_i2c_debug_wr (out)                                    0.00     324.66 f
  data arrival time                                                324.66

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -324.66
  --------------------------------------------------------------------------
  slack (MET)                                                     3875.34


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_186546"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_186787"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_188404"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_188640"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -252.62
  --------------------------------------------------------------------------
  slack (MET)                                                     3947.38


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_190249"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_190491"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_192117"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_192354"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_i2c_ic_clk (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   264.57    264.57 f
  i_i2c_ic_data_oe (out)                                  0.00     264.57 f
  data arrival time                                                264.57

  clock i_i2c_ic_clk (rise edge)                       6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -264.57
  --------------------------------------------------------------------------
  slack (MET)                                                     3935.43


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_193964"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_194194"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -3600.00    2400.00
  data required time                                              2400.00
  --------------------------------------------------------------------------
  data required time                                              2400.00
  data arrival time                                               -252.97
  --------------------------------------------------------------------------
  slack (MET)                                                     2147.03


 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_195793"></A>Report : timing
        -path short
        -delay max
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_196034"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCLK_pclk (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51

  clock PCLK_pclk (rise edge)                          6000.00    6000.00
  clock network delay (ideal)                             0.00    6000.00
  output external delay                               -1800.00    4200.00
  data required time                                              4200.00
  --------------------------------------------------------------------------
  data required time                                              4200.00
  data arrival time                                               -224.51
  --------------------------------------------------------------------------
  slack (MET)                                                     3975.49


1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
