0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v,1749043348,verilog,,,,MainDesign_wrapper,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.ip_user_files/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/sim/MainDesign_BasicLEDController_0_0.v,1749042589,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.ip_user_files/bd/MainDesign/sim/MainDesign.v,,MainDesign_BasicLEDController_0_0,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.ip_user_files/bd/MainDesign/sim/MainDesign.v,1749043348,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v,,MainDesign,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.srcs/sources_1/new/BasicLEDController.v,1749045293,verilog,,C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task2/task2.ip_user_files/bd/MainDesign/ip/MainDesign_BasicLEDController_0_0/sim/MainDesign_BasicLEDController_0_0.v,,BasicLEDController,,,,,,,,
