cocci_test_suite() {
	struct nvkm_clk **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 642 */;
	struct nvkm_device_tegra *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 618 */;
	const struct gk20a_clk_pllg_params *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 615 */;
	const struct nvkm_clk_func *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 614 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 613 */;
	const struct nvkm_clk_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 595 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 568 */;
	const struct gk20a_clk_pllg_params cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 56 */;
	struct gk20a_pll cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 550 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 542 */;
	struct gk20a_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 482 */;
	struct nvkm_cstate *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 480 */;
	struct nvkm_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 480 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 479 */;
	enum nv_clk_src cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 460 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 44 */;
	struct nvkm_pstate cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 365 */[];
	const u8 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 31 */[];
	const struct gk20a_pll *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 296 */;
	struct gk20a_pll *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 102 */;
	unsigned long cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gk20a.c 101 */;
}
