#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001b7ce37bbb0 .scope module, "Verilog1_tb" "Verilog1_tb" 2 23;
 .timescale -11 -12;
v000001b7ce376820_0 .var "c", 0 0;
v000001b7ce3768c0_0 .net "q1", 0 0, v000001b7ce37a060_0;  1 drivers
v000001b7ce376960_0 .net "q2", 0 0, v000001b7ce376640_0;  1 drivers
v000001b7ce376a00_0 .net "q3", 0 0, v000001b7ce3766e0_0;  1 drivers
v000001b7ce3c35d0_0 .net "q4", 0 0, v000001b7ce376780_0;  1 drivers
S_000001b7ce37bd40 .scope module, "Verilog1" "Verilog1" 2 26, 2 3 0, S_000001b7ce37bbb0;
 .timescale -11 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "Q1";
    .port_info 2 /OUTPUT 1 "Q2";
    .port_info 3 /OUTPUT 1 "Q3";
    .port_info 4 /OUTPUT 1 "Q4";
v000001b7ce37bed0_0 .net "CLK", 0 0, v000001b7ce376820_0;  1 drivers
v000001b7ce37a060_0 .var "Q1", 0 0;
v000001b7ce376640_0 .var "Q2", 0 0;
v000001b7ce3766e0_0 .var "Q3", 0 0;
v000001b7ce376780_0 .var "Q4", 0 0;
E_000001b7ce379300 .event posedge, v000001b7ce37bed0_0;
    .scope S_000001b7ce37bd40;
T_0 ;
    %wait E_000001b7ce379300;
    %load/vec4 v000001b7ce376640_0;
    %inv;
    %load/vec4 v000001b7ce37a060_0;
    %and;
    %load/vec4 v000001b7ce37a060_0;
    %load/vec4 v000001b7ce3766e0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v000001b7ce37a060_0;
    %inv;
    %load/vec4 v000001b7ce376640_0;
    %and;
    %load/vec4 v000001b7ce3766e0_0;
    %and;
    %or;
    %assign/vec4 v000001b7ce37a060_0, 0;
    %load/vec4 v000001b7ce376640_0;
    %inv;
    %load/vec4 v000001b7ce3766e0_0;
    %and;
    %load/vec4 v000001b7ce376640_0;
    %load/vec4 v000001b7ce3766e0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v000001b7ce376640_0, 0;
    %load/vec4 v000001b7ce3766e0_0;
    %inv;
    %assign/vec4 v000001b7ce3766e0_0, 0;
    %load/vec4 v000001b7ce37a060_0;
    %load/vec4 v000001b7ce376640_0;
    %and;
    %load/vec4 v000001b7ce3766e0_0;
    %and;
    %assign/vec4 v000001b7ce376780_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b7ce37bd40;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce37a060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce3766e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376780_0, 0;
    %vpi_call 2 18 "$dumpfile", "3.10.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b7ce37bd40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b7ce37bbb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7ce376820_0, 0;
    %delay 100, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "3.10.v";
