//----------------------------------------------------------------------
//----------------------------------------------------------------------
// Created by      : dbole
// Creation Date   : 2015 Oct 14
//----------------------------------------------------------------------
//
//----------------------------------------------------------------------
// Project         : qvip_ethernet_serial Simulation Bench 
// Unit            : DUT Verilog Source
//----------------------------------------------------------------------
//                                          
// DESCRIPTION: This folder can be used to hold verilog source for the DUT.
//----------------------------------------------------------------------
//
// downloaded from OpenCores,
// http://opencores.org/project,xge_mac
// Name: xge_mac
// Description: Ethernet 10G MAC having XGMII Interface

