
---------- Begin Simulation Statistics ----------
final_tick                                 9233278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 876476                       # Number of bytes of host memory used
host_op_rate                                    17638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   628.20                       # Real time elapsed on the host
host_tick_rate                               14698002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      11080069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009233                       # Number of seconds simulated
sim_ticks                                  9233278000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.760009                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1109872                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1112542                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1788574                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30568                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31000                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              432                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2276327                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  100030                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          123                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4075218                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4000852                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30370                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                320981                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          361891                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019045                       # Number of instructions committed
system.cpu.commit.committedOps               11099109                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     16403020                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.676650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.593591                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12041860     73.41%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2121398     12.93%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       817574      4.98%     91.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       489383      2.98%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       214600      1.31%     95.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       125481      0.76%     96.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        81440      0.50%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       190303      1.16%     98.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       320981      1.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16403020                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757362                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895311     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099109                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      11080069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.846655                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.846655                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                592938                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   461                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1107200                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11590111                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13427008                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2378973                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30528                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1665                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31968                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2276327                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1797748                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2749358                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 21617                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10528148                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   61970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.123268                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13681005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1240470                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.570120                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           16461415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.707041                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.973932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 14018317     85.16%     85.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   355638      2.16%     87.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   318675      1.94%     89.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   272379      1.65%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   250668      1.52%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   213472      1.30%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   183031      1.11%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   133322      0.81%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   715913      4.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16461415                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1776888                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       120469                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1948073                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       1474300                       # number of prefetches that crossed the page
system.cpu.idleCycles                         2005142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31494                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2204923                       # Number of branches executed
system.cpu.iew.exec_nop                         20098                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.615515                       # Inst execution rate
system.cpu.iew.exec_refs                      3248109                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1337754                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   29655                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1862272                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4159                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             38824                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1348766                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11461135                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1910355                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41097                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11366447                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   780                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30528                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   846                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            69                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            94385                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1165                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        69738                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        58420                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        23902                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             99                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16960                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14534                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9470886                       # num instructions consuming a value
system.cpu.iew.wb_count                      11281559                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570462                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5402779                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.610918                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11284403                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12858706                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8077090                       # number of integer regfile writes
system.cpu.ipc                               0.541520                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.541520                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               216      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8069127     70.74%     70.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39021      0.34%     71.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10454      0.09%     71.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5113      0.04%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     71.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              20234      0.18%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  505      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  750      0.01%     71.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  690      0.01%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 571      0.01%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1920470     16.84%     88.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1340339     11.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11407545                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      136501                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011966                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   31270     22.91%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     22.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     22.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.03%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     22.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     28      0.02%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21363     15.65%     38.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 83783     61.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11452005                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           39237375                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11198879                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11713139                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11436878                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11407545                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4159                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          360950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               183                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       224173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      16461415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.692987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.426109                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11881373     72.18%     72.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1778946     10.81%     82.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              989529      6.01%     89.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              702086      4.27%     93.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              533721      3.24%     96.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265033      1.61%     98.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              157651      0.96%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               87280      0.53%     99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               65796      0.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16461415                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.617741                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  91825                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             175813                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        82680                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             88943                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             62600                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61250                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1862272                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1348766                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7774186                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                         18466557                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   30715                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881572                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    365                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13438753                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    741                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17561948                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11556109                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12448744                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2400446                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 304671                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30528                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                328941                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   567139                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13038558                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         232032                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22432                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     87819                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4158                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            66446                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27542012                       # The number of ROB reads
system.cpu.rob.rob_writes                    22980435                       # The number of ROB writes
system.cpu.timesIdled                          394586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    64003                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35542                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1160819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2322728                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1040                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2177                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1040                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       205888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  205888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3230                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3744500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17462250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1159680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1159189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2214                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1159255                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3477697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3484635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    148380288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       257024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              148637312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1161909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000001                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000928                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1161908    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1161909                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2539461934                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3975485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1738879500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            18.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               452236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       706245                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1158679                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              452236                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       706245                       # number of overall hits
system.l2.overall_hits::total                 1158679                       # number of overall hits
system.l2.demand_misses::.cpu.inst                774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2443                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3217                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               774                       # number of overall misses
system.l2.overall_misses::.cpu.data              2443                       # number of overall misses
system.l2.overall_misses::total                  3217                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    211775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271595000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59820000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    211775000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271595000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           453010                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2641                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       706245                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1161896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          453010                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2641                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       706245                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1161896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.925028                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.925028                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77286.821705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86686.451085                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84424.930059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77286.821705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86686.451085                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84424.930059                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3217                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3217                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    187345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    239425000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    187345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    239425000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001709                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.925028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002769                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001709                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.925028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67286.821705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76686.451085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74424.930059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67286.821705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76686.451085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74424.930059                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1159188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1159188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1159188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1159188                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2177                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    188813500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     188813500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86731.051906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86731.051906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2177                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    167043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    167043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76731.051906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76731.051906                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         452236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       706245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1158481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59820000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       453010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       706245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1159255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77286.821705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77286.821705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001709                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67286.821705                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67286.821705                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             266                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22961500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22961500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.622951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622951                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86321.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86321.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20301500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20301500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.622951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76321.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76321.428571                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2214.268910                       # Cycle average of tags in use
system.l2.tags.total_refs                     2322714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3228                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    719.552045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.131048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       771.393580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1436.744282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.043846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.067574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3016                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.098511                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18585044                       # Number of tag accesses
system.l2.tags.data_accesses                 18585044                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             205888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3217                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5364942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          16933531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22298473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5364942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5364942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5364942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         16933531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22298473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8769                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     46770750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               107089500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14538.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33288.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 28.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.013403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.548771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.786960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2103     90.92%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          110      4.76%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      1.47%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      0.73%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.56%     98.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.39%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.22%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.17%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      0.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2313                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 205888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  205888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9225046500                       # Total gap between requests
system.mem_ctrls.avgGap                    2867592.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5364941.898207766004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 16933531.081810817122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20237750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     86851750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26146.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35551.27                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    28.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6304620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3350985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8303820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     728348400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1277783820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2469550560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4493642205                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.678968                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6406151000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    308100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2519027000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10210200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5426850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14665560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     728348400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1754069550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2068467840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4581188400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        496.160562                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5357203500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3567974500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1215320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1215320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1215320                       # number of overall hits
system.cpu.icache.overall_hits::total         1215320                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       582427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         582427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       582427                       # number of overall misses
system.cpu.icache.overall_misses::total        582427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7701468998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7701468998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7701468998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7701468998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1797747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1797747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1797747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1797747                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.323976                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.323976                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.323976                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.323976                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13223.063144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13223.063144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13223.063144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13223.063144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1225                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                88                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.920455                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            332772                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1159189                       # number of writebacks
system.cpu.icache.writebacks::total           1159189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       129417                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       129417                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       129417                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       129417                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       453010                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       453010                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       453010                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       706245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1159255                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6012645499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6012645499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6012645499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   8485010550                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14497656049                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.251988                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.251988                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.251988                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.644838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13272.655127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13272.655127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13272.655127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12014.259287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12506.011230                       # average overall mshr miss latency
system.cpu.icache.replacements                1159189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1215320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1215320                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       582427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        582427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7701468998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7701468998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1797747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1797747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.323976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.323976                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13223.063144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13223.063144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       129417                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       129417                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       453010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       453010                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6012645499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6012645499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.251988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.251988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13272.655127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13272.655127                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       706245                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       706245                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   8485010550                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   8485010550                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12014.259287                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12014.259287                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.983481                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2374573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1159253                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.048365                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    25.975713                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    38.007768                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.593871                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4754747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4754747                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3047535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3047535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3060791                       # number of overall hits
system.cpu.dcache.overall_hits::total         3060791                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11856                       # number of overall misses
system.cpu.dcache.overall_misses::total         11856                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1001663950                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1001663950                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1001663950                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1001663950                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3059388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3059388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3072647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3072647                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003874                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003859                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84507.209145                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84507.209145                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84485.825742                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84485.825742                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4211                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.407895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9202                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    218046992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    218046992                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    218277992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    218277992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000867                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000867                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000864                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82250.845719                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82250.845719                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82244.910324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82244.910324                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1630                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1735788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1735788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    222902500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222902500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1738646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1738646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77992.477257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77992.477257                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          424                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59219.339623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59219.339623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         8987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    778506952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    778506952                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006805                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86625.898743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86625.898743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6768                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    192691494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    192691494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001680                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86837.086075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86837.086075                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13256                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13259                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4129                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4129                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           870.485337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3071695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1157.383195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   870.485337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.850083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.850083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          806                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6164448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6164448                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9233278000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   9233278000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
