Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  4 14:26:35 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_VGA_wrapper_timing_summary_routed.rpt -pb HDMI_VGA_wrapper_timing_summary_routed.pb -rpx HDMI_VGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_VGA_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 197 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.307        0.000                      0                  317        0.087        0.000                      0                  317        2.000        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
i_CLK                              {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_VGA_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_HDMI_VGA_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
  clkfbout_HDMI_VGA_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                        {0.000 4.000}        23.000          43.478          
  clk_out1_HDMI_VGA_clk_wiz_0_0_1  {0.000 46.000}       92.000          10.870          
  clk_out2_HDMI_VGA_clk_wiz_0_0_1  {0.000 9.200}        18.400          54.348          
  clkfbout_HDMI_VGA_clk_wiz_0_0_1  {0.000 11.500}       23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0         36.307        0.000                      0                  275        0.181        0.000                      0                  275       19.020        0.000                       0                   191  
  clk_out2_HDMI_VGA_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                    10  
  clkfbout_HDMI_VGA_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0_1       88.311        0.000                      0                  275        0.181        0.000                      0                  275       45.020        0.000                       0                   191  
  clk_out2_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                   16.245        0.000                       0                    10  
  clkfbout_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                   20.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.307        0.000                      0                  275        0.087        0.000                      0                  275  
clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.307        0.000                      0                  275        0.087        0.000                      0                  275  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0         36.489        0.000                      0                   42        0.776        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.489        0.000                      0                   42        0.682        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.489        0.000                      0                   42        0.682        0.000                      0                   42  
**async_default**                clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0_1       88.492        0.000                      0                   42        0.776        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.307ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.061ns (29.438%)  route 2.543ns (70.562%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 38.698 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740    -0.653    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896     0.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849     1.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154     1.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.798     2.624    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.327     2.951 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.951    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    38.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/C
                         clock pessimism              0.626    39.324    
                         clock uncertainty           -0.095    39.230    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.029    39.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         39.259    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 36.307    

Slack (MET) :             36.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    38.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.625    39.335    
                         clock uncertainty           -0.095    39.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    38.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 36.326    

Slack (MET) :             36.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    38.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.625    39.335    
                         clock uncertainty           -0.095    39.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    38.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 36.326    

Slack (MET) :             36.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.710 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    38.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.625    39.335    
                         clock uncertainty           -0.095    39.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    38.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         38.717    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 36.326    

Slack (MET) :             36.340ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.527     1.996    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558    38.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 36.340    

Slack (MET) :             36.369ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487     1.955    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546    38.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.268    
                         clock uncertainty           -0.095    39.173    
    OLOGIC_X0Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 36.369    

Slack (MET) :             36.376ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.061ns (30.009%)  route 2.475ns (69.991%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 38.698 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740    -0.653    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896     0.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849     1.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154     1.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.729     2.556    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.327     2.883 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.883    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1_n_0
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    38.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/C
                         clock pessimism              0.626    39.324    
                         clock uncertainty           -0.095    39.230    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029    39.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         39.259    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 36.376    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.225%)  route 2.030ns (77.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 38.692 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487     1.956    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558    38.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.280    
                         clock uncertainty           -0.095    39.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.336    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.404ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.536%)  route 1.994ns (77.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.451     1.920    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546    38.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588    39.268    
                         clock uncertainty           -0.095    39.173    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    38.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                         38.324    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 36.404    

Slack (MET) :             36.408ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.087ns (31.012%)  route 2.418ns (68.988%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 38.698 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.737    -0.656    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.237 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.656     0.419    HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m[2]
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.296     0.715 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0/O
                         net (fo=5, routed)           0.604     1.319    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.443 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1/O
                         net (fo=2, routed)           0.725     2.168    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.292 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=1, routed)           0.433     2.725    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.849 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.849    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1_n_0
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    38.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.625    39.323    
                         clock uncertainty           -0.095    39.229    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.029    39.258    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         39.258    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 36.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.238    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.066    -0.420    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/Q
                         net (fo=1, routed)           0.145    -0.192    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/data_i[2]
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.377    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.330    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.098    -0.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.235    -0.511    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.092    -0.419    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y26         FDSE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.349 f  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.082    -0.267    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X43Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.222    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.409    HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.265    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092    -0.408    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.137%)  route 0.140ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=9, routed)           0.140    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.078    -0.408    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.051    -0.202 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.107    -0.391    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.115    -0.254    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.209    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.406    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.406    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.215 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.215    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.091    -0.420    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[32].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[35].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       45.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.311ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 1.061ns (29.438%)  route 2.543ns (70.562%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 90.698 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740    -0.653    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896     0.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849     1.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154     1.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.798     2.624    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.327     2.951 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.951    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    90.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/C
                         clock pessimism              0.626    91.324    
                         clock uncertainty           -0.091    91.233    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.029    91.262    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         91.262    
                         arrival time                          -2.951    
  -------------------------------------------------------------------
                         slack                                 88.311    

Slack (MET) :             88.329ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.710 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    90.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.625    91.335    
                         clock uncertainty           -0.091    91.244    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    90.720    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         90.720    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 88.329    

Slack (MET) :             88.329ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.710 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    90.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.625    91.335    
                         clock uncertainty           -0.091    91.244    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    90.720    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         90.720    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 88.329    

Slack (MET) :             88.329ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.710 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753    -0.640    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.221 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881     0.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326     0.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441     1.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327     1.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637     2.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576    90.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.625    91.335    
                         clock uncertainty           -0.091    91.244    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    90.720    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         90.720    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 88.329    

Slack (MET) :             88.344ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.527     1.996    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558    90.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 88.344    

Slack (MET) :             88.372ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 90.680 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487     1.955    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546    90.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.268    
                         clock uncertainty           -0.091    91.177    
    OLOGIC_X0Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.328    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.328    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 88.372    

Slack (MET) :             88.379ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 1.061ns (30.009%)  route 2.475ns (69.991%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 90.698 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740    -0.653    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896     0.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849     1.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154     1.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.729     2.556    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.327     2.883 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.883    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1_n_0
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    90.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/C
                         clock pessimism              0.626    91.324    
                         clock uncertainty           -0.091    91.233    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029    91.262    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         91.262    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                 88.379    

Slack (MET) :             88.384ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.225%)  route 2.030ns (77.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 90.692 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487     1.956    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558    90.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.280    
                         clock uncertainty           -0.091    91.189    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.340    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.340    
                         arrival time                          -1.956    
  -------------------------------------------------------------------
                         slack                                 88.384    

Slack (MET) :             88.408ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.536%)  route 1.994ns (77.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 90.680 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.451     1.920    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546    90.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588    91.268    
                         clock uncertainty           -0.091    91.177    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    90.328    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                         90.328    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 88.408    

Slack (MET) :             88.412ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.087ns (31.012%)  route 2.418ns (68.988%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 90.698 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.737    -0.656    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.237 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.656     0.419    HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m[2]
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.296     0.715 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0/O
                         net (fo=5, routed)           0.604     1.319    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.443 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1/O
                         net (fo=2, routed)           0.725     2.168    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     2.292 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=1, routed)           0.433     2.725    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124     2.849 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.849    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1_n_0
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564    90.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.625    91.323    
                         clock uncertainty           -0.091    91.232    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.029    91.261    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         91.261    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 88.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.238    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.066    -0.420    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/Q
                         net (fo=1, routed)           0.145    -0.192    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/data_i[2]
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.249    -0.486    
    SLICE_X42Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.377    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.330    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.098    -0.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.235    -0.511    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.092    -0.419    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y26         FDSE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.349 f  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.082    -0.267    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X43Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.222    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.409    HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.265    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092    -0.408    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.137%)  route 0.140ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=9, routed)           0.140    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.249    -0.486    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.078    -0.408    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.051    -0.202 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.107    -0.391    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.115    -0.254    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.209    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.406    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.406    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.215 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.215    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.091    -0.420    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 46.000 }
Period(ns):         92.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         92.000      89.845     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         92.000      90.333     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       92.000      121.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y6      HDMI_VGA_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y23     HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y28     HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         46.000      45.020     SLICE_X42Y8      HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out2_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 9.200 }
Period(ns):         18.400
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         18.400      16.245     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y26     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y25     HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y4      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y3      HDMI_VGA_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y24     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y23     HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y8      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         18.400      16.733     OLOGIC_X0Y7      HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         18.400      17.151     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       18.400      194.960    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 11.500 }
Period(ns):         23.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         23.000      20.845     BUFGCTRL_X0Y18   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       23.000      190.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.604ns  (logic 1.061ns (29.438%)  route 2.543ns (70.562%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 278.698 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 275.347 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740   275.347    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456   275.803 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896   276.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124   276.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849   277.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154   277.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.798   278.624    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.327   278.951 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000   278.951    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   278.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/C
                         clock pessimism              0.626   279.324    
                         clock uncertainty           -0.095   279.230    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.029   279.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                        279.259    
                         arrival time                        -278.951    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 278.710 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   275.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   275.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   276.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   276.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   277.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   277.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   278.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   278.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.625   279.335    
                         clock uncertainty           -0.095   279.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   278.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                        278.717    
                         arrival time                        -278.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 278.710 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   275.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   275.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   276.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   276.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   277.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   277.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   278.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   278.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.625   279.335    
                         clock uncertainty           -0.095   279.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   278.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                        278.717    
                         arrival time                        -278.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 278.710 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 275.360 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   275.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   275.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   276.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   276.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   277.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   277.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   278.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   278.710    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.625   279.335    
                         clock uncertainty           -0.095   279.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   278.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                        278.717    
                         arrival time                        -278.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.527   277.996    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558   278.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.996    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 278.680 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487   277.955    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546   278.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.268    
                         clock uncertainty           -0.095   279.173    
    OLOGIC_X0Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.324    
                         arrival time                        -277.955    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.536ns  (logic 1.061ns (30.009%)  route 2.475ns (69.991%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 278.698 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 275.347 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740   275.347    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456   275.803 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896   276.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124   276.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849   277.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154   277.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.729   278.556    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.327   278.883 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000   278.883    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1_n_0
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   278.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/C
                         clock pessimism              0.626   279.324    
                         clock uncertainty           -0.095   279.230    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029   279.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                        279.259    
                         arrival time                        -278.883    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.225%)  route 2.030ns (77.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 278.692 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487   277.956    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558   278.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.280    
                         clock uncertainty           -0.095   279.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.336    
                         arrival time                        -277.956    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.536%)  route 1.994ns (77.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 278.680 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.451   277.920    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546   278.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588   279.268    
                         clock uncertainty           -0.095   279.173    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   278.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                        278.324    
                         arrival time                        -277.920    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        3.505ns  (logic 1.087ns (31.012%)  route 2.418ns (68.988%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 278.698 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 275.344 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.737   275.344    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.419   275.763 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.656   276.419    HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m[2]
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.296   276.715 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0/O
                         net (fo=5, routed)           0.604   277.319    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   277.443 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1/O
                         net (fo=2, routed)           0.725   278.168    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124   278.292 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=1, routed)           0.433   278.725    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124   278.849 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000   278.849    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1_n_0
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   278.698    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.625   279.323    
                         clock uncertainty           -0.095   279.229    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.029   279.258    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        279.258    
                         arrival time                        -278.849    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.238    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.066    -0.325    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/Q
                         net (fo=1, routed)           0.145    -0.192    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/data_i[2]
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X42Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.282    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.330    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.098    -0.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.095    -0.416    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.092    -0.324    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y26         FDSE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.349 f  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.082    -0.267    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X43Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.222    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.095    -0.405    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.265    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.095    -0.405    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092    -0.313    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.137%)  route 0.140ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=9, routed)           0.140    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.078    -0.313    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.051    -0.202 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.107    -0.296    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.115    -0.254    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.209    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.311    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.311    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.215 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.215    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.095    -0.416    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.091    -0.325    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.604ns  (logic 1.061ns (29.438%)  route 2.543ns (70.562%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 642.698 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 639.347 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740   639.347    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456   639.803 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896   640.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124   640.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849   641.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154   641.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.798   642.625    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.327   642.952 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000   642.952    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[2]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   642.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]/C
                         clock pessimism              0.626   643.324    
                         clock uncertainty           -0.095   643.230    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.029   643.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                        643.259    
                         arrival time                        -642.951    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 642.711 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   639.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   639.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   640.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   640.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   641.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   641.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   642.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   642.711    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C
                         clock pessimism              0.625   643.335    
                         clock uncertainty           -0.095   643.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   642.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]
  -------------------------------------------------------------------
                         required time                        642.717    
                         arrival time                        -642.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 642.711 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   639.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   639.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   640.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   640.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   641.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   641.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   642.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   642.711    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.625   643.335    
                         clock uncertainty           -0.095   643.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   642.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                        642.717    
                         arrival time                        -642.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.031ns  (logic 1.072ns (35.373%)  route 1.959ns (64.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 642.711 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.640ns = ( 639.360 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.753   639.360    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y10         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.419   639.779 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/Q
                         net (fo=8, routed)           0.881   640.660    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[6]
    SLICE_X39Y10         LUT5 (Prop_lut5_I3_O)        0.326   640.986 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2/O
                         net (fo=3, routed)           0.441   641.427    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD[9]_i_2_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.327   641.754 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.637   642.391    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.576   642.711    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                         clock pessimism              0.625   643.335    
                         clock uncertainty           -0.095   643.241    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524   642.717    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                        642.717    
                         arrival time                        -642.391    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.527   641.996    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558   642.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y8          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_m
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.996    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.231%)  route 2.029ns (77.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 642.680 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487   641.955    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/AR[0]
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546   642.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/pix_clk
    OLOGIC_X0Y25         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.268    
                         clock uncertainty           -0.095   643.173    
    OLOGIC_X0Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_clk/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.324    
                         arrival time                        -641.955    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.536ns  (logic 1.061ns (30.009%)  route 2.475ns (69.991%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 642.698 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.653ns = ( 639.347 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.740   639.347    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.456   639.803 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          0.896   640.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X39Y22         LUT4 (Prop_lut4_I1_O)        0.124   640.823 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/q_m_reg[7]_i_2__1/O
                         net (fo=7, routed)           0.849   641.672    HDMI_VGA_i/hdmi_tx_0/inst/encr/decision1
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.154   641.826 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1/O
                         net (fo=3, routed)           0.729   642.556    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_3__1_n_0
    SLICE_X40Y23         LUT6 (Prop_lut6_I2_O)        0.327   642.883 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000   642.883    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m[1]_i_1__1_n_0
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   642.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]/C
                         clock pessimism              0.626   643.324    
                         clock uncertainty           -0.095   643.230    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.029   643.259    HDMI_VGA_i/hdmi_tx_0/inst/encr/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                        643.259    
                         arrival time                        -642.883    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.610ns  (logic 0.580ns (22.225%)  route 2.030ns (77.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 642.692 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.487   641.956    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/AR[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.558   642.692    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/pix_clk
    OLOGIC_X0Y7          OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.280    
                         clock uncertainty           -0.095   643.185    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.336    HDMI_VGA_i/hdmi_tx_0/inst/serial_b/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.336    
                         arrival time                        -641.956    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.574ns  (logic 0.580ns (22.536%)  route 1.994ns (77.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 642.680 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.451   641.920    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/AR[0]
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.546   642.680    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/pix_clk
    OLOGIC_X0Y23         OSERDESE2                                    r  HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
                         clock pessimism              0.588   643.268    
                         clock uncertainty           -0.095   643.173    
    OLOGIC_X0Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849   642.324    HDMI_VGA_i/hdmi_tx_0/inst/serial_r/oserdes_s
  -------------------------------------------------------------------
                         required time                        642.324    
                         arrival time                        -641.920    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        3.505ns  (logic 1.087ns (31.012%)  route 2.418ns (68.988%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 642.698 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.656ns = ( 639.344 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.737   639.344    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y23         FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.419   639.763 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/Q
                         net (fo=11, routed)          0.656   640.419    HDMI_VGA_i/hdmi_tx_0/inst/encr/n1q_m[2]
    SLICE_X38Y23         LUT3 (Prop_lut3_I2_O)        0.296   640.715 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0/O
                         net (fo=5, routed)           0.604   641.319    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[2]_i_3__0_n_0
    SLICE_X38Y22         LUT5 (Prop_lut5_I0_O)        0.124   641.443 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1/O
                         net (fo=2, routed)           0.725   642.168    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[4]_i_15__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124   642.292 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1/O
                         net (fo=1, routed)           0.433   642.725    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_5__1_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124   642.849 r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000   642.849    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt[3]_i_1__1_n_0
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.564   642.699    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.625   643.323    
                         clock uncertainty           -0.095   643.229    
    SLICE_X37Y22         FDCE (Setup_fdce_C_D)        0.029   643.258    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        643.258    
                         arrival time                        -642.849    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y8          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.099    -0.238    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDRE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X41Y7          FDRE (Hold_fdre_C_D)         0.066    -0.325    HDMI_VGA_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/Q
                         net (fo=1, routed)           0.145    -0.192    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/data_i[2]
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y8          SRL16E                                       r  HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X42Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.282    HDMI_VGA_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.330    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.098    -0.232 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.232    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.235    -0.511    
                         clock uncertainty            0.095    -0.416    
    SLICE_X43Y28         FDRE (Hold_fdre_C_D)         0.092    -0.324    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X42Y26         FDSE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDSE (Prop_fdse_C_Q)         0.164    -0.349 f  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.082    -0.267    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X43Y26         LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.222    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.095    -0.405    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.091    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.104    -0.265    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.095    -0.405    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.092    -0.313    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.137%)  route 0.140ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.593    -0.502    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=9, routed)           0.140    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y9          FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.249    -0.486    
                         clock uncertainty            0.095    -0.391    
    SLICE_X43Y9          FDRE (Hold_fdre_C_D)         0.078    -0.313    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I2_O)        0.051    -0.202 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.107    -0.296    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.737%)  route 0.115ns (38.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y28         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.115    -0.254    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045    -0.209 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.209    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.311    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X42Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.093    -0.253    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X43Y27         LUT4 (Prop_lut4_I3_O)        0.045    -0.208 r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.095    -0.403    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.092    -0.311    HDMI_VGA_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.584    -0.511    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.383 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069    -0.314    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_3_out[2]
    SLICE_X43Y27         LUT5 (Prop_lut5_I2_O)        0.099    -0.215 r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.215    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.850    -0.747    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X43Y27         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.236    -0.511    
                         clock uncertainty            0.095    -0.416    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.091    -0.325    HDMI_VGA_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.489ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.580ns (19.558%)  route 2.385ns (80.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.712 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843     2.312    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X37Y6          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578    38.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y6          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.588    39.300    
                         clock uncertainty           -0.095    39.206    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.405    38.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 36.489    

Slack (MET) :             36.531ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.835%)  route 2.344ns (80.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.802     2.270    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 36.531    

Slack (MET) :             36.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.580ns (19.864%)  route 2.340ns (80.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.266    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 36.536    

Slack (MET) :             36.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.536    

Slack (MET) :             36.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.536    

Slack (MET) :             36.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    38.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         38.802    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.536    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    38.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.888    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    38.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         38.888    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 38.713 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    38.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/C
                         clock pessimism              0.588    39.301    
                         clock uncertainty           -0.095    39.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    38.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         38.888    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.627ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@40.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.516%)  route 2.247ns (79.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.712 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.705     2.173    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    40.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    37.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578    38.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.588    39.300    
                         clock uncertainty           -0.095    39.206    
    SLICE_X39Y5          FDCE (Recov_fdce_C_CLR)     -0.405    38.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 36.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.058%)  route 0.556ns (74.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.386     0.230    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.346%)  route 0.611ns (76.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.440     0.284    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.849    -0.748    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.479    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.269    -0.483    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.269    -0.483    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.096%)  route 0.656ns (77.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.485     0.329    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.502     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.477    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.569    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.363%)  route 0.685ns (78.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.358    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.750    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.269    -0.481    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.965ns  (logic 0.580ns (19.558%)  route 2.385ns (80.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 278.712 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843   278.312    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X37Y6          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578   278.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y6          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.588   279.300    
                         clock uncertainty           -0.095   279.206    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.405   278.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        278.801    
                         arrival time                        -278.312    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.835%)  route 2.344ns (80.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.802   278.270    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        278.802    
                         arrival time                        -278.270    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.920ns  (logic 0.580ns (19.864%)  route 2.340ns (80.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.266    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        278.802    
                         arrival time                        -278.266    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        278.802    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                        278.802    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   278.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                        278.802    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   278.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        278.888    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   278.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        278.888    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 278.713 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   278.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   278.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/C
                         clock pessimism              0.588   279.301    
                         clock uncertainty           -0.095   279.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   278.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        278.888    
                         arrival time                        -278.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@280.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@276.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.516%)  route 2.247ns (79.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 278.712 - 280.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 275.346 - 276.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    276.000   276.000 r  
    H16                                               0.000   276.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   276.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   277.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   278.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   271.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   273.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   273.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   275.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   275.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   276.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   276.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.705   278.173    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    280.000   280.000 r  
    H16                                               0.000   280.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   280.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   281.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   282.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   275.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   277.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   277.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578   278.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.588   279.300    
                         clock uncertainty           -0.095   279.206    
    SLICE_X39Y5          FDCE (Recov_fdce_C_CLR)     -0.405   278.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        278.801    
                         arrival time                        -278.173    
  -------------------------------------------------------------------
                         slack                                  0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.058%)  route 0.556ns (74.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.386     0.230    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.346%)  route 0.611ns (76.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.440     0.284    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.849    -0.748    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.479    
                         clock uncertainty            0.095    -0.384    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.269    -0.483    
                         clock uncertainty            0.095    -0.388    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.455    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.269    -0.483    
                         clock uncertainty            0.095    -0.388    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.480    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.096%)  route 0.656ns (77.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.485     0.329    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.502     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.477    
                         clock uncertainty            0.095    -0.382    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.363%)  route 0.685ns (78.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.358    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.750    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.269    -0.481    
                         clock uncertainty            0.095    -0.386    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.836    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.965ns  (logic 0.580ns (19.558%)  route 2.385ns (80.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 642.712 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843   642.312    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X37Y6          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578   642.713    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y6          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.588   643.300    
                         clock uncertainty           -0.095   643.206    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.405   642.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        642.801    
                         arrival time                        -642.312    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.835%)  route 2.344ns (80.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.802   642.270    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        642.802    
                         arrival time                        -642.270    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.920ns  (logic 0.580ns (19.864%)  route 2.340ns (80.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.266    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        642.802    
                         arrival time                        -642.266    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                        642.802    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                        642.802    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405   642.802    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                        642.802    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   642.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                        642.888    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   642.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                        642.888    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 642.714 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797   642.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579   642.714    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/C
                         clock pessimism              0.588   643.301    
                         clock uncertainty           -0.095   643.207    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319   642.888    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                        642.888    
                         arrival time                        -642.265    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@644.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@640.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.516%)  route 2.247ns (79.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 642.712 - 644.000 ) 
    Source Clock Delay      (SCD):    -0.654ns = ( 639.346 - 640.000 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    640.000   640.000 r  
    H16                                               0.000   640.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   640.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   641.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   642.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   635.746 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   637.506    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   637.607 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739   639.346    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456   639.802 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542   640.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124   640.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.705   642.173    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    644.000   644.000 r  
    H16                                               0.000   644.000 r  i_CLK (IN)
                         net (fo=0)                   0.000   644.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   645.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   646.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   639.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   641.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   641.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578   642.713    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.588   643.300    
                         clock uncertainty           -0.095   643.206    
    SLICE_X39Y5          FDCE (Recov_fdce_C_CLR)     -0.405   642.801    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        642.801    
                         arrival time                        -642.173    
  -------------------------------------------------------------------
                         slack                                  0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.058%)  route 0.556ns (74.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.386     0.230    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.452    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.346%)  route 0.611ns (76.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.440     0.284    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.849    -0.748    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.479    
                         clock uncertainty            0.095    -0.384    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.451    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.269    -0.483    
                         clock uncertainty            0.095    -0.388    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.455    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.269    -0.483    
                         clock uncertainty            0.095    -0.388    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.480    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.096%)  route 0.656ns (77.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.485     0.329    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.095    -0.385    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.477    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.502     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.477    
                         clock uncertainty            0.095    -0.382    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.474    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.363%)  route 0.685ns (78.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.358    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.750    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.269    -0.481    
                         clock uncertainty            0.095    -0.386    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.478    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.836    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       88.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.492ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.580ns (19.558%)  route 2.385ns (80.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.712 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.843     2.312    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X37Y6          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578    90.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X37Y6          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]/C
                         clock pessimism              0.588    91.300    
                         clock uncertainty           -0.091    91.209    
    SLICE_X37Y6          FDCE (Recov_fdce_C_CLR)     -0.405    90.804    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         90.804    
                         arrival time                          -2.312    
  -------------------------------------------------------------------
                         slack                                 88.492    

Slack (MET) :             88.535ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.580ns (19.835%)  route 2.344ns (80.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.802     2.270    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X40Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.805    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         90.805    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                 88.535    

Slack (MET) :             88.539ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.580ns (19.864%)  route 2.340ns (80.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.266    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X41Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X41Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.805    HDMI_VGA_i/hdmi_tx_0/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         90.805    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                 88.539    

Slack (MET) :             88.540ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.805    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         90.805    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.540    

Slack (MET) :             88.540ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.805    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         90.805    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.540    

Slack (MET) :             88.540ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X43Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X43Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X43Y4          FDCE (Recov_fdce_C_CLR)     -0.405    90.805    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         90.805    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.540    

Slack (MET) :             88.626ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    90.891    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         90.891    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.626    

Slack (MET) :             88.626ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    90.891    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         90.891    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.626    

Slack (MET) :             88.626ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.870%)  route 2.339ns (80.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 90.713 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.797     2.265    HDMI_VGA_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.579    90.713    HDMI_VGA_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]/C
                         clock pessimism              0.588    91.301    
                         clock uncertainty           -0.091    91.210    
    SLICE_X42Y4          FDCE (Recov_fdce_C_CLR)     -0.319    90.891    HDMI_VGA_i/hdmi_tx_0/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         90.891    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                 88.626    

Slack (MET) :             88.631ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@92.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.580ns (20.516%)  route 2.247ns (79.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.712 - 92.000 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.739    -0.654    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.198 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.542     0.345    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     0.469 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          1.705     2.173    HDMI_VGA_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X39Y5          FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     92.000    92.000 r  
    H16                                               0.000    92.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    92.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    93.387 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    94.549    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    87.444 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    89.043    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    89.134 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         1.578    90.712    HDMI_VGA_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y5          FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]/C
                         clock pessimism              0.588    91.300    
                         clock uncertainty           -0.091    91.209    
    SLICE_X39Y5          FDCE (Recov_fdce_C_CLR)     -0.405    90.804    HDMI_VGA_i/hdmi_tx_0/inst/encb/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         90.804    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                 88.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.058%)  route 0.556ns (74.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.386     0.230    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X38Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.203%)  route 0.582ns (75.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.412     0.256    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X43Y23         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X43Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.186ns (23.346%)  route 0.611ns (76.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.440     0.284    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.849    -0.748    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.269    -0.479    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.546    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X38Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X38Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism              0.269    -0.483    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.579%)  route 0.638ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.467     0.311    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X39Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.845    -0.752    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]/C
                         clock pessimism              0.269    -0.483    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.575    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.096%)  route 0.656ns (77.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.485     0.329    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X37Y22         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.848    -0.749    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X37Y22         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.269    -0.480    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    HDMI_VGA_i/hdmi_tx_0/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.915ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.665%)  route 0.673ns (78.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.502     0.346    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y21         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.851    -0.746    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y21         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]/C
                         clock pessimism              0.269    -0.477    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.092    -0.569    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Destination:            HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@46.000ns period=92.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.363%)  route 0.685ns (78.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.582    -0.513    HDMI_VGA_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X43Y26         FDRE                                         r  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  HDMI_VGA_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.170    -0.201    HDMI_VGA_i/hdmi_tx_0/inst/encr/rst
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.156 f  HDMI_VGA_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.514     0.358    HDMI_VGA_i/hdmi_tx_0/inst/encr/AR[0]
    SLICE_X40Y24         FDCE                                         f  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=189, routed)         0.847    -0.750    HDMI_VGA_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y24         FDCE                                         r  HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]/C
                         clock pessimism              0.269    -0.481    
    SLICE_X40Y24         FDCE (Remov_fdce_C_CLR)     -0.092    -0.573    HDMI_VGA_i/hdmi_tx_0/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.931    





