

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label10'
================================================================
* Date:           Sat Nov  9 22:02:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.471 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label10  |       29|       29|         1|          1|          1|    29|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    38|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    45|    -|
|Register         |        -|   -|     38|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     38|    83|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |j_19_fu_111_p2        |         +|   0|  0|  13|           5|           1|
    |ap_condition_188      |       and|   0|  0|   2|           1|           1|
    |ret_V_13_fu_170_p2    |       and|   0|  0|   2|           1|           1|
    |ret_V_14_fu_176_p2    |       and|   0|  0|   2|           1|           1|
    |icmp_ln241_fu_105_p2  |      icmp|   0|  0|   9|           5|           3|
    |or_ln1498_fu_164_p2   |        or|   0|  0|   2|           1|           1|
    |ret_V_15_fu_182_p2    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |ret_V_fu_148_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln1499_fu_142_p2  |       xor|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  38|          18|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |carry_V_1_reg_80         |   9|          2|    1|          2|
    |j_14_fu_50               |   9|          2|    5|         10|
    |p_Val2_s_fu_46           |   9|          2|   29|         58|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |carry_V_1_reg_80         |   1|   0|    1|          0|
    |j_14_fu_50               |   5|   0|    5|          0|
    |p_Val2_s_fu_46           |  29|   0|   29|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  decoder_Pipeline_decoder_label10|  return value|
|mant1_final_V_9       |   in|   29|     ap_none|                   mant1_final_V_9|        scalar|
|mant2_final_V_9       |   in|   29|     ap_none|                   mant2_final_V_9|        scalar|
|sum_V_2_out           |  out|   29|      ap_vld|                       sum_V_2_out|       pointer|
|sum_V_2_out_ap_vld    |  out|    1|      ap_vld|                       sum_V_2_out|       pointer|
|carry_V_1_out         |  out|    1|      ap_vld|                     carry_V_1_out|       pointer|
|carry_V_1_out_ap_vld  |  out|    1|      ap_vld|                     carry_V_1_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 4 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_14 = alloca i32 1"   --->   Operation 5 'alloca' 'j_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mant2_final_V_9_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %mant2_final_V_9"   --->   Operation 6 'read' 'mant2_final_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mant1_final_V_9_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %mant1_final_V_9"   --->   Operation 7 'read' 'mant1_final_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %j_14"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 0, i29 %p_Val2_s"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%br_ln0 = br void %for.inc213"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%carry_V_1 = phi i1 0, void %newFuncRoot, i1 %ret_V_15, void %for.inc213.split"   --->   Operation 11 'phi' 'carry_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i5 %j_14" [decoder.cpp:241]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.44ns)   --->   "%icmp_ln241 = icmp_eq  i5 %j, i5 29" [decoder.cpp:241]   --->   Operation 14 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 29, i64 29, i64 29"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.86ns)   --->   "%j_19 = add i5 %j, i5 1" [decoder.cpp:241]   --->   Operation 16 'add' 'j_19' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.inc213.split, void %for.end215.exitStub" [decoder.cpp:241]   --->   Operation 17 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load_11 = load i29 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load_11' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln779_8_cast = zext i5 %j" [decoder.cpp:241]   --->   Operation 19 'zext' 'trunc_ln779_8_cast' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 20 'specloopname' 'specloopname_ln779' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i5 %j"   --->   Operation 21 'zext' 'zext_ln779' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %mant1_final_V_9_read, i29 %zext_ln779"   --->   Operation 22 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i29, i29 %mant2_final_V_9_read, i29 %zext_ln779"   --->   Operation 23 'bitselect' 'p_Result_51' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%xor_ln1499 = xor i1 %p_Result_51, i1 %carry_V_1"   --->   Operation 24 'xor' 'xor_ln1499' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.97ns) (out node of the LUT)   --->   "%ret_V = xor i1 %xor_ln1499, i1 %p_Result_s"   --->   Operation 25 'xor' 'ret_V' <Predicate = (!icmp_ln241)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_52 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_load_11, i32 %trunc_ln779_8_cast, i1 %ret_V"   --->   Operation 26 'bitset' 'p_Result_52' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%or_ln1498 = or i1 %p_Result_s, i1 %carry_V_1"   --->   Operation 27 'or' 'or_ln1498' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_13 = and i1 %or_ln1498, i1 %p_Result_51"   --->   Operation 28 'and' 'ret_V_13' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%ret_V_14 = and i1 %p_Result_s, i1 %carry_V_1"   --->   Operation 29 'and' 'ret_V_14' <Predicate = (!icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%ret_V_15 = or i1 %ret_V_13, i1 %ret_V_14"   --->   Operation 30 'or' 'ret_V_15' <Predicate = (!icmp_ln241)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln241 = store i5 %j_19, i5 %j_14" [decoder.cpp:241]   --->   Operation 31 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 1.61>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln241 = store i29 %p_Result_52, i29 %p_Val2_s" [decoder.cpp:241]   --->   Operation 32 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc213" [decoder.cpp:241]   --->   Operation 33 'br' 'br_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_load = load i29 %p_Val2_s"   --->   Operation 34 'load' 'p_Val2_load' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %sum_V_2_out, i29 %p_Val2_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln1498 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_V_1_out, i1 %carry_V_1"   --->   Operation 36 'write' 'write_ln1498' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mant1_final_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_final_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_V_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ carry_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s              (alloca           ) [ 011]
j_14                  (alloca           ) [ 011]
mant2_final_V_9_read  (read             ) [ 011]
mant1_final_V_9_read  (read             ) [ 011]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 011]
carry_V_1             (phi              ) [ 011]
j                     (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln241            (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_19                  (add              ) [ 000]
br_ln241              (br               ) [ 000]
p_Val2_load_11        (load             ) [ 000]
trunc_ln779_8_cast    (zext             ) [ 000]
specloopname_ln779    (specloopname     ) [ 000]
zext_ln779            (zext             ) [ 000]
p_Result_s            (bitselect        ) [ 000]
p_Result_51           (bitselect        ) [ 000]
xor_ln1499            (xor              ) [ 000]
ret_V                 (xor              ) [ 000]
p_Result_52           (bitset           ) [ 000]
or_ln1498             (or               ) [ 000]
ret_V_13              (and              ) [ 000]
ret_V_14              (and              ) [ 000]
ret_V_15              (or               ) [ 011]
store_ln241           (store            ) [ 000]
store_ln241           (store            ) [ 000]
br_ln241              (br               ) [ 011]
p_Val2_load           (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln1498          (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mant1_final_V_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant1_final_V_9"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mant2_final_V_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_final_V_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_V_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="carry_V_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="carry_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i29"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i29.i29.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="j_14_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_14/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mant2_final_V_9_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="29" slack="0"/>
<pin id="56" dir="0" index="1" bw="29" slack="0"/>
<pin id="57" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mant2_final_V_9_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mant1_final_V_9_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="29" slack="0"/>
<pin id="62" dir="0" index="1" bw="29" slack="0"/>
<pin id="63" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mant1_final_V_9_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="29" slack="0"/>
<pin id="69" dir="0" index="2" bw="29" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="write_ln1498_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1498/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="carry_V_1_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_V_1 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="carry_V_1_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry_V_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="29" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="1"/>
<pin id="104" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln241_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="j_19_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_19/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Val2_load_11_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="29" slack="1"/>
<pin id="119" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_11/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln779_8_cast_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln779_8_cast/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln779_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln779/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Result_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="29" slack="1"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_51_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="29" slack="1"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_51/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln1499_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1499/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ret_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_52_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="29" slack="0"/>
<pin id="156" dir="0" index="1" bw="29" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_52/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="or_ln1498_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1498/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ret_V_13_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_13/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="ret_V_14_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_14/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="ret_V_15_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_15/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln241_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="1"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln241_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="29" slack="0"/>
<pin id="195" dir="0" index="1" bw="29" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="29" slack="1"/>
<pin id="200" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_Val2_s_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="29" slack="0"/>
<pin id="204" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_14_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_14 "/>
</bind>
</comp>

<comp id="217" class="1005" name="mant2_final_V_9_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="29" slack="1"/>
<pin id="219" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mant2_final_V_9_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="mant1_final_V_9_read_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="29" slack="1"/>
<pin id="224" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mant1_final_V_9_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="ret_V_15_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="42" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="84" pin="4"/><net_sink comp="73" pin=2"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="102" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="124" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="84" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="128" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="117" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="120" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="148" pin="2"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="128" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="84" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="135" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="128" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="84" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="170" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="111" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="154" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="205"><net_src comp="46" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="50" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="220"><net_src comp="54" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="225"><net_src comp="60" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="233"><net_src comp="182" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_V_2_out | {2 }
	Port: carry_V_1_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label10 : mant1_final_V_9 | {1 }
	Port: decoder_Pipeline_decoder_label10 : mant2_final_V_9 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln241 : 1
		j_19 : 1
		br_ln241 : 2
		trunc_ln779_8_cast : 1
		zext_ln779 : 1
		p_Result_s : 2
		p_Result_51 : 2
		xor_ln1499 : 3
		ret_V : 3
		p_Result_52 : 3
		or_ln1498 : 3
		ret_V_13 : 3
		ret_V_14 : 3
		ret_V_15 : 3
		store_ln241 : 2
		store_ln241 : 4
		write_ln0 : 1
		write_ln1498 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |           j_19_fu_111           |    0    |    13   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln241_fu_105        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    xor   |        xor_ln1499_fu_142        |    0    |    2    |
|          |           ret_V_fu_148          |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln1498_fu_164        |    0    |    2    |
|          |         ret_V_15_fu_182         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |         ret_V_13_fu_170         |    0    |    2    |
|          |         ret_V_14_fu_176         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | mant2_final_V_9_read_read_fu_54 |    0    |    0    |
|          | mant1_final_V_9_read_read_fu_60 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_66      |    0    |    0    |
|          |     write_ln1498_write_fu_73    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |    trunc_ln779_8_cast_fu_120    |    0    |    0    |
|          |        zext_ln779_fu_124        |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|        p_Result_s_fu_128        |    0    |    0    |
|          |        p_Result_51_fu_135       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  bitset  |        p_Result_52_fu_154       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    34   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      carry_V_1_reg_80      |    1   |
|        j_14_reg_210        |    5   |
|mant1_final_V_9_read_reg_222|   29   |
|mant2_final_V_9_read_reg_217|   29   |
|      p_Val2_s_reg_202      |   29   |
|      ret_V_15_reg_230      |    1   |
+----------------------------+--------+
|            Total           |   94   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   94   |    -   |
+-----------+--------+--------+
|   Total   |   94   |   34   |
+-----------+--------+--------+
