$date
	Wed Jun 01 11:57:39 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module asynch_register_32bit_testbench $end
$scope module register $end
$var wire 1 ! clk $end
$var wire 1 " we $end
$var wire 1 # rst $end
$var wire 32 $ Q [31:0] $end
$var wire 32 % D [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
1#
0"
z!
$end
#1
b0 $
0#
#2
1#
#3
1"
#4
b10101100111001011111100011101101 $
b10101100111001011111100011101101 %
#5
0"
#6
b11110111001111011101000010111 %
#7
b11110111001111011101000010111 $
1"
#8
0"
#9
