/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  reg [3:0] _02_;
  reg [2:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [21:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_66z;
  wire [9:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_70z;
  wire celloutsig_0_71z;
  wire [6:0] celloutsig_0_72z;
  wire celloutsig_0_76z;
  wire [4:0] celloutsig_0_78z;
  wire [5:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_0z ? in_data[50] : celloutsig_0_6z[6]);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_1z);
  assign celloutsig_0_31z = _00_ | celloutsig_0_21z;
  assign celloutsig_0_41z = in_data[22] | celloutsig_0_28z[18];
  assign celloutsig_0_21z = celloutsig_0_7z | celloutsig_0_16z;
  assign celloutsig_0_71z = celloutsig_0_11z[4] ^ celloutsig_0_50z[1];
  assign celloutsig_0_13z = in_data[24] ^ celloutsig_0_1z;
  assign celloutsig_0_36z[21:1] = { celloutsig_0_23z[1], 1'h0, celloutsig_0_32z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_34z } + { celloutsig_0_28z[17:4], celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_23z[2:1] };
  assign celloutsig_0_70z = { celloutsig_0_6z[5], celloutsig_0_66z } + { celloutsig_0_40z[6:2], celloutsig_0_5z, celloutsig_0_31z };
  assign celloutsig_1_2z = in_data[134:129] + in_data[101:96];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_0_11z[1:0], celloutsig_0_7z, celloutsig_0_13z };
  reg [8:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 9'h000;
    else _16_ <= { in_data[90:85], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign _01_[14:6] = _16_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_39z[5:4], celloutsig_0_47z };
  reg [10:0] _18_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _18_ <= 11'h000;
    else _18_ <= { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z };
  assign { _04_[10:4], _00_, _04_[2:0] } = _18_;
  assign celloutsig_0_33z = { celloutsig_0_3z[0], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_13z } & { celloutsig_0_28z[14:11], celloutsig_0_13z, celloutsig_0_26z };
  assign celloutsig_0_66z = { celloutsig_0_6z[4:1], celloutsig_0_26z, celloutsig_0_31z } & celloutsig_0_33z;
  assign celloutsig_0_19z = celloutsig_0_15z[5:3] & celloutsig_0_9z[3:1];
  assign celloutsig_0_45z = { _04_[7:5], celloutsig_0_41z } / { 1'h1, celloutsig_0_32z[1:0], celloutsig_0_17z };
  assign celloutsig_0_50z = celloutsig_0_11z[4:0] / { 1'h1, celloutsig_0_36z[5:2] };
  assign celloutsig_1_19z = { celloutsig_1_0z[3:1], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_18z } / { 1'h1, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_22z = { celloutsig_0_15z[4:3], celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_14z } / { 1'h1, celloutsig_0_10z[7:5], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z } / { 2'h2, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_4z = celloutsig_1_0z[2:0] === celloutsig_1_0z[3:1];
  assign celloutsig_0_5z = { in_data[56:55], celloutsig_0_1z, celloutsig_0_0z, _01_[14:6], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } <= { in_data[32:18], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_20z[3:1], celloutsig_0_25z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_23z[2:1], 1'h0, _04_[10:4], _00_, _04_[2:0], celloutsig_0_2z } <= { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_1_8z = { in_data[149:146], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z } && { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_47z = celloutsig_0_33z[4:1] || celloutsig_0_36z[8:5];
  assign celloutsig_0_76z = { in_data[75:66], celloutsig_0_13z, celloutsig_0_47z, celloutsig_0_45z, _02_ } || { celloutsig_0_72z[6:1], celloutsig_0_15z, _03_ };
  assign celloutsig_0_80z = { celloutsig_0_22z[8:6], celloutsig_0_76z, celloutsig_0_21z } || { celloutsig_0_78z[4:1], celloutsig_0_26z };
  assign celloutsig_1_1z = in_data[117:112] || in_data[127:122];
  assign celloutsig_0_17z = { celloutsig_0_6z[6:4], celloutsig_0_15z, celloutsig_0_9z } || { celloutsig_0_6z[8:1], celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_6z[8:2], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_6z } || { _01_[13], celloutsig_0_10z, _01_[14:6], celloutsig_0_11z, celloutsig_0_23z[2:1] };
  assign celloutsig_0_34z = celloutsig_0_0z & ~(celloutsig_0_7z);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[16]);
  assign celloutsig_0_20z = { celloutsig_0_15z[8:7], celloutsig_0_1z, celloutsig_0_19z } * { celloutsig_0_10z[8:5], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_0_15z = celloutsig_0_10z[8] ? { celloutsig_0_6z[9:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z } : { in_data[9:2], celloutsig_0_3z };
  assign celloutsig_1_0z = ~ in_data[113:110];
  assign celloutsig_0_16z = | { _00_, _04_[10:4], _04_[2:0], celloutsig_0_5z };
  assign celloutsig_0_7z = ~^ { in_data[50:33], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_2z[2:1], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[6:0], _01_[14:6], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_9z = { in_data[77:76], celloutsig_0_8z, celloutsig_0_1z } << { celloutsig_0_6z[9:7], celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_10z[9:4] << celloutsig_0_10z[9:4];
  assign celloutsig_0_32z = { celloutsig_0_28z[15:12], celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z } ~^ in_data[80:68];
  assign celloutsig_0_6z = { celloutsig_0_0z, _01_[14:6] } ~^ { in_data[42:39], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_79z = { _01_[13:10], celloutsig_0_13z, celloutsig_0_71z } ~^ celloutsig_0_72z[6:1];
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_0z } ~^ in_data[151:147];
  assign celloutsig_0_3z = { in_data[82], celloutsig_0_2z, celloutsig_0_1z } ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_40z = { in_data[93:90], celloutsig_0_15z } ^ { celloutsig_0_11z[0], celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_18z };
  assign celloutsig_0_72z = celloutsig_0_10z[9:3] ^ celloutsig_0_70z;
  assign celloutsig_0_78z = { celloutsig_0_40z[5:2], celloutsig_0_7z } ^ { _04_[7:6], _03_ };
  assign celloutsig_1_17z = celloutsig_1_16z ^ { in_data[129:126], celloutsig_1_5z };
  assign celloutsig_0_10z = in_data[71:62] ^ { in_data[64:57], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_28z = { _01_[12:9], _04_[10:4], _00_, _04_[2:0], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_26z } ^ { celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_0z = ~((in_data[72] & in_data[94]) | in_data[55]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z[3] & celloutsig_1_2z[0]) | celloutsig_1_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[3] & celloutsig_1_6z) | celloutsig_1_5z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_4z) | celloutsig_1_8z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[60]) | in_data[71]);
  assign celloutsig_0_18z = ~((celloutsig_0_2z & celloutsig_0_9z[0]) | celloutsig_0_15z[8]);
  assign celloutsig_0_30z = ~((_04_[9] & celloutsig_0_8z) | celloutsig_0_25z);
  assign celloutsig_0_23z[2:1] = { celloutsig_0_8z, celloutsig_0_5z } ^ { celloutsig_0_16z, celloutsig_0_1z };
  assign { celloutsig_0_39z[6:2], celloutsig_0_39z[0] } = { celloutsig_0_15z[7:3], celloutsig_0_15z[1] } ^ { celloutsig_0_36z[18:16], celloutsig_0_23z[2:1], celloutsig_0_0z };
  assign _04_[3] = _00_;
  assign celloutsig_0_23z[0] = 1'h0;
  assign celloutsig_0_36z[0] = celloutsig_0_16z;
  assign celloutsig_0_39z[1] = celloutsig_0_15z[2];
  assign { out_data[128], out_data[109:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
