==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.523 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:58) in function 'array_io' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'For_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'For_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_io' pipeline 'For_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.285 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.654 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.286 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.545 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:58) in function 'array_io' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'For_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'For_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'array_io' pipeline 'For_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.442 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.434 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.123 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.742 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.445 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.127 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.801 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.478 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:7:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.276 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.448 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.191 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.448 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.543 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.089 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p -impl bram array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.412 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.9 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:8:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.246 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.453 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.124 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.434 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.953 seconds; peak allocated memory: 1.453 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:9:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:8:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.15 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'acc' (../course-labA/Interface_Synthesis/lab3/array_io.c:68:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.453 GB.
INFO: [RTMG 210-278] Implementing memory 'array_io_acc_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 384.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.395 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.878 seconds; peak allocated memory: 1.453 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:9:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:8:9)
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.201 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.448 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.905 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.448 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.438 seconds; peak allocated memory: 1.448 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_interface -mode bram -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode bram -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.233 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.450 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'd_o' (../course-labA/Interface_Synthesis/lab3/array_io.c:69:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_io/d_i_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'array_io/d_i_Din_A' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.967 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.450 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.117 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.629 seconds; peak allocated memory: 1.450 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_interface -mode bram -storage_impl bram -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode bram -storage_impl bram -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:7:70)
WARNING: [HLS 207-5552] unexpected pragma parameter 'storage_impl' (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:8:70)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.216 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.452 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.844 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.452 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.836 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.161 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.447 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.877 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.447 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.789 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.306 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.384 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.017 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.451 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 446.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.267 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.786 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.5 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.435 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.903 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.435 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 446.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.01 seconds; peak allocated memory: 1.435 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type block array_io d_i 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 21.7 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.196 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type block -factor 2 -dim 1 array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type block -factor 2 -dim 1 array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Block partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.261 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.451 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 446.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.937 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.466 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Cyclic partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Cyclic partitioning with factor 2 on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.173 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.661 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.451 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 492.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.539 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.031 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 2 -type cyclic array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 22.967 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 26.327 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu9p-flgb2104-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./labA-3/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name array_io array_io 
INFO: [HLS 200-1510] Running: set_directive_unroll array_io/For_Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete array_io d_i 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_o 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_memory -storage_type ram_1p array_io d_i 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file '../course-labA/Interface_Synthesis/lab3/array_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'For_Loop' (../course-labA/Interface_Synthesis/lab3/array_io.c:65:12) in function 'array_io' completely with a factor of 32 (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_o': Complete partitioning on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
INFO: [HLS 214-248] Applying array_partition to 'd_i': Complete partitioning on dimension 1. (../course-labA/Interface_Synthesis/lab3/array_io.c:57:0)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:10:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'ap_memory Interface', ignore it. (C:/Users/user/Desktop/HLS/labA_vitis/labA-3/solution1/directives.tcl:11:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.526 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.449 GB.
INFO: [XFORM 203-11] Balancing expressions in function 'array_io' (../course-labA/Interface_Synthesis/lab3/array_io.c:57:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'array_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'array_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_o_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'array_io/d_i_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'acc_7' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'array_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 1.449 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for array_io.
INFO: [VLOG 209-307] Generating Verilog RTL for array_io.
INFO: [HLS 200-789] **** Estimated Fmax: 445.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.921 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.451 seconds; peak allocated memory: 1.449 GB.
