parent	,	V_36
"SUNW,simba"	,	L_5
ign_fixup	,	V_54
SCHIZO_ICLR_BASE	,	V_45
sbus_slot	,	V_69
controller_regs	,	V_9
PSYCHO_IMAP_A_SLOT0	,	V_4
iclr	,	V_11
_arg1	,	V_23
_arg2	,	V_24
pci_sun4v_irq_build	,	F_34
psycho_onboard_imap_offset	,	F_3
tmp	,	V_82
sbus_of_build_irq	,	F_45
central_dp	,	V_77
model	,	V_85
aligned	,	F_28
phys_addr	,	V_22
val	,	V_49
central_build_irq	,	F_49
ARRAY_SIZE	,	F_58
init	,	V_89
"central"	,	L_20
psycho_iclr_offset	,	F_4
"reg"	,	L_1
parent_compat	,	V_38
FIRE_ICLR_BASE	,	V_61
IMAP_INO	,	V_48
FIRE_IMAP_BASE	,	V_60
diff	,	V_64
CONFIG_SBUS	,	F_59
parent_model	,	V_37
portid	,	V_56
devfn	,	V_32
schizo_read	,	F_26
"sbus"	,	L_17
is_tomatillo	,	V_55
sbus_level	,	V_70
linux_prom_pci_registers	,	V_39
sabre_wsync_handler	,	F_9
schizo_irq_data	,	V_53
irq_trans_init	,	F_56
"pci"	,	L_2
irq_data	,	V_27
schizo_ino_to_iclr	,	F_22
fire_irq_trans_init	,	F_43
"clock-board"	,	L_16
linux_prom_registers	,	V_68
irq_install_pre_handler	,	F_18
inofixup	,	V_14
sabre_pcislot_imap_offset	,	F_13
of_get_property	,	F_8
psycho_irq_build	,	F_2
device_node	,	V_6
sabre_irq_trans_init	,	F_19
prom_printf	,	F_46
SYSIO_ICLR_UNUSED0	,	V_65
SABRE_CONFIG_BASE	,	F_10
sun4v_build_irq	,	F_35
u16	,	T_2
of_getintprop_default	,	F_31
sysio_irq_offsets	,	V_72
phys_hi	,	V_25
pci_first_busno	,	V_43
sysio_imap_to_iclr	,	F_44
upa_writeq	,	F_42
schizo_ino_to_imap	,	F_23
imap	,	V_10
"bus-range"	,	L_9
"model"	,	L_3
central_op	,	V_79
irq	,	V_40
i	,	V_86
regs	,	V_17
"portid"	,	L_11
fire_irq_build	,	F_41
fire_irq_data	,	V_62
"virtual-devices"	,	L_21
upa_writel	,	F_51
"SUNW,sabre"	,	L_4
t	,	V_88
pbm_regs	,	V_46
linux_prom64_registers	,	V_16
fire_iclr_offset	,	F_38
__init	,	T_1
irq_build	,	V_20
"niu"	,	L_22
"get_irq_translations: Bad SYSIO INO[%x]\n"	,	L_13
cacheline	,	V_51
platform_device	,	V_78
bus	,	V_2
schizo_write	,	F_25
"pci108e,a001"	,	L_8
data	,	V_21
fire_ino_to_imap	,	F_40
psycho_irq_trans_init	,	F_6
SABRE_WRSYNC	,	V_29
PSYCHO_ONBOARD_IRQ_BASE	,	V_15
dp	,	V_7
which_io	,	V_71
SYSIO_ICLR_SLOT1	,	V_74
"fhc"	,	L_19
tomatillo_wsync_handler	,	F_24
SYSIO_ICLR_SLOT2	,	V_75
sun4v_vdev_irq_build	,	F_54
SYSIO_ICLR_SLOT3	,	V_76
__attribute__	,	V_52
build_irq	,	F_5
u32	,	T_3
schizo_imap_offset	,	F_20
sabre_irq_build	,	F_15
config_space	,	V_30
limit	,	V_50
"sbi"	,	L_18
prom_early_alloc	,	F_7
sabre_read	,	F_12
busrange	,	V_42
res	,	V_81
tomatillo_irq_trans_init	,	F_33
upa_readl	,	F_52
resource	,	V_80
SABRE_ONBOARD_IRQ_BASE	,	V_41
psycho_pcislot_imap_offset	,	F_1
_unused	,	V_33
schizo_irq_trans_init	,	F_32
sabre_iclr_offset	,	F_17
CONFIG_PCI	,	F_57
prom_halt	,	F_47
"eeprom"	,	L_14
"zs"	,	L_15
"tomatillo_wsync_handler: DMA won't sync [%llx:%llx]\n"	,	L_10
"version#"	,	L_12
name	,	V_83
fire_ino_to_iclr	,	F_39
imap_off	,	V_12
irq_trans	,	V_18
sync_reg	,	V_28
pci_sun4v_irq_trans_init	,	F_36
sabre_device_needs_wsync	,	F_14
"compatible"	,	L_6
of_find_device_by_node	,	F_50
sabre_irq_data	,	V_26
printk	,	F_27
SCHIZO_IMAP_BASE	,	V_44
sun4v_vdev_irq_trans_init	,	F_55
slot	,	V_3
SYSIO_IMAP_SLOT0	,	V_66
devhandle	,	V_59
SABRE_IMAP_B_SLOT0	,	V_35
sabre_onboard_imap_offset	,	F_16
central_irq_trans_init	,	F_53
pci_irq_trans_table	,	V_87
chip_version	,	V_57
PSYCHO_IMAP_B_SLOT0	,	V_5
reg_base	,	V_67
fire_imap_offset	,	F_37
devino	,	V_58
mask	,	V_47
_data	,	V_8
SABRE_CONFIGSPACE	,	V_31
"pci108e,a000"	,	L_7
schizo_irq_build	,	F_29
SABRE_IMAP_A_SLOT0	,	V_34
start	,	V_84
sbus_irq_trans_init	,	F_48
ino	,	V_1
schizo_iclr_offset	,	F_21
of_irq_controller	,	V_19
u64	,	T_4
iclr_off	,	V_13
SYSIO_ICLR_SLOT0	,	V_73
__schizo_irq_trans_init	,	F_30
SABRE_CONFIG_ENCODE	,	F_11
int_ctrlr	,	V_63
