#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 12 15:02:44 2023
# Process ID: 2160
# Current directory: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11348 C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.xpr
# Log file: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/vivado.log
# Journal file: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 729.305 ; gain = 142.195
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:memory_for_processing:1.0 - memory_for_processing_0
Adding cell -- vlsilab:vlsilab:bram:1.02 - bram_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:VGA_TOP:1.0 - VGA_TOP_0
Adding cell -- xilinx.com:user:image_processor:1.3 - image_processor_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /VGA_TOP_0/clk_25mHz(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 869.254 ; gain = 14.328
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 883.523 ; gain = 12.574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 908.180 ; gain = 37.230
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 74 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
current_project image_processor_v1_3_project
current_project project_1
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 73 to revision 74
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 15:06:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 15:06:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1174.035 ; gain = 56.148
open_run impl_1
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.722 . Memory (MB): peak = 2002.871 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.727 . Memory (MB): peak = 2002.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2002.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2146.211 ; gain = 972.176
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project image_processor_v1_3_project
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 75 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 76 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 77 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 78 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_1
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
set_property core_revision 79 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 74 to revision 79
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 15:27:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 15:27:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.934 ; gain = 0.000
open_run impl_1
INFO: [Netlist 29-17] Analyzing 156 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2164.934 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 2164.934 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2164.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project image_processor_v1_3_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 80 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 79 to revision 80
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 15:42:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 15:42:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2237.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 2237.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2237.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2237.066 ; gain = 36.539
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2251.527 ; gain = 8.848
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 81 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:memory_for_processing:1.0 - memory_for_processing_0
Adding cell -- vlsilab:vlsilab:bram:1.02 - bram_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:VGA_TOP:1.0 - VGA_TOP_0
Adding cell -- xilinx.com:user:image_processor:1.3 - image_processor_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /VGA_TOP_0/clk_25mHz(undef)
Successfully read diagram <design_1> from BD file <C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 80 to revision 81
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
update_compile_order -fileset sources_1
set_property core_revision 82 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
current_project image_processor_v1_3_project
current_project project_1
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 81 to revision 82
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 15:56:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 15:56:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2517.875 ; gain = 39.348
current_project image_processor_v1_3_project
set_property core_revision 83 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 82 to revision 83
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 16:09:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 16:09:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2577.055 ; gain = 0.461
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 84 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
current_project image_processor_v1_3_project
current_project project_1
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 83 to revision 84
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 16:32:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 16:32:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project image_processor_v1_3_project
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 85 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2617.414 ; gain = 0.105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2617.414 ; gain = 0.105
update_compile_order -fileset sources_1
set_property core_revision 86 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 84 to revision 86
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
ipx::edit_ip_in_project -upgrade true -name image_processor_v1_3_project -directory C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/annie/downloads/project_for_zhuanti_baseline-20230427t082833z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.tmp/image_processor_v1_3_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP/process.srcs/sources_1/new/image_processor.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2618.988 ; gain = 1.574
update_compile_order -fileset sources_1
set_property core_revision 87 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project project_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/VGA_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/bram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/image_processing_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/memory_for_processing_IP'.
report_ip_status -name ip_status
current_project image_processor_v1_3_project
current_project project_1
upgrade_ip -vlnv xilinx.com:user:image_processor:1.3 [get_ips  design_1_image_processor_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_image_processor_0_0 (image_processor_v1_0 1.3) from revision 86 to revision 87
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_image_processor_0_0] -no_script -sync -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /memory_for_processing_0/rst (associated clock /memory_for_processing_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /image_processor_0/rst (associated clock /image_processor_0/clk_p) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_100M/peripheral_aresetn.
WARNING: [BD 41-927] Following properties on pin /memory_for_processing_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /image_processor_0/clk_p have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\Annie\Downloads\project_for_zhuanti_baseline-20230427T082833Z-001\project_for_zhuanti_baseline\vivado_file\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_TOP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block memory_for_processing_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block image_processor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_1_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Fri May 12 16:46:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/synth_1/runme.log
[Fri May 12 16:46:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2662.469 ; gain = 40.250
file mkdir C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk
file copy -force C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk -hwspec C:/Users/Annie/Downloads/project_for_zhuanti_baseline-20230427T082833Z-001/project_for_zhuanti_baseline/vivado_file/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project image_processor_v1_3_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 17:01:42 2023...
