<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/real_matmul.cpp:27:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 15000 has been inferred" BundleName="mem" VarName="MatA_DRAM" LoopLoc="src/real_matmul.cpp:27:5" LoopName="MAT_A_ROWS" ParentFunc="real_matmul" Length="15000" Direction="read" AccessID="MatA_DRAM349seq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="src/real_matmul.cpp:30:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/real_matmul.cpp:36:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 30000 has been inferred" BundleName="mem" VarName="MatB_DRAM" LoopLoc="src/real_matmul.cpp:36:5" LoopName="MAT_B_ROWS" ParentFunc="real_matmul" Length="30000" Direction="read" AccessID="MatB_DRAM350seq" OrigID="for.inc32.load.7" OrigAccess-DebugLoc="src/real_matmul.cpp:39:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/real_matmul.cpp:71:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 20000 has been inferred" BundleName="mem" VarName="MatC_DRAM" LoopLoc="src/real_matmul.cpp:71:5" LoopName="MAT_C_ROWS" ParentFunc="real_matmul" Length="20000" Direction="write" AccessID="MatC_DRAM351seq" OrigID="for.inc112.store.8" OrigAccess-DebugLoc="src/real_matmul.cpp:74:29" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="src/real_matmul.cpp:73:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 20000 x 16bit words has been widened by 8: 2500 x 128bit words" BundleName="mem" VarName="MatC_DRAM" LoopLoc="src/real_matmul.cpp:73:9" LoopName="MAT_C_COLS" ParentFunc="real_matmul" Length="2500" Direction="write" AccessID="wseq" OrigID="MatC_DRAM351seq" OrigAccess-DebugLoc="src/real_matmul.cpp:71:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="src/real_matmul.cpp:38:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 30000 x 16bit words has been widened by 8: 3750 x 128bit words" BundleName="mem" VarName="MatB_DRAM" LoopLoc="src/real_matmul.cpp:38:9" LoopName="MAT_B_COLS" ParentFunc="real_matmul" Length="3750" Direction="read" AccessID="wseq352" OrigID="MatB_DRAM350seq" OrigAccess-DebugLoc="src/real_matmul.cpp:36:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="src/real_matmul.cpp:29:9" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 15000 x 16bit words has been widened by 2: 7500 x 32bit words" BundleName="mem" VarName="MatA_DRAM" LoopLoc="src/real_matmul.cpp:29:9" LoopName="MAT_A_COLS" ParentFunc="real_matmul" Length="7500" Direction="read" AccessID="wseq354" OrigID="MatA_DRAM349seq" OrigAccess-DebugLoc="src/real_matmul.cpp:27:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/real_matmul.cpp:36:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" Length="3750" Width="128" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/real_matmul.cpp:71:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" Length="2500" Width="128" Direction="write"/>
</VitisHLS:BurstInfo>

