

================================================================
== Vivado HLS Report for 'Loop_l_transp_mid_pr'
================================================================
* Date:           Fri May  1 00:15:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.956|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- l_transp_mid_L  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     111|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     102|    -|
|Register         |        -|      -|     118|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     118|     213|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln142_1_fu_156_p2             |     +    |      0|  0|  15|           1|           6|
    |add_ln142_fu_136_p2               |     +    |      0|  0|  18|          11|           1|
    |index_fu_186_p2                   |     +    |      0|  0|  17|          10|          10|
    |j_fu_192_p2                       |     +    |      0|  0|  15|           1|           6|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln142_fu_130_p2              |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln144_fu_142_p2              |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln144_1_fu_162_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln144_fu_148_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 111|          48|          55|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i2_0_phi_fu_110_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j3_0_phi_fu_122_p4  |   9|          2|    6|         12|
    |i2_0_reg_106                   |   9|          2|    6|         12|
    |indvar_flatten_reg_95          |   9|          2|   11|         22|
    |j3_0_reg_118                   |   9|          2|    6|         12|
    |xk_mid_row_fifo_V_blk_n        |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 102|         22|   40|         82|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i2_0_reg_106                      |   6|   0|    6|          0|
    |icmp_ln142_reg_202                |   1|   0|    1|          0|
    |icmp_ln142_reg_202_pp0_iter1_reg  |   1|   0|    1|          0|
    |index_reg_216                     |  10|   0|   10|          0|
    |indvar_flatten_reg_95             |  11|   0|   11|          0|
    |j3_0_reg_118                      |   6|   0|    6|          0|
    |j_reg_226                         |   6|   0|    6|          0|
    |select_ln144_1_reg_211            |   6|   0|    6|          0|
    |tmp_3_reg_221                     |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 118|   0|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_done                    | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | Loop_l_transp_mid_pr | return value |
|xk_mid_row_fifo_V_dout     |  in |   64|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_empty_n  |  in |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|xk_mid_row_fifo_V_read     | out |    1|   ap_fifo  |   xk_mid_row_fifo_V  |    pointer   |
|arr0_address1              | out |   10|  ap_memory |         arr0         |     array    |
|arr0_ce1                   | out |    1|  ap_memory |         arr0         |     array    |
|arr0_we1                   | out |    1|  ap_memory |         arr0         |     array    |
|arr0_d1                    | out |   64|  ap_memory |         arr0         |     array    |
+---------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([1024 x i64]* %arr0, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %xk_mid_row_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str62, i32 0, i32 0, [1 x i8]* @p_str63, [1 x i8]* @p_str64, [1 x i8]* @p_str65, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str66, [1 x i8]* @p_str67)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 8 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %newFuncRoot ], [ %add_ln142, %hls_label_2 ]" [fft2d_top.cpp:142]   --->   Operation 9 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i2_0 = phi i6 [ 0, %newFuncRoot ], [ %select_ln144_1, %hls_label_2 ]" [fft2d_top.cpp:144]   --->   Operation 10 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j3_0 = phi i6 [ 0, %newFuncRoot ], [ %j, %hls_label_2 ]"   --->   Operation 11 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.94ns)   --->   "%icmp_ln142 = icmp eq i11 %indvar_flatten, -1024" [fft2d_top.cpp:142]   --->   Operation 12 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.79ns)   --->   "%add_ln142 = add i11 %indvar_flatten, 1" [fft2d_top.cpp:142]   --->   Operation 13 'add' 'add_ln142' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.preheader35.exitStub, label %hls_label_2" [fft2d_top.cpp:142]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.95>
ST_3 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln144 = icmp eq i6 %j3_0, -32" [fft2d_top.cpp:144]   --->   Operation 15 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.38ns)   --->   "%select_ln144 = select i1 %icmp_ln144, i6 0, i6 %j3_0" [fft2d_top.cpp:144]   --->   Operation 16 'select' 'select_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln142_1 = add i6 1, %i2_0" [fft2d_top.cpp:142]   --->   Operation 17 'add' 'add_ln142_1' <Predicate = (!icmp_ln142)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.38ns)   --->   "%select_ln144_1 = select i1 %icmp_ln144, i6 %add_ln142_1, i6 %i2_0" [fft2d_top.cpp:144]   --->   Operation 18 'select' 'select_ln144_1' <Predicate = (!icmp_ln142)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i6 %select_ln144_1 to i10" [fft2d_top.cpp:144]   --->   Operation 19 'zext' 'zext_ln144' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i6 %select_ln144 to i5" [fft2d_top.cpp:148]   --->   Operation 20 'trunc' 'trunc_ln148' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln148, i5 0)" [fft2d_top.cpp:148]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.78ns)   --->   "%index = add i10 %zext_ln144, %shl_ln" [fft2d_top.cpp:148]   --->   Operation 22 'add' 'index' <Predicate = (!icmp_ln142)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.09ns)   --->   "%tmp_3 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %xk_mid_row_fifo_V)" [fft2d_top.cpp:149]   --->   Operation 23 'read' 'tmp_3' <Predicate = (!icmp_ln142)> <Delay = 1.09> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 24 [1/1] (0.78ns)   --->   "%j = add i6 1, %select_ln144" [fft2d_top.cpp:144]   --->   Operation 24 'add' 'j' <Predicate = (!icmp_ln142)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_transp_mid_L_str)"   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [fft2d_top.cpp:145]   --->   Operation 27 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [fft2d_top.cpp:146]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i10 %index to i64" [fft2d_top.cpp:149]   --->   Operation 29 'zext' 'zext_ln149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%arr0_addr = getelementptr [1024 x i64]* %arr0, i64 0, i64 %zext_ln149" [fft2d_top.cpp:149]   --->   Operation 30 'getelementptr' 'arr0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.23ns)   --->   "store i64 %tmp_3, i64* %arr0_addr, align 8" [fft2d_top.cpp:149]   --->   Operation 31 'store' <Predicate = (!icmp_ln142)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)" [fft2d_top.cpp:150]   --->   Operation 32 'specregionend' 'empty_41' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 33 'br' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xk_mid_row_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ arr0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
br_ln0             (br               ) [ 011110]
indvar_flatten     (phi              ) [ 001000]
i2_0               (phi              ) [ 001100]
j3_0               (phi              ) [ 001100]
icmp_ln142         (icmp             ) [ 001110]
add_ln142          (add              ) [ 011110]
br_ln142           (br               ) [ 000000]
icmp_ln144         (icmp             ) [ 000000]
select_ln144       (select           ) [ 000000]
add_ln142_1        (add              ) [ 000000]
select_ln144_1     (select           ) [ 011010]
zext_ln144         (zext             ) [ 000000]
trunc_ln148        (trunc            ) [ 000000]
shl_ln             (bitconcatenate   ) [ 000000]
index              (add              ) [ 001010]
tmp_3              (read             ) [ 001010]
j                  (add              ) [ 011010]
specloopname_ln0   (specloopname     ) [ 000000]
empty              (speclooptripcount) [ 000000]
tmp_4              (specregionbegin  ) [ 000000]
specpipeline_ln146 (specpipeline     ) [ 000000]
zext_ln149         (zext             ) [ 000000]
arr0_addr          (getelementptr    ) [ 000000]
store_ln149        (store            ) [ 000000]
empty_41           (specregionend    ) [ 000000]
br_ln0             (br               ) [ 011110]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xk_mid_row_fifo_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xk_mid_row_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_transp_mid_L_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arr0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="10" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr0_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln149_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="10" slack="1"/>
<pin id="91" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="93" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/4 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar_flatten_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="1"/>
<pin id="97" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar_flatten_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i2_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="1"/>
<pin id="108" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i2_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="6" slack="1"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j3_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="1"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="j3_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="6" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln142_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="11" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln142_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln144_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln144_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="1"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln142_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="1"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln144_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="1"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln144_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln148_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="shl_ln_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="index_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln149_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln142_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

<comp id="206" class="1005" name="add_ln142_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln142 "/>
</bind>
</comp>

<comp id="211" class="1005" name="select_ln144_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="1"/>
<pin id="213" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln144_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="index_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_3_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="1"/>
<pin id="228" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="68" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="94"><net_src comp="78" pin="3"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="134"><net_src comp="99" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="99" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="118" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="118" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="106" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="142" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="106" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="148" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="170" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="178" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="148" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="205"><net_src comp="130" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="136" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="214"><net_src comp="162" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="219"><net_src comp="186" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="224"><net_src comp="72" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="85" pin=4"/></net>

<net id="229"><net_src comp="192" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr0 | {4 }
 - Input state : 
	Port: Loop_l_transp_mid_pr : xk_mid_row_fifo_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln142 : 1
		add_ln142 : 1
		br_ln142 : 2
	State 3
		select_ln144 : 1
		select_ln144_1 : 1
		zext_ln144 : 2
		trunc_ln148 : 2
		shl_ln : 3
		index : 4
		j : 2
	State 4
		arr0_addr : 1
		store_ln149 : 2
		empty_41 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln142_fu_136   |    0    |    18   |
|    add   |   add_ln142_1_fu_156  |    0    |    15   |
|          |      index_fu_186     |    0    |    17   |
|          |        j_fu_192       |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln142_fu_130   |    0    |    13   |
|          |   icmp_ln144_fu_142   |    0    |    11   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln144_fu_148  |    0    |    6    |
|          | select_ln144_1_fu_162 |    0    |    6    |
|----------|-----------------------|---------|---------|
|   read   |    tmp_3_read_fu_72   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |   zext_ln144_fu_170   |    0    |    0    |
|          |   zext_ln149_fu_198   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln148_fu_174  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_178     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   101   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln142_reg_206  |   11   |
|     i2_0_reg_106     |    6   |
|  icmp_ln142_reg_202  |    1   |
|     index_reg_216    |   10   |
| indvar_flatten_reg_95|   11   |
|     j3_0_reg_118     |    6   |
|       j_reg_226      |    6   |
|select_ln144_1_reg_211|    6   |
|     tmp_3_reg_221    |   64   |
+----------------------+--------+
|         Total        |   121  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| i2_0_reg_106 |  p0  |   2  |   6  |   12   ||    9    |
| j3_0_reg_118 |  p0  |   2  |   6  |   12   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   24   ||  1.312  ||    18   |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   121  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   121  |   119  |
+-----------+--------+--------+--------+
