// Seed: 1859720621
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6
);
  assign module_1.id_3 = 0;
  tri id_8 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input uwire id_3
    , id_7,
    input tri id_4,
    input uwire id_5
);
  uwire id_8 = id_5;
  wor   id_9;
  wire  id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_0,
      id_0,
      id_5,
      id_1
  );
  id_11(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1 == id_9 + 1),
      .id_4(id_5),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_0),
      .id_8(1'b0 == 1)
  );
endmodule
