#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Fri Dec 04 10:25:26 2015
# Process ID: 10344
# Log file: E:/DigitalLogicHomework/BasicHomework15/BasicHomework15/planAhead_run_1/planAhead.log
# Journal file: E:/DigitalLogicHomework/BasicHomework15/BasicHomework15/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source E:/DigitalLogicHomework/BasicHomework15/BasicHomework15/pa.fromHdl.tcl
startgroup
set_property package_pin D9 [get_ports CLK]
endgroup
set_property package_pin "" [get_ports [list  OE]]
startgroup
set_property package_pin T5 [get_ports {D[0]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {D[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {D[2]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {D[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Q[0]}]]
set_property package_pin "" [get_ports [list  {S[1]}]]
startgroup
set_property package_pin T10 [get_ports OE]
endgroup
startgroup
set_property package_pin T9 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Q[3]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Q[2]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {Q[3]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Q[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Q[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Q[0]}]
endgroup
save_design
