Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 15 13:00:45 2023
| Host         : Centurion-Heavy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               104         
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.763     -539.866                    109                 4600        0.052        0.000                      0                 4586        1.845        0.000                       0                  2422  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
adc_clk                                         {0.000 4.000}        8.000           125.000         
clk_fpga_0                                      {0.000 4.000}        8.000           125.000         
rx_clk                                          {0.000 2.000}        4.000           250.000         
system_i/DAC_Controller/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                   {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                              -6.763     -539.866                    109                 1125        0.052        0.000                      0                 1111        3.500        0.000                       0                   829  
clk_fpga_0                                            1.648        0.000                      0                 3457        0.052        0.000                      0                 3457        3.020        0.000                       0                  1585  
system_i/DAC_Controller/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                     1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -5.602     -415.192                    100                  198        0.205        0.000                      0                  198  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          109  Failing Endpoints,  Worst Slack       -6.763ns,  Total Violation     -539.866ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 8.196ns (74.860%)  route 2.753ns (25.140%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    15.774    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 8.196ns (74.860%)  route 2.753ns (25.140%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    15.774    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.949ns  (logic 8.196ns (74.860%)  route 2.753ns (25.140%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    15.774    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.757ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.943ns  (logic 8.196ns (74.897%)  route 2.747ns (25.103%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.747    15.768    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.768    
  -------------------------------------------------------------------
                         slack                                 -6.757    

Slack (VIOLATED) :        -6.647ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.837ns  (logic 8.084ns (74.595%)  route 2.753ns (25.405%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.909 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[0]
                         net (fo=1, routed)           0.753    15.662    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[28]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.711     9.015    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -15.662    
  -------------------------------------------------------------------
                         slack                                 -6.647    

Slack (VIOLATED) :        -6.636ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.826ns  (logic 7.970ns (73.621%)  route 2.856ns (26.379%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    13.720    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    14.023 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.023    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.573 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.573    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.795 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[0]
                         net (fo=1, routed)           0.856    15.651    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[24]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.711     9.015    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                 -6.636    

Slack (VIOLATED) :        -6.634ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.820ns  (logic 8.196ns (75.749%)  route 2.624ns (24.251%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624    15.645    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -6.634    

Slack (VIOLATED) :        -6.634ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.820ns  (logic 8.196ns (75.749%)  route 2.624ns (24.251%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.797 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.797    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.131 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    13.834    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    14.137 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.687 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.687    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.021 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624    15.645    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.645    
  -------------------------------------------------------------------
                         slack                                 -6.634    

Slack (VIOLATED) :        -6.602ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.788ns  (logic 8.082ns (74.916%)  route 2.706ns (25.084%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    13.720    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    14.023 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.023    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.573 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.573    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.907 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[1]
                         net (fo=1, routed)           0.706    15.613    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[25]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.715     9.011    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                         -15.613    
  -------------------------------------------------------------------
                         slack                                 -6.602    

Slack (VIOLATED) :        -6.517ns  (required time - arrival time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 8.061ns (75.336%)  route 2.639ns (24.664%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.664     4.825    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X32Y52         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.343 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[13]_replica/Q
                         net (fo=1, routed)           0.391     5.734    system_i/PLL/PIG_Controller_0/inst/filter_out[13]_repN_alias
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.585 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.587    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.105 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    12.009    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.133 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.133    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.683 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.683    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.017 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    13.720    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    14.023 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    14.023    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.573 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.573    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.886 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[3]
                         net (fo=1, routed)           0.639    15.525    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[27]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.263    12.761    
                         clock uncertainty           -0.035    12.726    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.718     9.008    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                         -15.525    
  -------------------------------------------------------------------
                         slack                                 -6.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.250ns (55.758%)  route 0.198ns (44.242%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.564     1.619    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.760 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/Q
                         net (fo=1, routed)           0.198     1.959    system_i/PLL/PIG_Controller_0/inst/SignalInput[3]
    SLICE_X28Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage[3]_i_2/O
                         net (fo=1, routed)           0.000     2.004    system_i/PLL/PIG_Controller_0/inst/Integral_Stage[3]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.068 r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]_i_1/O[3]
                         net (fo=3, routed)           0.000     2.068    system_i/PLL/PIG_Controller_0/inst/p_0_in[3]
    SLICE_X28Y53         FDRE                                         r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.830     1.976    system_i/PLL/PIG_Controller_0/inst/clock
    SLICE_X28Y53         FDRE                                         r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.130     2.016    system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.787%)  route 0.133ns (27.213%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.564     1.619    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X18Y49         FDRE                                         r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/Q
                         net (fo=3, routed)           0.132     1.892    system_i/ADC_override/NCO_0/inst/phase_reg[23]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.053    system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.107 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.107    system_i/ADC_override/NCO_0/inst/OffsetPhase0[24]
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.831     1.977    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[24]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.387%)  route 0.133ns (26.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.564     1.619    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X18Y49         FDRE                                         r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/Q
                         net (fo=3, routed)           0.132     1.892    system_i/ADC_override/NCO_0/inst/phase_reg[23]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.053    system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.118 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.118    system_i/ADC_override/NCO_0/inst/OffsetPhase0[26]
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.831     1.977    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[26]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/PLL/NCO_0/inst/phase_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.387%)  route 0.133ns (26.613%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.561     1.616    system_i/PLL/NCO_0/inst/clock
    SLICE_X22Y49         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/PLL/NCO_0/inst/phase_reg[11]/Q
                         net (fo=3, routed)           0.132     1.889    system_i/PLL/NCO_0/inst/phase_reg[11]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.049 r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.050    system_i/PLL/NCO_0/inst/OffsetPhase_reg[15]_i_2_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.115 r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.115    system_i/PLL/NCO_0/inst/OffsetPhase0[14]
    SLICE_X23Y50         FDRE                                         r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.828     1.974    system_i/PLL/NCO_0/inst/clock
    SLICE_X23Y50         FDRE                                         r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 system_i/ADC_override/NCO_0/inst/databuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/NCO_0/inst/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.590     1.645    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X40Y56         FDRE                                         r  system_i/ADC_override/NCO_0/inst/databuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  system_i/ADC_override/NCO_0/inst/databuffer_reg[5]/Q
                         net (fo=1, routed)           0.058     1.844    system_i/ADC_override/NCO_0/inst/databuffer[5]
    SLICE_X40Y56         FDRE                                         r  system_i/ADC_override/NCO_0/inst/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.860     2.006    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X40Y56         FDRE                                         r  system_i/ADC_override/NCO_0/inst/Dout_reg[5]/C
                         clock pessimism             -0.361     1.645    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.071     1.716    system_i/ADC_override/NCO_0/inst/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/PLL/NCO_0/inst/OffsetPhase_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/dataAddr_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.646%)  route 0.308ns (62.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.559     1.614    system_i/PLL/NCO_0/inst/clock
    SLICE_X23Y52         FDRE                                         r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[20]/Q
                         net (fo=2, routed)           0.308     2.063    system_i/PLL/NCO_0/inst/OffsetPhase_reg_n_0_[20]
    SLICE_X21Y44         LUT2 (Prop_lut2_I0_O)        0.045     2.108 r  system_i/PLL/NCO_0/inst/dataAddr[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.108    system_i/PLL/NCO_0/inst/dataAddr[6]_rep_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  system_i/PLL/NCO_0/inst/dataAddr_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.830     1.976    system_i/PLL/NCO_0/inst/clock
    SLICE_X21Y44         FDRE                                         r  system_i/PLL/NCO_0/inst/dataAddr_reg[6]_rep/C
                         clock pessimism             -0.090     1.886    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.092     1.978    system_i/PLL/NCO_0/inst/dataAddr_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/dataAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.664%)  route 0.336ns (64.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.559     1.614    system_i/PLL/NCO_0/inst/clock
    SLICE_X23Y50         FDRE                                         r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  system_i/PLL/NCO_0/inst/OffsetPhase_reg[14]/Q
                         net (fo=1, routed)           0.336     2.091    system_i/PLL/NCO_0/inst/OffsetPhase_reg_n_0_[14]
    SLICE_X24Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.136 r  system_i/PLL/NCO_0/inst/dataAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.136    system_i/PLL/NCO_0/inst/p_1_in[0]
    SLICE_X24Y48         FDRE                                         r  system_i/PLL/NCO_0/inst/dataAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.829     1.975    system_i/PLL/NCO_0/inst/clock
    SLICE_X24Y48         FDRE                                         r  system_i/PLL/NCO_0/inst/dataAddr_reg[0]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.120     2.005    system_i/PLL/NCO_0/inst/dataAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/ADC_override/NCO_0/inst/databuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/NCO_0/inst/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.587     1.642    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X36Y58         FDRE                                         r  system_i/ADC_override/NCO_0/inst/databuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  system_i/ADC_override/NCO_0/inst/databuffer_reg[3]/Q
                         net (fo=1, routed)           0.065     1.849    system_i/ADC_override/NCO_0/inst/databuffer[3]
    SLICE_X36Y58         FDRE                                         r  system_i/ADC_override/NCO_0/inst/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.857     2.003    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X36Y58         FDRE                                         r  system_i/ADC_override/NCO_0/inst/Dout_reg[3]/C
                         clock pessimism             -0.361     1.642    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.075     1.717    system_i/ADC_override/NCO_0/inst/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.348ns (63.694%)  route 0.198ns (36.306%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.564     1.619    system_i/PLL/CIC_Filter_0/inst/clk
    SLICE_X33Y49         FDCE                                         r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDCE (Prop_fdce_C_Q)         0.141     1.760 r  system_i/PLL/CIC_Filter_0/inst/output_register_reg[3]/Q
                         net (fo=1, routed)           0.198     1.959    system_i/PLL/PIG_Controller_0/inst/SignalInput[3]
    SLICE_X28Y53         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage[3]_i_2/O
                         net (fo=1, routed)           0.000     2.004    system_i/PLL/PIG_Controller_0/inst/Integral_Stage[3]_i_2_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.113 r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.113    system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[3]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.166 r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000     2.166    system_i/PLL/PIG_Controller_0/inst/p_0_in[4]
    SLICE_X28Y54         FDRE                                         r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.830     1.976    system_i/PLL/PIG_Controller_0/inst/clock
    SLICE_X28Y54         FDRE                                         r  system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[4]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.130     2.016    system_i/PLL/PIG_Controller_0/inst/Integral_Stage_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.658%)  route 0.133ns (25.342%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.564     1.619    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X18Y49         FDRE                                         r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/ADC_override/NCO_0/inst/phase_reg[23]/Q
                         net (fo=3, routed)           0.132     1.892    system_i/ADC_override/NCO_0/inst/phase_reg[23]
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.053    system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__4_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.143 r  system_i/ADC_override/NCO_0/inst/OffsetPhase0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.143    system_i/ADC_override/NCO_0/inst/OffsetPhase0[25]
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.831     1.977    system_i/ADC_override/NCO_0/inst/clock
    SLICE_X19Y50         FDRE                                         r  system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[25]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.105     1.992    system_i/ADC_override/NCO_0/inst/OffsetPhase_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y20    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y22    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y42   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y42   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y54   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y54   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X41Y44   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X38Y59   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y42   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X42Y42   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y54   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X40Y54   system_i/ADC_Interface/AXI4_Stream_Reader_0/inst/Dout_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.514ns (41.270%)  route 3.578ns (58.730%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.668    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.785     8.787    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.331     9.118 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.118    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.075    10.765    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.396ns (40.567%)  route 3.510ns (59.433%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.668    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.890 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.718     8.607    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.325     8.932 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.932    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.075    10.765    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.372ns (41.245%)  route 3.379ns (58.755%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.888 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.586     8.474    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.777 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.777    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.032    10.721    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 2.305ns (39.987%)  route 3.459ns (60.013%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.793 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.667     8.459    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.331     8.790 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.790    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    10.764    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.242ns (25.438%)  route 3.640ns (74.562%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.716     3.024    system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y57          FDRE                                         r  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.518     3.542 r  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/Q
                         net (fo=2, routed)           1.215     4.757    system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     4.881 r  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.892     5.773    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[3]
    SLICE_X6Y53          LUT5 (Prop_lut5_I4_O)        0.148     5.921 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.400     6.321    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]_0
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.328     6.649 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.326     6.976    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.124     7.100 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.806     7.906    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.589    10.781    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    10.897    
                         clock uncertainty           -0.125    10.772    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883     9.889    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.889    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 2.347ns (40.867%)  route 3.396ns (59.133%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.867 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.603     8.470    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.299     8.769 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.769    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    10.764    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 2.468ns (43.517%)  route 3.203ns (56.483%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.668    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.981 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.411     8.391    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.306     8.697 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.697    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.031    10.721    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 2.390ns (42.759%)  route 3.199ns (57.241%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 10.700 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.668    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.907 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     8.313    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X9Y46          LUT3 (Prop_lut3_I0_O)        0.302     8.615 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.615    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.507    10.699    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)        0.029    10.719    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.394ns (24.740%)  route 4.241ns (75.260%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.716     3.024    system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y57          FDRE                                         r  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.518     3.542 f  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/Q
                         net (fo=2, routed)           1.056     4.598    system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     4.722 f  system_i/PLL/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.997     5.719    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[2]
    SLICE_X8Y50          LUT5 (Prop_lut5_I4_O)        0.149     5.868 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_5/O
                         net (fo=2, routed)           0.938     6.806    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_1
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.355     7.161 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4/O
                         net (fo=2, routed)           0.787     7.947    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4_n_0
    SLICE_X7Y49          LUT2 (Prop_lut2_I0_O)        0.124     8.071 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_3/O
                         net (fo=1, routed)           0.463     8.535    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]_2
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.659 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     8.659    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.230    10.919    
                         clock uncertainty           -0.125    10.794    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.029    10.823    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         10.823    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.157ns (38.883%)  route 3.390ns (61.117%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.718     3.026    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=41, routed)          0.845     4.327    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X7Y49          LUT2 (Prop_lut2_I1_O)        0.149     4.476 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.514     4.990    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X13Y47         LUT6 (Prop_lut6_I0_O)        0.332     5.322 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.614     5.935    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I2_O)        0.124     6.059 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.820     6.880    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X9Y42          LUT4 (Prop_lut4_I3_O)        0.124     7.004 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.004    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X9Y42          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.644 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.598     8.241    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.332     8.573 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.573    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y43          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)        0.075    10.764    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  2.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_override/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.226ns (51.344%)  route 0.214ns (48.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.564     0.905    system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y47         FDRE                                         r  system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg[31]/Q
                         net (fo=1, routed)           0.214     1.247    system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[31].reg1_reg
    SLICE_X16Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.345 r  system_i/ADC_override/axi_gpio_5/U0/gpio_core_1/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.345    system_i/ADC_override/axi_gpio_5/U0/ip2bus_data[31]
    SLICE_X16Y50         FDRE                                         r  system_i/ADC_override/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.831     1.201    system_i/ADC_override/axi_gpio_5/U0/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/ADC_override/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     1.293    system_i/ADC_override/axi_gpio_5/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/axi_gpio_1/U0/ip2bus_data_i_D1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.884%)  route 0.228ns (55.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.557     0.898    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y57         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[13].reg1_reg[15]/Q
                         net (fo=1, routed)           0.228     1.267    system_i/PLL/axi_gpio_1/U0/gpio_core_1/reg1[15]
    SLICE_X18Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.312 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/ip2bus_data_i_D1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.312    system_i/PLL/axi_gpio_1/U0/ip2bus_data[15]
    SLICE_X18Y58         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/ip2bus_data_i_D1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.829     1.199    system_i/PLL/axi_gpio_1/U0/s_axi_aclk
    SLICE_X18Y58         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X18Y58         FDRE (Hold_fdre_C_D)         0.091     1.256    system_i/PLL/axi_gpio_1/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.567     0.908    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.115     1.164    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X12Y47         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y47         SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X12Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.728%)  route 0.220ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.567     0.908    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y47          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=6, routed)           0.220     1.291    system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X6Y54          FDRE                                         r  system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.833     1.203    system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y54          FDRE                                         r  system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.052     1.226    system_i/PLL/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.226ns (52.815%)  route 0.202ns (47.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.202     1.255    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[25]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.098     1.353 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.353    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[25]
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.854     1.224    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.629%)  route 0.206ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.206     1.253    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDSE (Hold_fdse_C_S)         0.009     1.185    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.629%)  route 0.206ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.206     1.253    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/areset_d1
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDSE (Hold_fdse_C_S)         0.009     1.185    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.629%)  route 0.206ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.206     1.253    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDSE (Hold_fdse_C_S)         0.009     1.185    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.629%)  route 0.206ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.206     1.253    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/areset_d1
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X8Y49          FDSE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDSE (Hold_fdse_C_S)         0.009     1.185    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.629%)  route 0.206ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=29, routed)          0.206     1.253    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/areset_d1
    SLICE_X8Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y49          FDRE (Hold_fdre_C_R)         0.009     1.185    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y58    system_i/ADC_override/axi_gpio_4/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y58    system_i/ADC_override/axi_gpio_4/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y58    system_i/ADC_override/axi_gpio_4/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y58    system_i/ADC_override/axi_gpio_4/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X3Y51    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y52    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y53    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y53    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y52    system_i/ADC_override/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X16Y47   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Controller/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          100  Failing Endpoints,  Worst Slack       -5.602ns,  Total Violation     -415.192ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 8.513ns (75.415%)  route 2.775ns (24.585%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    14.260    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 8.513ns (75.415%)  route 2.775ns (24.585%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    14.260    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 8.513ns (75.415%)  route 2.775ns (24.585%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753    14.260    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.597ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.283ns  (logic 8.513ns (75.452%)  route 2.770ns (24.548%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.747    14.255    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                                 -5.597    

Slack (VIOLATED) :        -5.487ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.177ns  (logic 8.401ns (75.164%)  route 2.776ns (24.836%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.396 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[0]
                         net (fo=1, routed)           0.753    14.149    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[28]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.711     8.662    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                 -5.487    

Slack (VIOLATED) :        -5.475ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 8.287ns (74.220%)  route 2.878ns (25.780%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    12.207    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.510 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.510    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.060 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.060    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.282 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[0]
                         net (fo=1, routed)           0.856    14.137    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[24]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.711     8.662    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 -5.475    

Slack (VIOLATED) :        -5.474ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 8.513ns (76.283%)  route 2.647ns (23.717%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624    14.132    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                 -5.474    

Slack (VIOLATED) :        -5.474ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.160ns  (logic 8.513ns (76.283%)  route 2.647ns (23.717%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.283    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.617 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703    12.321    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303    12.624 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    12.624    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.174 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.174    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.508 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624    14.132    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                 -5.474    

Slack (VIOLATED) :        -5.442ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.128ns  (logic 8.399ns (75.478%)  route 2.729ns (24.522%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    12.207    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.510 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.510    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.060 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.060    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.394 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[1]
                         net (fo=1, routed)           0.706    14.100    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[25]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.715     8.658    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.658    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                 -5.442    

Slack (VIOLATED) :        -5.357ns  (required time - arrival time)
  Source:                 system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.040ns  (logic 8.378ns (75.889%)  route 2.662ns (24.111%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 12.498 - 8.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.664     2.972    system_i/PLL/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/PLL/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.414     3.864    system_i/PLL/PIG_Controller_0/inst/kP[4]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.208     8.072 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.074    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.592 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904    10.495    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.619 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000    10.619    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.169    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.503 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703    12.207    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.510 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    12.510    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.060 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.060    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.373 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[3]
                         net (fo=1, routed)           0.639    14.012    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[27]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586    12.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000    12.498    
                         clock uncertainty           -0.125    12.373    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.718     8.655    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                 -5.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.213ns (21.107%)  route 0.796ns (78.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.564     0.905    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y56          FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.361     1.429    system_i/PLL/axi_gpio_3/U0/gpio_core_1/gpio_io_o[22]
    SLICE_X0Y57          LUT1 (Prop_lut1_I0_O)        0.049     1.478 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/gpio_io_o[22]_hold_fix/O
                         net (fo=1, routed)           0.435     1.914    system_i/PLL/PIG_Controller_0/inst/gpio_io_o[22]_hold_fix_1_alias
    DSP48_X0Y20          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.924     2.069    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y20          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0/CLK
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.125     2.194    
    DSP48_X0Y20          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                     -0.486     1.708    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.597ns (39.113%)  route 0.929ns (60.887%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561     0.902    system_i/PLL/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.375     1.418    system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X19Y67         LUT1 (Prop_lut1_I0_O)        0.051     1.469 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[21]_hold_fix/O
                         net (fo=2, routed)           0.413     1.882    system_i/PLL/Subtractor_0/inst/gpio_io_o[21]_hold_fix_1_alias
    SLICE_X21Y52         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.232     2.114 r  system_i/PLL/Subtractor_0/inst/Dout_carry__4/O[3]
                         net (fo=2, routed)           0.141     2.255    system_i/PLL/NCO_0/inst/Frequency[23]
    SLICE_X22Y52         LUT2 (Prop_lut2_I0_O)        0.110     2.365 r  system_i/PLL/NCO_0/inst/phase[20]_i_2/O
                         net (fo=1, routed)           0.000     2.365    system_i/PLL/NCO_0/inst/phase[20]_i_2_n_0
    SLICE_X22Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.428 r  system_i/PLL/NCO_0/inst/phase_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.428    system_i/PLL/NCO_0/inst/phase_reg[20]_i_1_n_4
    SLICE_X22Y52         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.828     1.974    system_i/PLL/NCO_0/inst/clock
    SLICE_X22Y52         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[23]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.105     2.204    system_i/PLL/NCO_0/inst/phase_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/phase_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.575ns (37.517%)  route 0.958ns (62.483%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561     0.902    system_i/PLL/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.375     1.418    system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[21]
    SLICE_X19Y67         LUT1 (Prop_lut1_I0_O)        0.051     1.469 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[21]_hold_fix/O
                         net (fo=2, routed)           0.391     1.860    system_i/PLL/Subtractor_0/inst/gpio_io_o[21]_hold_fix_1_alias
    SLICE_X21Y52         LUT2 (Prop_lut2_I0_O)        0.110     1.970 r  system_i/PLL/Subtractor_0/inst/Dout_carry__4_i_3/O
                         net (fo=1, routed)           0.000     1.970    system_i/PLL/Subtractor_0/inst/Dout_carry__4_i_3_n_0
    SLICE_X21Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.035 r  system_i/PLL/Subtractor_0/inst/Dout_carry__4/O[1]
                         net (fo=2, routed)           0.192     2.226    system_i/PLL/NCO_0/inst/Frequency[21]
    SLICE_X22Y52         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.208     2.434 r  system_i/PLL/NCO_0/inst/phase_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.434    system_i/PLL/NCO_0/inst/phase_reg[20]_i_1_n_5
    SLICE_X22Y52         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.828     1.974    system_i/PLL/NCO_0/inst/clock
    SLICE_X22Y52         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[22]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.105     2.204    system_i/PLL/NCO_0/inst/phase_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/phase_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.592ns (38.059%)  route 0.963ns (61.941%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.559     0.900    system_i/PLL/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y50         FDRE                                         r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.456     1.497    system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[17]
    SLICE_X21Y63         LUT1 (Prop_lut1_I0_O)        0.044     1.541 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[17]_hold_fix/O
                         net (fo=2, routed)           0.367     1.907    system_i/PLL/Subtractor_0/inst/gpio_io_o[17]_hold_fix_1_alias
    SLICE_X21Y51         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.234     2.141 r  system_i/PLL/Subtractor_0/inst/Dout_carry__3/O[3]
                         net (fo=2, routed)           0.141     2.282    system_i/PLL/NCO_0/inst/Frequency[19]
    SLICE_X22Y51         LUT2 (Prop_lut2_I0_O)        0.110     2.392 r  system_i/PLL/NCO_0/inst/phase[16]_i_2/O
                         net (fo=1, routed)           0.000     2.392    system_i/PLL/NCO_0/inst/phase[16]_i_2_n_0
    SLICE_X22Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.455 r  system_i/PLL/NCO_0/inst/phase_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.455    system_i/PLL/NCO_0/inst/phase_reg[16]_i_1_n_4
    SLICE_X22Y51         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.828     1.974    system_i/PLL/NCO_0/inst/clock
    SLICE_X22Y51         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[19]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y51         FDRE (Hold_fdre_C_D)         0.105     2.204    system_i/PLL/NCO_0/inst/phase_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/NCO_0/inst/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.625ns (40.102%)  route 0.934ns (59.898%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.561     0.902    system_i/PLL/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y53         FDRE                                         r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.402     1.431    system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[25]
    SLICE_X19Y67         LUT1 (Prop_lut1_I0_O)        0.095     1.526 r  system_i/PLL/axi_gpio_0/U0/gpio_core_1/gpio_io_o[25]_hold_fix/O
                         net (fo=2, routed)           0.391     1.917    system_i/PLL/Subtractor_0/inst/gpio_io_o[25]_hold_fix_1_alias
    SLICE_X21Y53         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.229     2.146 r  system_i/PLL/Subtractor_0/inst/Dout_carry__5/O[3]
                         net (fo=2, routed)           0.141     2.287    system_i/PLL/NCO_0/inst/Frequency[27]
    SLICE_X22Y53         LUT2 (Prop_lut2_I0_O)        0.110     2.397 r  system_i/PLL/NCO_0/inst/phase[24]_i_2/O
                         net (fo=1, routed)           0.000     2.397    system_i/PLL/NCO_0/inst/phase[24]_i_2_n_0
    SLICE_X22Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.460 r  system_i/PLL/NCO_0/inst/phase_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.460    system_i/PLL/NCO_0/inst/phase_reg[24]_i_1_n_4
    SLICE_X22Y53         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.827     1.973    system_i/PLL/NCO_0/inst/clock
    SLICE_X22Y53         FDRE                                         r  system_i/PLL/NCO_0/inst/phase_reg[27]/C
                         clock pessimism              0.000     1.973    
                         clock uncertainty            0.125     2.098    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.105     2.203    system_i/PLL/NCO_0/inst/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.813ns (55.589%)  route 0.650ns (44.411%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.648     1.678    system_i/PLL/PIG_Controller_0/inst/kG[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      0.685     2.363 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.365    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_153
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.923     2.068    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.125     2.193    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.101    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.813ns (55.589%)  route 0.650ns (44.411%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.648     1.678    system_i/PLL/PIG_Controller_0/inst/kG[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      0.685     2.363 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.365    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_143
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.923     2.068    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.125     2.193    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.101    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.813ns (55.589%)  route 0.650ns (44.411%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.648     1.678    system_i/PLL/PIG_Controller_0/inst/kG[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      0.685     2.363 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.365    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_142
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.923     2.068    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.125     2.193    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.101    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.813ns (55.589%)  route 0.650ns (44.411%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.648     1.678    system_i/PLL/PIG_Controller_0/inst/kG[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      0.685     2.363 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.365    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_141
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.923     2.068    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.125     2.193    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.101    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.813ns (55.589%)  route 0.650ns (44.411%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.562     0.903    system_i/PLL/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/PLL/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.648     1.678    system_i/PLL/PIG_Controller_0/inst/kG[9]
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      0.685     2.363 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.365    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_140
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.923     2.068    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK
                         clock pessimism              0.000     2.068    
                         clock uncertainty            0.125     2.193    
    DSP48_X0Y22          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.101    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.264    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.582ns  (logic 0.124ns (7.840%)  route 1.458ns (92.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.458     1.458    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.124     1.582 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.582    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y45         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        1.499     2.691    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.045ns (6.601%)  route 0.637ns (93.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.637     0.637    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.682 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.682    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y45         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1586, routed)        0.831     1.201    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y45         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.759     8.921    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.759     8.921    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.755     8.917    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.755     8.917    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.751     8.913    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.751     8.913    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.763     8.925    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.574     1.629    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.574     1.629    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.578     1.633    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.580     1.635    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.677     3.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.677     3.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Controller/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.677     5.677    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Controller/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Controller/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Controller/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.310ns  (logic 5.948ns (71.580%)  route 2.362ns (28.420%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753     8.310    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.310ns  (logic 5.948ns (71.580%)  route 2.362ns (28.420%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753     8.310    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.310ns  (logic 5.948ns (71.580%)  route 2.362ns (28.420%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.753     8.310    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.304ns  (logic 5.948ns (71.628%)  route 2.356ns (28.372%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.747     8.304    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.198ns  (logic 5.836ns (71.186%)  route 2.362ns (28.814%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.445 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[0]
                         net (fo=1, routed)           0.753     8.198    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[28]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.187ns  (logic 5.722ns (69.893%)  route 2.465ns (30.107%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.553 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703     6.256    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303     6.559 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.559    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.331 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[0]
                         net (fo=1, routed)           0.856     8.187    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[24]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 5.948ns (72.704%)  route 2.233ns (27.296%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624     8.181    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 5.948ns (72.704%)  route 2.233ns (27.296%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.333 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.333    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_0
    SLICE_X25Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.667 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.703     6.370    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__1_n_6
    SLICE_X14Y57         LUT2 (Prop_lut2_I0_O)        0.303     6.673 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3/O
                         net (fo=1, routed)           0.000     6.673    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_i_3_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.223 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.223    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.557 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__6/O[1]
                         net (fo=6, routed)           0.624     8.181    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[29]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.149ns  (logic 5.834ns (71.591%)  route 2.315ns (28.409%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.553 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703     6.256    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303     6.559 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.559    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.443 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[1]
                         net (fo=1, routed)           0.706     8.149    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[25]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.061ns  (logic 5.813ns (72.111%)  route 2.248ns (27.889%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__3_n_37
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4/P[0]
                         net (fo=2, routed)           0.904     4.545    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2__4_n_105
    SLICE_X25Y55         LUT2 (Prop_lut2_I0_O)        0.124     4.669 r  system_i/PLL/PIG_Controller_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.669    system_i/PLL/PIG_Controller_0/inst/i__carry_i_3_n_0
    SLICE_X25Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.219 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.219    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry_n_0
    SLICE_X25Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.553 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.703     6.256    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer2_inferred__0/i__carry__0_n_6
    SLICE_X14Y56         LUT2 (Prop_lut2_I0_O)        0.303     6.559 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3/O
                         net (fo=1, routed)           0.000     6.559    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_i_3_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__4_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.422 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1_carry__5/O[3]
                         net (fo=1, routed)           0.639     8.061    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer1[27]
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.586     4.498    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_53
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_43
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_42
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_41
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_40
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_39
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_38
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_37
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[1]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[1]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_52
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK

Slack:                    inf
  Source:                 system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[2]
                            (internal pin)
  Destination:            system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1                      0.000     0.000 r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0/ACOUT[2]
                         net (fo=1, routed)           0.002     0.002    system_i/PLL/PIG_Controller_0/inst/Sig_Buffer0__0_n_51
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/ACIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC_Interface/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=832, routed)         1.760     4.921    system_i/PLL/PIG_Controller_0/inst/clock
    DSP48_X0Y22          DSP48E1                                      r  system_i/PLL/PIG_Controller_0/inst/Sig_Buffer_reg/CLK





