// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_V_data_0_V_dout,
        data_V_data_0_V_empty_n,
        data_V_data_0_V_read,
        data_V_data_1_V_dout,
        data_V_data_1_V_empty_n,
        data_V_data_1_V_read,
        data_V_data_2_V_dout,
        data_V_data_2_V_empty_n,
        data_V_data_2_V_read,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write,
        res_V_data_4_V_din,
        res_V_data_4_V_full_n,
        res_V_data_4_V_write,
        res_V_data_5_V_din,
        res_V_data_5_V_full_n,
        res_V_data_5_V_write,
        res_V_data_6_V_din,
        res_V_data_6_V_full_n,
        res_V_data_6_V_write,
        res_V_data_7_V_din,
        res_V_data_7_V_full_n,
        res_V_data_7_V_write,
        res_V_data_8_V_din,
        res_V_data_8_V_full_n,
        res_V_data_8_V_write,
        res_V_data_9_V_din,
        res_V_data_9_V_full_n,
        res_V_data_9_V_write,
        res_V_data_10_V_din,
        res_V_data_10_V_full_n,
        res_V_data_10_V_write,
        res_V_data_11_V_din,
        res_V_data_11_V_full_n,
        res_V_data_11_V_write,
        res_V_data_12_V_din,
        res_V_data_12_V_full_n,
        res_V_data_12_V_write,
        res_V_data_13_V_din,
        res_V_data_13_V_full_n,
        res_V_data_13_V_write,
        res_V_data_14_V_din,
        res_V_data_14_V_full_n,
        res_V_data_14_V_write,
        res_V_data_15_V_din,
        res_V_data_15_V_full_n,
        res_V_data_15_V_write,
        res_V_data_16_V_din,
        res_V_data_16_V_full_n,
        res_V_data_16_V_write,
        res_V_data_17_V_din,
        res_V_data_17_V_full_n,
        res_V_data_17_V_write,
        res_V_data_18_V_din,
        res_V_data_18_V_full_n,
        res_V_data_18_V_write,
        res_V_data_19_V_din,
        res_V_data_19_V_full_n,
        res_V_data_19_V_write,
        res_V_data_20_V_din,
        res_V_data_20_V_full_n,
        res_V_data_20_V_write,
        res_V_data_21_V_din,
        res_V_data_21_V_full_n,
        res_V_data_21_V_write,
        res_V_data_22_V_din,
        res_V_data_22_V_full_n,
        res_V_data_22_V_write,
        res_V_data_23_V_din,
        res_V_data_23_V_full_n,
        res_V_data_23_V_write,
        res_V_data_24_V_din,
        res_V_data_24_V_full_n,
        res_V_data_24_V_write,
        res_V_data_25_V_din,
        res_V_data_25_V_full_n,
        res_V_data_25_V_write,
        res_V_data_26_V_din,
        res_V_data_26_V_full_n,
        res_V_data_26_V_write,
        res_V_data_27_V_din,
        res_V_data_27_V_full_n,
        res_V_data_27_V_write,
        res_V_data_28_V_din,
        res_V_data_28_V_full_n,
        res_V_data_28_V_write,
        res_V_data_29_V_din,
        res_V_data_29_V_full_n,
        res_V_data_29_V_write,
        res_V_data_30_V_din,
        res_V_data_30_V_full_n,
        res_V_data_30_V_write,
        res_V_data_31_V_din,
        res_V_data_31_V_full_n,
        res_V_data_31_V_write
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] data_V_data_0_V_dout;
input   data_V_data_0_V_empty_n;
output   data_V_data_0_V_read;
input  [15:0] data_V_data_1_V_dout;
input   data_V_data_1_V_empty_n;
output   data_V_data_1_V_read;
input  [15:0] data_V_data_2_V_dout;
input   data_V_data_2_V_empty_n;
output   data_V_data_2_V_read;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;
output  [15:0] res_V_data_4_V_din;
input   res_V_data_4_V_full_n;
output   res_V_data_4_V_write;
output  [15:0] res_V_data_5_V_din;
input   res_V_data_5_V_full_n;
output   res_V_data_5_V_write;
output  [15:0] res_V_data_6_V_din;
input   res_V_data_6_V_full_n;
output   res_V_data_6_V_write;
output  [15:0] res_V_data_7_V_din;
input   res_V_data_7_V_full_n;
output   res_V_data_7_V_write;
output  [15:0] res_V_data_8_V_din;
input   res_V_data_8_V_full_n;
output   res_V_data_8_V_write;
output  [15:0] res_V_data_9_V_din;
input   res_V_data_9_V_full_n;
output   res_V_data_9_V_write;
output  [15:0] res_V_data_10_V_din;
input   res_V_data_10_V_full_n;
output   res_V_data_10_V_write;
output  [15:0] res_V_data_11_V_din;
input   res_V_data_11_V_full_n;
output   res_V_data_11_V_write;
output  [15:0] res_V_data_12_V_din;
input   res_V_data_12_V_full_n;
output   res_V_data_12_V_write;
output  [15:0] res_V_data_13_V_din;
input   res_V_data_13_V_full_n;
output   res_V_data_13_V_write;
output  [15:0] res_V_data_14_V_din;
input   res_V_data_14_V_full_n;
output   res_V_data_14_V_write;
output  [15:0] res_V_data_15_V_din;
input   res_V_data_15_V_full_n;
output   res_V_data_15_V_write;
output  [15:0] res_V_data_16_V_din;
input   res_V_data_16_V_full_n;
output   res_V_data_16_V_write;
output  [15:0] res_V_data_17_V_din;
input   res_V_data_17_V_full_n;
output   res_V_data_17_V_write;
output  [15:0] res_V_data_18_V_din;
input   res_V_data_18_V_full_n;
output   res_V_data_18_V_write;
output  [15:0] res_V_data_19_V_din;
input   res_V_data_19_V_full_n;
output   res_V_data_19_V_write;
output  [15:0] res_V_data_20_V_din;
input   res_V_data_20_V_full_n;
output   res_V_data_20_V_write;
output  [15:0] res_V_data_21_V_din;
input   res_V_data_21_V_full_n;
output   res_V_data_21_V_write;
output  [15:0] res_V_data_22_V_din;
input   res_V_data_22_V_full_n;
output   res_V_data_22_V_write;
output  [15:0] res_V_data_23_V_din;
input   res_V_data_23_V_full_n;
output   res_V_data_23_V_write;
output  [15:0] res_V_data_24_V_din;
input   res_V_data_24_V_full_n;
output   res_V_data_24_V_write;
output  [15:0] res_V_data_25_V_din;
input   res_V_data_25_V_full_n;
output   res_V_data_25_V_write;
output  [15:0] res_V_data_26_V_din;
input   res_V_data_26_V_full_n;
output   res_V_data_26_V_write;
output  [15:0] res_V_data_27_V_din;
input   res_V_data_27_V_full_n;
output   res_V_data_27_V_write;
output  [15:0] res_V_data_28_V_din;
input   res_V_data_28_V_full_n;
output   res_V_data_28_V_write;
output  [15:0] res_V_data_29_V_din;
input   res_V_data_29_V_full_n;
output   res_V_data_29_V_write;
output  [15:0] res_V_data_30_V_din;
input   res_V_data_30_V_full_n;
output   res_V_data_30_V_write;
output  [15:0] res_V_data_31_V_din;
input   res_V_data_31_V_full_n;
output   res_V_data_31_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_V_data_0_V_read;
reg data_V_data_1_V_read;
reg data_V_data_2_V_read;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;
reg res_V_data_4_V_write;
reg res_V_data_5_V_write;
reg res_V_data_6_V_write;
reg res_V_data_7_V_write;
reg res_V_data_8_V_write;
reg res_V_data_9_V_write;
reg res_V_data_10_V_write;
reg res_V_data_11_V_write;
reg res_V_data_12_V_write;
reg res_V_data_13_V_write;
reg res_V_data_14_V_write;
reg res_V_data_15_V_write;
reg res_V_data_16_V_write;
reg res_V_data_17_V_write;
reg res_V_data_18_V_write;
reg res_V_data_19_V_write;
reg res_V_data_20_V_write;
reg res_V_data_21_V_write;
reg res_V_data_22_V_write;
reg res_V_data_23_V_write;
reg res_V_data_24_V_write;
reg res_V_data_25_V_write;
reg res_V_data_26_V_write;
reg res_V_data_27_V_write;
reg res_V_data_28_V_write;
reg res_V_data_29_V_write;
reg res_V_data_30_V_write;
reg res_V_data_31_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    data_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln106_reg_2830;
reg    data_V_data_1_V_blk_n;
reg    data_V_data_2_V_blk_n;
reg    res_V_data_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg    res_V_data_4_V_blk_n;
reg    res_V_data_5_V_blk_n;
reg    res_V_data_6_V_blk_n;
reg    res_V_data_7_V_blk_n;
reg    res_V_data_8_V_blk_n;
reg    res_V_data_9_V_blk_n;
reg    res_V_data_10_V_blk_n;
reg    res_V_data_11_V_blk_n;
reg    res_V_data_12_V_blk_n;
reg    res_V_data_13_V_blk_n;
reg    res_V_data_14_V_blk_n;
reg    res_V_data_15_V_blk_n;
reg    res_V_data_16_V_blk_n;
reg    res_V_data_17_V_blk_n;
reg    res_V_data_18_V_blk_n;
reg    res_V_data_19_V_blk_n;
reg    res_V_data_20_V_blk_n;
reg    res_V_data_21_V_blk_n;
reg    res_V_data_22_V_blk_n;
reg    res_V_data_23_V_blk_n;
reg    res_V_data_24_V_blk_n;
reg    res_V_data_25_V_blk_n;
reg    res_V_data_26_V_blk_n;
reg    res_V_data_27_V_blk_n;
reg    res_V_data_28_V_blk_n;
reg    res_V_data_29_V_blk_n;
reg    res_V_data_30_V_blk_n;
reg    res_V_data_31_V_blk_n;
reg   [9:0] indvar_flatten_reg_903;
wire   [15:0] grp_fu_1575_p4;
reg   [15:0] reg_1715;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [15:0] reg_1719;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [15:0] grp_fu_1595_p4;
reg   [15:0] reg_1723;
reg   [15:0] reg_1727;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [15:0] grp_fu_1605_p4;
reg   [15:0] reg_1731;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] icmp_ln106_fu_1735_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    io_acc_block_signal_op587;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] add_ln106_fu_1741_p2;
reg   [9:0] add_ln106_reg_2834;
reg  signed [15:0] tmp_data_0_V_reg_2839;
wire    io_acc_block_signal_op60;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg  signed [15:0] tmp_data_1_V_reg_2854;
reg  signed [15:0] tmp_data_2_V_reg_2863;
wire  signed [25:0] sext_ln1118_795_fu_1759_p1;
reg  signed [25:0] sext_ln1118_795_reg_2875;
reg   [12:0] trunc_ln708_2467_reg_2884;
wire  signed [23:0] sext_ln1118_fu_1778_p1;
reg  signed [23:0] sext_ln1118_reg_2889;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire  signed [24:0] sext_ln1118_796_fu_1782_p1;
reg  signed [24:0] sext_ln1118_796_reg_2894;
wire  signed [21:0] sext_ln1118_797_fu_1786_p1;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire  signed [22:0] sext_ln1118_798_fu_1790_p1;
reg   [15:0] trunc_ln708_2422_reg_2911;
wire   [15:0] grp_fu_1615_p4;
reg   [15:0] trunc_ln708_2423_reg_2916;
wire  signed [25:0] sext_ln1118_818_fu_1795_p1;
reg  signed [25:0] sext_ln1118_818_reg_2921;
wire   [13:0] grp_fu_1625_p4;
reg   [13:0] trunc_ln708_2426_reg_2930;
wire   [14:0] grp_fu_1635_p4;
reg   [14:0] trunc_ln708_2427_reg_2935;
reg   [15:0] trunc_ln708_2429_reg_2940;
wire  signed [24:0] sext_ln1118_816_fu_1799_p1;
reg  signed [24:0] sext_ln1118_816_reg_2945;
wire  signed [23:0] sext_ln1118_817_fu_1803_p1;
reg  signed [23:0] sext_ln1118_817_reg_2954;
reg   [12:0] trunc_ln708_2431_reg_2961;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
reg   [13:0] trunc_ln708_2432_reg_2966;
reg   [12:0] trunc_ln708_2433_reg_2971;
reg   [14:0] trunc_ln708_2435_reg_2976;
reg   [11:0] trunc_ln708_2436_reg_2981;
reg   [15:0] trunc_ln708_2438_reg_2986;
reg   [15:0] trunc_ln708_2441_reg_2991;
reg   [15:0] trunc_ln708_2442_reg_2996;
wire  signed [22:0] sext_ln1118_815_fu_1837_p1;
reg  signed [22:0] sext_ln1118_815_reg_3001;
wire   [15:0] tmp_data_0_V_1_fu_1847_p2;
reg   [15:0] tmp_data_0_V_1_reg_3008;
reg   [15:0] trunc_ln708_2444_reg_3013;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [15:0] trunc_ln708_2447_reg_3018;
wire   [15:0] add_ln703_3087_fu_1861_p2;
reg   [15:0] add_ln703_3087_reg_3023;
wire   [15:0] add_ln703_3090_fu_1867_p2;
reg   [15:0] add_ln703_3090_reg_3028;
wire   [15:0] add_ln703_3097_fu_1873_p2;
reg   [15:0] add_ln703_3097_reg_3033;
wire  signed [21:0] sext_ln1118_814_fu_1878_p1;
reg   [14:0] trunc_ln708_2452_reg_3043;
wire   [14:0] grp_fu_1655_p4;
reg   [14:0] trunc_ln708_2453_reg_3048;
wire   [15:0] tmp_data_8_V_fu_1905_p2;
reg   [15:0] tmp_data_8_V_reg_3058;
reg   [15:0] trunc_ln708_2456_reg_3063;
reg   [12:0] trunc_ln708_2458_reg_3068;
wire  signed [25:0] sext_ln1118_824_fu_1929_p1;
reg  signed [25:0] sext_ln1118_824_reg_3073;
wire  signed [24:0] sext_ln1118_825_fu_1933_p1;
reg  signed [24:0] sext_ln1118_825_reg_3080;
wire  signed [23:0] sext_ln1118_826_fu_1937_p1;
reg  signed [23:0] sext_ln1118_826_reg_3087;
wire  signed [22:0] sext_ln1118_827_fu_1942_p1;
reg  signed [22:0] sext_ln1118_827_reg_3095;
wire  signed [23:0] sext_ln1118_831_fu_1953_p1;
wire   [22:0] grp_fu_1893_p2;
wire   [15:0] tmp_data_14_V_fu_2007_p2;
reg   [15:0] tmp_data_14_V_reg_3126;
wire   [15:0] tmp_data_15_V_fu_2023_p2;
reg   [15:0] tmp_data_15_V_reg_3131;
reg   [12:0] trunc_ln708_2459_reg_3136;
wire   [14:0] grp_fu_1675_p4;
reg   [14:0] trunc_ln708_2461_reg_3141;
reg   [12:0] trunc_ln708_2488_reg_3146;
wire   [15:0] tmp_data_23_V_fu_2098_p2;
reg   [15:0] tmp_data_23_V_reg_3151;
wire   [15:0] tmp_data_9_V_fu_2114_p2;
reg   [15:0] tmp_data_9_V_reg_3156;
wire   [15:0] tmp_data_18_V_fu_2140_p2;
reg   [15:0] tmp_data_18_V_reg_3161;
wire   [15:0] add_ln703_3119_fu_2146_p2;
reg   [15:0] add_ln703_3119_reg_3166;
wire   [14:0] grp_fu_1665_p4;
reg   [14:0] trunc_ln708_2464_reg_3171;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [12:0] grp_fu_1685_p4;
reg   [12:0] trunc_ln708_2465_reg_3176;
reg   [11:0] trunc_ln708_2466_reg_3181;
reg   [13:0] trunc_ln708_2468_reg_3186;
wire   [15:0] add_ln703_3140_fu_2176_p2;
reg   [15:0] add_ln703_3140_reg_3191;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [15:0] tmp_data_1_V_1_fu_2266_p2;
reg   [15:0] tmp_data_1_V_1_reg_3216;
wire   [15:0] tmp_data_2_V_1_fu_2281_p2;
reg   [15:0] tmp_data_2_V_1_reg_3221;
wire   [15:0] tmp_data_4_V_fu_2292_p2;
reg   [15:0] tmp_data_4_V_reg_3226;
wire   [15:0] tmp_data_5_V_fu_2307_p2;
reg   [15:0] tmp_data_5_V_reg_3231;
wire   [15:0] tmp_data_6_V_fu_2318_p2;
reg   [15:0] tmp_data_6_V_reg_3236;
wire  signed [23:0] sext_ln1118_799_fu_2330_p1;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire   [15:0] tmp_data_7_V_fu_2441_p2;
reg   [15:0] tmp_data_7_V_reg_3258;
wire   [15:0] tmp_data_12_V_fu_2462_p2;
reg   [15:0] tmp_data_12_V_reg_3263;
wire   [15:0] tmp_data_13_V_fu_2480_p2;
reg   [15:0] tmp_data_13_V_reg_3268;
wire   [15:0] tmp_data_16_V_fu_2501_p2;
reg   [15:0] tmp_data_16_V_reg_3273;
wire   [15:0] tmp_data_17_V_fu_2523_p2;
reg   [15:0] tmp_data_17_V_reg_3278;
wire   [15:0] tmp_data_28_V_fu_2545_p2;
reg   [15:0] tmp_data_28_V_reg_3283;
wire   [23:0] grp_fu_2391_p2;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] tmp_data_10_V_fu_2630_p2;
reg   [15:0] tmp_data_10_V_reg_3298;
wire   [15:0] tmp_data_19_V_fu_2646_p2;
reg   [15:0] tmp_data_19_V_reg_3303;
wire   [15:0] tmp_data_20_V_fu_2662_p2;
reg   [15:0] tmp_data_20_V_reg_3308;
wire   [15:0] tmp_data_21_V_fu_2683_p2;
reg   [15:0] tmp_data_21_V_reg_3313;
wire   [15:0] tmp_data_22_V_fu_2701_p2;
reg   [15:0] tmp_data_22_V_reg_3318;
wire   [15:0] tmp_data_26_V_fu_2722_p2;
reg   [15:0] tmp_data_26_V_reg_3323;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage15_subdone;
reg   [9:0] ap_phi_mux_indvar_flatten_phi_fu_907_p4;
reg    ap_block_pp0_stage0_01001;
reg  signed [15:0] grp_fu_914_p0;
reg  signed [11:0] grp_fu_914_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
reg  signed [15:0] grp_fu_915_p0;
reg  signed [11:0] grp_fu_915_p1;
wire    ap_block_pp0_stage13;
reg  signed [15:0] grp_fu_916_p0;
reg  signed [11:0] grp_fu_916_p1;
reg  signed [15:0] grp_fu_917_p0;
reg  signed [11:0] grp_fu_917_p1;
reg  signed [15:0] grp_fu_918_p0;
reg  signed [11:0] grp_fu_918_p1;
wire   [25:0] grp_fu_915_p2;
wire   [25:0] grp_fu_918_p2;
wire   [25:0] grp_fu_917_p2;
wire    ap_block_pp0_stage15;
wire   [25:0] grp_fu_916_p2;
wire    ap_block_pp0_stage14;
wire   [25:0] grp_fu_914_p2;
wire   [23:0] grp_fu_1625_p1;
wire   [24:0] grp_fu_1635_p1;
wire   [24:0] grp_fu_1645_p1;
wire   [24:0] grp_fu_1655_p1;
wire   [24:0] grp_fu_1665_p1;
wire   [24:0] grp_fu_1675_p1;
wire   [22:0] grp_fu_1685_p1;
wire   [23:0] grp_fu_1695_p1;
wire   [23:0] grp_fu_1705_p1;
wire  signed [15:0] sext_ln1118_795_fu_1759_p0;
wire  signed [15:0] trunc_ln708_2467_fu_1768_p1;
wire   [22:0] trunc_ln708_2431_fu_1807_p1;
wire   [22:0] trunc_ln708_2433_fu_1817_p1;
wire   [21:0] trunc_ln708_2436_fu_1827_p1;
wire   [15:0] add_ln703_3072_fu_1841_p2;
wire  signed [15:0] sext_ln708_1151_fu_1853_p1;
wire  signed [15:0] sext_ln708_1152_fu_1857_p1;
wire   [21:0] shl_ln1118_407_fu_1882_p3;
wire  signed [22:0] grp_fu_1893_p1;
wire   [15:0] add_ln703_3074_fu_1899_p2;
wire   [22:0] trunc_ln708_2458_fu_1919_p1;
wire   [22:0] shl_ln1118_404_fu_1946_p3;
wire   [18:0] shl_ln1118_405_fu_1957_p3;
wire  signed [23:0] grp_fu_1968_p0;
wire  signed [19:0] shl_ln1118_406_fu_1974_p3;
wire  signed [23:0] grp_fu_1989_p1;
wire  signed [22:0] grp_fu_1995_p1;
wire  signed [15:0] sext_ln708_1155_fu_1911_p1;
wire   [15:0] add_ln703_3078_fu_2001_p2;
wire  signed [14:0] sext_ln1118_819_fu_1915_p1;
wire   [14:0] add_ln703_3080_fu_2013_p2;
wire  signed [15:0] sext_ln703_648_fu_2019_p1;
wire   [22:0] trunc_ln708_2459_fu_2040_p1;
wire   [23:0] grp_fu_1968_p2;
wire   [13:0] trunc_ln708_2476_fu_2050_p4;
wire   [23:0] grp_fu_1989_p2;
wire   [13:0] trunc_ln708_2481_fu_2064_p4;
wire   [22:0] grp_fu_1995_p2;
wire  signed [12:0] sext_ln1118_811_fu_2034_p1;
wire   [12:0] add_ln703_3082_fu_2088_p2;
wire  signed [15:0] sext_ln703_649_fu_2094_p1;
wire  signed [14:0] sext_ln1118_833_fu_2060_p1;
wire   [14:0] add_ln703_3100_fu_2104_p2;
wire  signed [15:0] sext_ln703_653_fu_2110_p1;
wire  signed [14:0] sext_ln1118_836_fu_2074_p1;
wire  signed [14:0] sext_ln1118_808_fu_2028_p1;
wire   [14:0] add_ln703_3114_fu_2120_p2;
wire  signed [13:0] sext_ln1118_820_fu_2037_p1;
wire   [13:0] add_ln703_3115_fu_2130_p2;
wire  signed [15:0] sext_ln703_657_fu_2126_p1;
wire  signed [15:0] sext_ln703_658_fu_2136_p1;
wire  signed [15:0] sext_ln708_1148_fu_2031_p1;
wire   [21:0] trunc_ln708_2466_fu_2152_p1;
wire   [23:0] trunc_ln708_2468_fu_2162_p1;
wire   [13:0] grp_fu_1695_p4;
wire  signed [15:0] sext_ln708_1159_fu_2172_p1;
wire   [21:0] shl_ln1118_399_fu_2181_p3;
wire  signed [19:0] shl_ln1118_400_fu_2192_p3;
wire  signed [22:0] grp_fu_2207_p0;
wire  signed [22:0] grp_fu_2207_p1;
wire   [24:0] shl_ln1118_403_fu_2213_p3;
wire  signed [25:0] grp_fu_2224_p0;
wire  signed [25:0] grp_fu_2224_p1;
wire   [13:0] grp_fu_1705_p4;
wire   [23:0] trunc_ln708_2473_fu_2242_p1;
wire   [13:0] trunc_ln708_2473_fu_2242_p4;
wire  signed [14:0] sext_ln1118_828_fu_2230_p1;
wire   [14:0] add_ln703_3085_fu_2256_p2;
wire  signed [15:0] sext_ln703_650_fu_2262_p1;
wire  signed [13:0] sext_ln1118_829_fu_2234_p1;
wire   [13:0] add_ln703_3088_fu_2271_p2;
wire  signed [15:0] sext_ln703_651_fu_2277_p1;
wire  signed [15:0] sext_ln708_1160_fu_2238_p1;
wire   [15:0] add_ln703_3091_fu_2286_p2;
wire  signed [14:0] sext_ln1118_830_fu_2252_p1;
wire   [14:0] add_ln703_3093_fu_2297_p2;
wire  signed [15:0] sext_ln703_652_fu_2303_p1;
wire   [15:0] add_ln703_3095_fu_2312_p2;
wire   [22:0] shl_ln_fu_2323_p3;
wire   [20:0] shl_ln1118_s_fu_2334_p3;
wire  signed [23:0] grp_fu_2345_p1;
wire   [22:0] grp_fu_2207_p2;
wire   [12:0] trunc_ln708_2430_fu_2357_p4;
wire   [16:0] shl_ln1118_401_fu_2374_p3;
wire  signed [23:0] grp_fu_2385_p0;
wire   [25:0] grp_fu_2224_p2;
wire  signed [15:0] sext_ln708_1161_fu_2416_p1;
wire   [15:0] add_ln703_3098_fu_2435_p2;
wire  signed [15:0] sext_ln708_1162_fu_2420_p1;
wire  signed [15:0] sext_ln708_1153_fu_2407_p1;
wire  signed [14:0] sext_ln1118_802_fu_2351_p1;
wire   [14:0] add_ln703_3103_fu_2452_p2;
wire   [15:0] add_ln703_3102_fu_2446_p2;
wire  signed [15:0] sext_ln703_654_fu_2458_p1;
wire  signed [15:0] sext_ln708_1147_fu_2354_p1;
wire  signed [15:0] sext_ln708_1154_fu_2410_p1;
wire   [15:0] add_ln703_3105_fu_2468_p2;
wire   [15:0] add_ln703_3106_fu_2474_p2;
wire  signed [15:0] sext_ln708_1163_fu_2424_p1;
wire  signed [13:0] sext_ln1118_806_fu_2367_p1;
wire   [13:0] add_ln703_3109_fu_2491_p2;
wire   [15:0] add_ln703_3108_fu_2486_p2;
wire  signed [15:0] sext_ln703_655_fu_2497_p1;
wire  signed [15:0] sext_ln708_1164_fu_2428_p1;
wire  signed [13:0] sext_ln1118_807_fu_2371_p1;
wire   [13:0] add_ln703_3112_fu_2513_p2;
wire   [15:0] add_ln703_3111_fu_2507_p2;
wire  signed [15:0] sext_ln703_656_fu_2519_p1;
wire  signed [15:0] sext_ln708_fu_2413_p1;
wire   [15:0] trunc_ln708_2440_fu_2397_p4;
wire  signed [13:0] sext_ln1118_839_fu_2432_p1;
wire   [13:0] add_ln703_3135_fu_2535_p2;
wire   [15:0] add_ln703_3134_fu_2529_p2;
wire  signed [15:0] sext_ln703_664_fu_2541_p1;
wire   [23:0] grp_fu_2345_p2;
wire   [13:0] trunc_ln708_2425_fu_2551_p4;
wire   [23:0] grp_fu_2385_p2;
wire   [13:0] trunc_ln708_2434_fu_2565_p4;
wire   [17:0] shl_ln1118_402_fu_2582_p3;
wire  signed [23:0] grp_fu_2593_p1;
wire  signed [14:0] sext_ln1118_801_fu_2561_p1;
wire   [14:0] add_ln703_3076_fu_2620_p2;
wire  signed [15:0] sext_ln703_647_fu_2626_p1;
wire  signed [13:0] sext_ln1118_821_fu_2599_p1;
wire   [13:0] add_ln703_3117_fu_2636_p2;
wire  signed [15:0] sext_ln708_1165_fu_2608_p1;
wire  signed [15:0] sext_ln703_659_fu_2642_p1;
wire  signed [13:0] sext_ln1118_837_fu_2612_p1;
wire   [13:0] add_ln703_3120_fu_2652_p2;
wire  signed [15:0] sext_ln703_660_fu_2658_p1;
wire  signed [15:0] sext_ln708_1156_fu_2602_p1;
wire  signed [14:0] sext_ln1118_810_fu_2575_p1;
wire   [14:0] add_ln703_3123_fu_2673_p2;
wire   [15:0] add_ln703_3122_fu_2667_p2;
wire  signed [15:0] sext_ln703_661_fu_2679_p1;
wire  signed [15:0] sext_ln708_1149_fu_2579_p1;
wire   [15:0] add_ln703_3125_fu_2689_p2;
wire   [15:0] add_ln703_3126_fu_2695_p2;
wire  signed [15:0] sext_ln708_1166_fu_2616_p1;
wire  signed [13:0] sext_ln1118_822_fu_2605_p1;
wire   [13:0] add_ln703_3129_fu_2712_p2;
wire   [15:0] add_ln703_3128_fu_2707_p2;
wire  signed [15:0] sext_ln703_662_fu_2718_p1;
wire   [23:0] grp_fu_2593_p2;
wire   [13:0] trunc_ln708_2439_fu_2728_p4;
wire  signed [15:0] sext_ln708_1157_fu_2742_p1;
wire  signed [15:0] sext_ln708_1150_fu_2738_p1;
wire  signed [12:0] sext_ln708_1158_fu_2745_p1;
wire   [12:0] add_ln703_3132_fu_2775_p2;
wire   [15:0] add_ln703_3131_fu_2769_p2;
wire  signed [15:0] sext_ln703_663_fu_2781_p1;
wire  signed [14:0] sext_ln1118_823_fu_2748_p1;
wire   [14:0] add_ln703_3138_fu_2797_p2;
wire   [15:0] add_ln703_3137_fu_2792_p2;
wire  signed [15:0] sext_ln703_665_fu_2803_p1;
wire  signed [14:0] sext_ln703_fu_2751_p1;
wire   [14:0] add_ln703_3141_fu_2814_p2;
wire  signed [15:0] sext_ln703_666_fu_2820_p1;
reg    grp_fu_914_ce;
reg    grp_fu_915_ce;
reg    grp_fu_916_ce;
reg    grp_fu_917_ce;
reg    grp_fu_918_ce;
reg    grp_fu_1893_ce;
reg    grp_fu_1968_ce;
reg    grp_fu_1989_ce;
reg    grp_fu_1995_ce;
reg    grp_fu_2207_ce;
reg    grp_fu_2224_ce;
reg    grp_fu_2345_ce;
reg    grp_fu_2385_ce;
reg    grp_fu_2391_ce;
reg    grp_fu_2593_ce;
wire    ap_CS_fsm_state19;
reg   [17:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

myproject_mul_16s_12s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_12s_26_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_914_p0),
    .din1(grp_fu_914_p1),
    .ce(grp_fu_914_ce),
    .dout(grp_fu_914_p2)
);

myproject_mul_16s_12s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_12s_26_4_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_915_p0),
    .din1(grp_fu_915_p1),
    .ce(grp_fu_915_ce),
    .dout(grp_fu_915_p2)
);

myproject_mul_16s_12s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_12s_26_4_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_916_p0),
    .din1(grp_fu_916_p1),
    .ce(grp_fu_916_ce),
    .dout(grp_fu_916_p2)
);

myproject_mul_16s_12s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_12s_26_4_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_917_p0),
    .din1(grp_fu_917_p1),
    .ce(grp_fu_917_ce),
    .dout(grp_fu_917_p2)
);

myproject_mul_16s_12s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_mul_16s_12s_26_4_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_918_p0),
    .din1(grp_fu_918_p1),
    .ce(grp_fu_918_ce),
    .dout(grp_fu_918_p2)
);

myproject_sub_23ns_23s_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_sub_23ns_23s_23_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(23'd0),
    .din1(grp_fu_1893_p1),
    .ce(grp_fu_1893_ce),
    .dout(grp_fu_1893_p2)
);

myproject_sub_24s_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_sub_24s_24s_24_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1968_p0),
    .din1(sext_ln1118_831_fu_1953_p1),
    .ce(grp_fu_1968_ce),
    .dout(grp_fu_1968_p2)
);

myproject_sub_24s_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_sub_24s_24s_24_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln1118_831_fu_1953_p1),
    .din1(grp_fu_1989_p1),
    .ce(grp_fu_1989_ce),
    .dout(grp_fu_1989_p2)
);

myproject_sub_23ns_23s_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_sub_23ns_23s_23_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1893_p2),
    .din1(grp_fu_1995_p1),
    .ce(grp_fu_1995_ce),
    .dout(grp_fu_1995_p2)
);

myproject_sub_23s_23s_23_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 23 ))
myproject_sub_23s_23s_23_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2207_p0),
    .din1(grp_fu_2207_p1),
    .ce(grp_fu_2207_ce),
    .dout(grp_fu_2207_p2)
);

myproject_add_26s_26s_26_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_add_26s_26s_26_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2224_p0),
    .din1(grp_fu_2224_p1),
    .ce(grp_fu_2224_ce),
    .dout(grp_fu_2224_p2)
);

myproject_sub_24s_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_sub_24s_24s_24_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sext_ln1118_799_fu_2330_p1),
    .din1(grp_fu_2345_p1),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p2)
);

myproject_add_24s_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_add_24s_24s_24_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2385_p0),
    .din1(sext_ln1118_799_fu_2330_p1),
    .ce(grp_fu_2385_ce),
    .dout(grp_fu_2385_p2)
);

myproject_sub_24ns_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_sub_24ns_24s_24_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(24'd0),
    .din1(sext_ln1118_799_fu_2330_p1),
    .ce(grp_fu_2391_ce),
    .dout(grp_fu_2391_p2)
);

myproject_sub_24ns_24s_24_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_sub_24ns_24s_24_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2391_p2),
    .din1(grp_fu_2593_p1),
    .ce(grp_fu_2593_ce),
    .dout(grp_fu_2593_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        indvar_flatten_reg_903 <= add_ln106_reg_2834;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_903 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln106_reg_2834 <= add_ln106_fu_1741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln106_reg_2830 == 1'd0))) begin
        add_ln703_3087_reg_3023 <= add_ln703_3087_fu_1861_p2;
        add_ln703_3090_reg_3028 <= add_ln703_3090_fu_1867_p2;
        add_ln703_3097_reg_3033 <= add_ln703_3097_fu_1873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (icmp_ln106_reg_2830 == 1'd0))) begin
        add_ln703_3119_reg_3166 <= add_ln703_3119_fu_2146_p2;
        tmp_data_18_V_reg_3161 <= tmp_data_18_V_fu_2140_p2;
        tmp_data_23_V_reg_3151 <= tmp_data_23_V_fu_2098_p2;
        tmp_data_9_V_reg_3156 <= tmp_data_9_V_fu_2114_p2;
        trunc_ln708_2459_reg_3136 <= {{trunc_ln708_2459_fu_2040_p1[22:10]}};
        trunc_ln708_2488_reg_3146 <= {{grp_fu_1995_p2[22:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (icmp_ln106_reg_2830 == 1'd0))) begin
        add_ln703_3140_reg_3191 <= add_ln703_3140_fu_2176_p2;
        trunc_ln708_2466_reg_3181 <= {{trunc_ln708_2466_fu_2152_p1[21:10]}};
        trunc_ln708_2468_reg_3186 <= {{trunc_ln708_2468_fu_2162_p1[23:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln106_reg_2830 <= icmp_ln106_fu_1735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)))) begin
        reg_1715 <= {{grp_fu_915_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)))) begin
        reg_1719 <= {{grp_fu_918_p2[25:10]}};
        reg_1723 <= {{grp_fu_917_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)))) begin
        reg_1727 <= {{grp_fu_915_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0)))) begin
        reg_1731 <= {{grp_fu_916_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_795_reg_2875 <= sext_ln1118_795_fu_1759_p1;
        tmp_data_0_V_reg_2839 <= data_V_data_0_V_dout;
        tmp_data_1_V_reg_2854 <= data_V_data_1_V_dout;
        tmp_data_2_V_reg_2863 <= data_V_data_2_V_dout;
        trunc_ln708_2467_reg_2884 <= {{trunc_ln708_2467_fu_1768_p1[15:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_796_reg_2894 <= sext_ln1118_796_fu_1782_p1;
        sext_ln1118_reg_2889 <= sext_ln1118_fu_1778_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_815_reg_3001 <= sext_ln1118_815_fu_1837_p1;
        tmp_data_0_V_1_reg_3008 <= tmp_data_0_V_1_fu_1847_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_816_reg_2945 <= sext_ln1118_816_fu_1799_p1;
        sext_ln1118_817_reg_2954 <= sext_ln1118_817_fu_1803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_818_reg_2921 <= sext_ln1118_818_fu_1795_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln106_reg_2830 == 1'd0))) begin
        sext_ln1118_824_reg_3073 <= sext_ln1118_824_fu_1929_p1;
        sext_ln1118_825_reg_3080 <= sext_ln1118_825_fu_1933_p1;
        sext_ln1118_826_reg_3087 <= sext_ln1118_826_fu_1937_p1;
        sext_ln1118_827_reg_3095 <= sext_ln1118_827_fu_1942_p1;
        tmp_data_14_V_reg_3126 <= tmp_data_14_V_fu_2007_p2;
        tmp_data_15_V_reg_3131 <= tmp_data_15_V_fu_2023_p2;
        trunc_ln708_2458_reg_3068 <= {{trunc_ln708_2458_fu_1919_p1[22:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln106_reg_2830 == 1'd0))) begin
        tmp_data_10_V_reg_3298 <= tmp_data_10_V_fu_2630_p2;
        tmp_data_19_V_reg_3303 <= tmp_data_19_V_fu_2646_p2;
        tmp_data_20_V_reg_3308 <= tmp_data_20_V_fu_2662_p2;
        tmp_data_21_V_reg_3313 <= tmp_data_21_V_fu_2683_p2;
        tmp_data_22_V_reg_3318 <= tmp_data_22_V_fu_2701_p2;
        tmp_data_26_V_reg_3323 <= tmp_data_26_V_fu_2722_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (icmp_ln106_reg_2830 == 1'd0))) begin
        tmp_data_12_V_reg_3263 <= tmp_data_12_V_fu_2462_p2;
        tmp_data_13_V_reg_3268 <= tmp_data_13_V_fu_2480_p2;
        tmp_data_16_V_reg_3273 <= tmp_data_16_V_fu_2501_p2;
        tmp_data_17_V_reg_3278 <= tmp_data_17_V_fu_2523_p2;
        tmp_data_28_V_reg_3283 <= tmp_data_28_V_fu_2545_p2;
        tmp_data_7_V_reg_3258 <= tmp_data_7_V_fu_2441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln106_reg_2830 == 1'd0))) begin
        tmp_data_1_V_1_reg_3216 <= tmp_data_1_V_1_fu_2266_p2;
        tmp_data_2_V_1_reg_3221 <= tmp_data_2_V_1_fu_2281_p2;
        tmp_data_4_V_reg_3226 <= tmp_data_4_V_fu_2292_p2;
        tmp_data_5_V_reg_3231 <= tmp_data_5_V_fu_2307_p2;
        tmp_data_6_V_reg_3236 <= tmp_data_6_V_fu_2318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln106_reg_2830 == 1'd0))) begin
        tmp_data_8_V_reg_3058 <= tmp_data_8_V_fu_1905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2422_reg_2911 <= {{grp_fu_916_p2[25:10]}};
        trunc_ln708_2423_reg_2916 <= {{grp_fu_914_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2426_reg_2930 <= {{grp_fu_1625_p1[23:10]}};
        trunc_ln708_2427_reg_2935 <= {{grp_fu_1635_p1[24:10]}};
        trunc_ln708_2429_reg_2940 <= {{grp_fu_914_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2431_reg_2961 <= {{trunc_ln708_2431_fu_1807_p1[22:10]}};
        trunc_ln708_2433_reg_2971 <= {{trunc_ln708_2433_fu_1817_p1[22:10]}};
        trunc_ln708_2436_reg_2981 <= {{trunc_ln708_2436_fu_1827_p1[21:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2432_reg_2966 <= {{grp_fu_1625_p1[23:10]}};
        trunc_ln708_2435_reg_2976 <= {{grp_fu_1645_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2438_reg_2986 <= {{grp_fu_918_p2[25:10]}};
        trunc_ln708_2441_reg_2991 <= {{grp_fu_917_p2[25:10]}};
        trunc_ln708_2442_reg_2996 <= {{grp_fu_916_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2444_reg_3013 <= {{grp_fu_915_p2[25:10]}};
        trunc_ln708_2447_reg_3018 <= {{grp_fu_916_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2452_reg_3043 <= {{grp_fu_1645_p1[24:10]}};
        trunc_ln708_2453_reg_3048 <= {{grp_fu_1655_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2456_reg_3063 <= {{grp_fu_917_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2461_reg_3141 <= {{grp_fu_1675_p1[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        trunc_ln708_2464_reg_3171 <= {{grp_fu_1665_p1[24:10]}};
        trunc_ln708_2465_reg_3176 <= {{grp_fu_1685_p1[22:10]}};
    end
end

always @ (*) begin
    if ((icmp_ln106_fu_1735_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_907_p4 = add_ln106_reg_2834;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_907_p4 = indvar_flatten_reg_903;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n;
    end else begin
        data_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        data_V_data_0_V_read = 1'b1;
    end else begin
        data_V_data_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n;
    end else begin
        data_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        data_V_data_1_V_read = 1'b1;
    end else begin
        data_V_data_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n;
    end else begin
        data_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln106_reg_2830 == 1'd0))) begin
        data_V_data_2_V_read = 1'b1;
    end else begin
        data_V_data_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1893_ce = 1'b1;
    end else begin
        grp_fu_1893_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1968_ce = 1'b1;
    end else begin
        grp_fu_1968_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1989_ce = 1'b1;
    end else begin
        grp_fu_1989_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1995_ce = 1'b1;
    end else begin
        grp_fu_1995_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_2207_ce = 1'b1;
    end else begin
        grp_fu_2207_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_2224_ce = 1'b1;
    end else begin
        grp_fu_2224_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_2385_ce = 1'b1;
    end else begin
        grp_fu_2385_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_2391_ce = 1'b1;
    end else begin
        grp_fu_2391_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_2593_ce = 1'b1;
    end else begin
        grp_fu_2593_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_914_ce = 1'b1;
    end else begin
        grp_fu_914_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_914_p0 = sext_ln1118_826_reg_3087;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_825_fu_1933_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_817_reg_2954;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_815_fu_1837_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_816_reg_2945;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_914_p0 = sext_ln1118_818_reg_2921;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_818_fu_1795_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_797_fu_1786_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_914_p0 = sext_ln1118_795_reg_2875;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_914_p0 = sext_ln1118_795_fu_1759_p1;
    end else begin
        grp_fu_914_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_914_p1 = 24'd16777101;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_914_p1 = 24'd98;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_914_p1 = 25'd33554270;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_914_p1 = 24'd91;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_914_p1 = 26'd632;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_914_p1 = 23'd8388547;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_914_p1 = 25'd33554290;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_914_p1 = 26'd67108498;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_914_p1 = 26'd593;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_914_p1 = 22'd4194282;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_914_p1 = 26'd620;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_914_p1 = 26'd67108325;
        end else begin
            grp_fu_914_p1 = 'bx;
        end
    end else begin
        grp_fu_914_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_915_ce = 1'b1;
    end else begin
        grp_fu_915_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_915_p0 = sext_ln1118_824_reg_3073;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_915_p0 = sext_ln1118_825_reg_3080;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_915_p0 = sext_ln1118_826_fu_1937_p1;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_915_p0 = sext_ln1118_816_reg_2945;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_915_p0 = sext_ln1118_818_reg_2921;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_915_p0 = sext_ln1118_798_fu_1790_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_915_p0 = sext_ln1118_795_reg_2875;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_915_p0 = sext_ln1118_795_fu_1759_p1;
    end else begin
        grp_fu_915_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_915_p1 = 26'd614;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_915_p1 = 25'd33554271;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_915_p1 = 25'd163;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_915_p1 = 24'd118;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_915_p1 = 25'd33554209;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_915_p1 = 26'd67108596;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_915_p1 = 25'd212;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_915_p1 = 26'd67108431;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_915_p1 = 26'd540;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_915_p1 = 26'd67108237;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_915_p1 = 23'd8388556;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_915_p1 = 26'd67108343;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_915_p1 = 26'd549;
        end else begin
            grp_fu_915_p1 = 'bx;
        end
    end else begin
        grp_fu_915_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_916_ce = 1'b1;
    end else begin
        grp_fu_916_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_916_p0 = sext_ln1118_824_reg_3073;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_916_p0 = sext_ln1118_824_fu_1929_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_916_p0 = sext_ln1118_817_reg_2954;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_916_p0 = sext_ln1118_815_reg_3001;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_916_p0 = sext_ln1118_816_reg_2945;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_916_p0 = sext_ln1118_818_reg_2921;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_916_p0 = sext_ln1118_796_reg_2894;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_916_p0 = sext_ln1118_795_reg_2875;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_916_p0 = sext_ln1118_795_fu_1759_p1;
    end else begin
        grp_fu_916_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_916_p1 = 26'd67108513;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_916_p1 = 26'd392;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_916_p1 = 26'd67108296;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_916_p1 = 24'd16777134;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_916_p1 = 23'd8388566;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_916_p1 = 26'd807;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_916_p1 = 25'd33554275;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_916_p1 = 26'd317;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_916_p1 = 26'd67108292;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_916_p1 = 25'd250;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_916_p1 = 26'd558;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_916_p1 = 26'd67108035;
        end else begin
            grp_fu_916_p1 = 'bx;
        end
    end else begin
        grp_fu_916_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_917_ce = 1'b1;
    end else begin
        grp_fu_917_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_917_p0 = sext_ln1118_824_reg_3073;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_826_reg_3087;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_826_fu_1937_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_814_fu_1878_p1;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_917_p0 = sext_ln1118_818_reg_2921;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_816_fu_1799_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_795_reg_2875;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_798_fu_1790_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p0 = sext_ln1118_796_fu_1782_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_917_p0 = sext_ln1118_795_fu_1759_p1;
    end else begin
        grp_fu_917_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 26'd425;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 26'd67108056;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 24'd67;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 24'd107;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 22'd25;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 26'd841;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 26'd67107992;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 25'd205;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 26'd464;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 23'd43;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_917_p1 = 25'd33554250;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)))) begin
        grp_fu_917_p1 = 26'd552;
    end else begin
        grp_fu_917_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_918_ce = 1'b1;
    end else begin
        grp_fu_918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_918_p0 = sext_ln1118_826_reg_3087;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_918_p0 = sext_ln1118_827_reg_3095;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_918_p0 = sext_ln1118_825_reg_3080;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_918_p0 = sext_ln1118_827_fu_1942_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_918_p0 = sext_ln1118_815_reg_3001;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_918_p0 = sext_ln1118_816_reg_2945;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_918_p0 = sext_ln1118_817_reg_2954;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_918_p0 = sext_ln1118_818_reg_2921;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_918_p0 = sext_ln1118_817_fu_1803_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_918_p0 = sext_ln1118_795_reg_2875;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_918_p0 = sext_ln1118_reg_2889;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_918_p0 = sext_ln1118_fu_1778_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_918_p0 = sext_ln1118_795_fu_1759_p1;
        end else begin
            grp_fu_918_p0 = 'bx;
        end
    end else begin
        grp_fu_918_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            grp_fu_918_p1 = 24'd16777100;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_fu_918_p1 = 23'd52;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_918_p1 = 25'd139;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_918_p1 = 23'd8388558;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_918_p1 = 23'd8388559;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_918_p1 = 25'd33554279;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_918_p1 = 24'd16777094;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_918_p1 = 26'd67108260;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_918_p1 = 24'd89;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_918_p1 = 26'd67108091;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_918_p1 = 24'd88;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_918_p1 = 24'd16777115;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_918_p1 = 26'd908;
        end else begin
            grp_fu_918_p1 = 'bx;
        end
    end else begin
        grp_fu_918_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_10_V_blk_n = res_V_data_10_V_full_n;
    end else begin
        res_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_10_V_write = 1'b1;
    end else begin
        res_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_11_V_blk_n = res_V_data_11_V_full_n;
    end else begin
        res_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_11_V_write = 1'b1;
    end else begin
        res_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_12_V_blk_n = res_V_data_12_V_full_n;
    end else begin
        res_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_12_V_write = 1'b1;
    end else begin
        res_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_13_V_blk_n = res_V_data_13_V_full_n;
    end else begin
        res_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_13_V_write = 1'b1;
    end else begin
        res_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_14_V_blk_n = res_V_data_14_V_full_n;
    end else begin
        res_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_14_V_write = 1'b1;
    end else begin
        res_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_15_V_blk_n = res_V_data_15_V_full_n;
    end else begin
        res_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_15_V_write = 1'b1;
    end else begin
        res_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_16_V_blk_n = res_V_data_16_V_full_n;
    end else begin
        res_V_data_16_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_16_V_write = 1'b1;
    end else begin
        res_V_data_16_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_17_V_blk_n = res_V_data_17_V_full_n;
    end else begin
        res_V_data_17_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_17_V_write = 1'b1;
    end else begin
        res_V_data_17_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_18_V_blk_n = res_V_data_18_V_full_n;
    end else begin
        res_V_data_18_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_18_V_write = 1'b1;
    end else begin
        res_V_data_18_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_19_V_blk_n = res_V_data_19_V_full_n;
    end else begin
        res_V_data_19_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_19_V_write = 1'b1;
    end else begin
        res_V_data_19_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_20_V_blk_n = res_V_data_20_V_full_n;
    end else begin
        res_V_data_20_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_20_V_write = 1'b1;
    end else begin
        res_V_data_20_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_21_V_blk_n = res_V_data_21_V_full_n;
    end else begin
        res_V_data_21_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_21_V_write = 1'b1;
    end else begin
        res_V_data_21_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_22_V_blk_n = res_V_data_22_V_full_n;
    end else begin
        res_V_data_22_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_22_V_write = 1'b1;
    end else begin
        res_V_data_22_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_23_V_blk_n = res_V_data_23_V_full_n;
    end else begin
        res_V_data_23_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_23_V_write = 1'b1;
    end else begin
        res_V_data_23_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_24_V_blk_n = res_V_data_24_V_full_n;
    end else begin
        res_V_data_24_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_24_V_write = 1'b1;
    end else begin
        res_V_data_24_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_25_V_blk_n = res_V_data_25_V_full_n;
    end else begin
        res_V_data_25_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_25_V_write = 1'b1;
    end else begin
        res_V_data_25_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_26_V_blk_n = res_V_data_26_V_full_n;
    end else begin
        res_V_data_26_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_26_V_write = 1'b1;
    end else begin
        res_V_data_26_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_27_V_blk_n = res_V_data_27_V_full_n;
    end else begin
        res_V_data_27_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_27_V_write = 1'b1;
    end else begin
        res_V_data_27_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_28_V_blk_n = res_V_data_28_V_full_n;
    end else begin
        res_V_data_28_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_28_V_write = 1'b1;
    end else begin
        res_V_data_28_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_29_V_blk_n = res_V_data_29_V_full_n;
    end else begin
        res_V_data_29_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_29_V_write = 1'b1;
    end else begin
        res_V_data_29_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_30_V_blk_n = res_V_data_30_V_full_n;
    end else begin
        res_V_data_30_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_30_V_write = 1'b1;
    end else begin
        res_V_data_30_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_31_V_blk_n = res_V_data_31_V_full_n;
    end else begin
        res_V_data_31_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_31_V_write = 1'b1;
    end else begin
        res_V_data_31_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_4_V_blk_n = res_V_data_4_V_full_n;
    end else begin
        res_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_4_V_write = 1'b1;
    end else begin
        res_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_5_V_blk_n = res_V_data_5_V_full_n;
    end else begin
        res_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_5_V_write = 1'b1;
    end else begin
        res_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_6_V_blk_n = res_V_data_6_V_full_n;
    end else begin
        res_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_6_V_write = 1'b1;
    end else begin
        res_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_7_V_blk_n = res_V_data_7_V_full_n;
    end else begin
        res_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_7_V_write = 1'b1;
    end else begin
        res_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_8_V_blk_n = res_V_data_8_V_full_n;
    end else begin
        res_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_8_V_write = 1'b1;
    end else begin
        res_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_9_V_blk_n = res_V_data_9_V_full_n;
    end else begin
        res_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln106_reg_2830 == 1'd0))) begin
        res_V_data_9_V_write = 1'b1;
    end else begin
        res_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln106_fu_1735_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln106_fu_1735_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln106_fu_1741_p2 = (ap_phi_mux_indvar_flatten_phi_fu_907_p4 + 10'd1);

assign add_ln703_3072_fu_1841_p2 = (grp_fu_1615_p4 + 16'd24);

assign add_ln703_3074_fu_1899_p2 = (grp_fu_1575_p4 + 16'd38);

assign add_ln703_3076_fu_2620_p2 = ($signed(sext_ln1118_801_fu_2561_p1) + $signed(15'd32749));

assign add_ln703_3078_fu_2001_p2 = ($signed(sext_ln708_1155_fu_1911_p1) + $signed(16'd65454));

assign add_ln703_3080_fu_2013_p2 = ($signed(sext_ln1118_819_fu_1915_p1) + $signed(15'd32764));

assign add_ln703_3082_fu_2088_p2 = ($signed(sext_ln1118_811_fu_2034_p1) + $signed(13'd74));

assign add_ln703_3085_fu_2256_p2 = ($signed(sext_ln1118_828_fu_2230_p1) + $signed(15'd64));

assign add_ln703_3087_fu_1861_p2 = ($signed(sext_ln708_1151_fu_1853_p1) + $signed(reg_1719));

assign add_ln703_3088_fu_2271_p2 = ($signed(sext_ln1118_829_fu_2234_p1) + $signed(14'd16330));

assign add_ln703_3090_fu_1867_p2 = ($signed(sext_ln708_1152_fu_1857_p1) + $signed(reg_1723));

assign add_ln703_3091_fu_2286_p2 = ($signed(sext_ln708_1160_fu_2238_p1) + $signed(16'd65519));

assign add_ln703_3093_fu_2297_p2 = ($signed(sext_ln1118_830_fu_2252_p1) + $signed(15'd27));

assign add_ln703_3095_fu_2312_p2 = (grp_fu_1605_p4 + 16'd83);

assign add_ln703_3097_fu_1873_p2 = (grp_fu_1615_p4 + trunc_ln708_2423_reg_2916);

assign add_ln703_3098_fu_2435_p2 = ($signed(sext_ln708_1161_fu_2416_p1) + $signed(16'd15));

assign add_ln703_3100_fu_2104_p2 = ($signed(sext_ln1118_833_fu_2060_p1) + $signed(15'd12));

assign add_ln703_3102_fu_2446_p2 = ($signed(sext_ln708_1162_fu_2420_p1) + $signed(sext_ln708_1153_fu_2407_p1));

assign add_ln703_3103_fu_2452_p2 = ($signed(sext_ln1118_802_fu_2351_p1) + $signed(15'd68));

assign add_ln703_3105_fu_2468_p2 = ($signed(sext_ln708_1147_fu_2354_p1) + $signed(grp_fu_1605_p4));

assign add_ln703_3106_fu_2474_p2 = ($signed(sext_ln708_1154_fu_2410_p1) + $signed(16'd70));

assign add_ln703_3108_fu_2486_p2 = ($signed(sext_ln708_1163_fu_2424_p1) + $signed(trunc_ln708_2456_reg_3063));

assign add_ln703_3109_fu_2491_p2 = ($signed(sext_ln1118_806_fu_2367_p1) + $signed(14'd23));

assign add_ln703_3111_fu_2507_p2 = ($signed(sext_ln708_1164_fu_2428_p1) + $signed(reg_1731));

assign add_ln703_3112_fu_2513_p2 = ($signed(sext_ln1118_807_fu_2371_p1) + $signed(14'd16307));

assign add_ln703_3114_fu_2120_p2 = ($signed(sext_ln1118_836_fu_2074_p1) + $signed(sext_ln1118_808_fu_2028_p1));

assign add_ln703_3115_fu_2130_p2 = ($signed(sext_ln1118_820_fu_2037_p1) + $signed(14'd68));

assign add_ln703_3117_fu_2636_p2 = ($signed(sext_ln1118_821_fu_2599_p1) + $signed(14'd116));

assign add_ln703_3119_fu_2146_p2 = ($signed(sext_ln708_1148_fu_2031_p1) + $signed(grp_fu_1595_p4));

assign add_ln703_3120_fu_2652_p2 = ($signed(sext_ln1118_837_fu_2612_p1) + $signed(14'd60));

assign add_ln703_3122_fu_2667_p2 = ($signed(sext_ln708_1156_fu_2602_p1) + $signed(grp_fu_1595_p4));

assign add_ln703_3123_fu_2673_p2 = ($signed(sext_ln1118_810_fu_2575_p1) + $signed(15'd32736));

assign add_ln703_3125_fu_2689_p2 = (grp_fu_1605_p4 + reg_1727);

assign add_ln703_3126_fu_2695_p2 = ($signed(sext_ln708_1149_fu_2579_p1) + $signed(16'd5));

assign add_ln703_3128_fu_2707_p2 = ($signed(sext_ln708_1166_fu_2616_p1) + $signed(trunc_ln708_2438_reg_2986));

assign add_ln703_3129_fu_2712_p2 = ($signed(sext_ln1118_822_fu_2605_p1) + $signed(14'd108));

assign add_ln703_3131_fu_2769_p2 = ($signed(sext_ln708_1150_fu_2738_p1) + $signed(grp_fu_1595_p4));

assign add_ln703_3132_fu_2775_p2 = ($signed(sext_ln708_1158_fu_2745_p1) + $signed(13'd228));

assign add_ln703_3134_fu_2529_p2 = ($signed(sext_ln708_fu_2413_p1) + $signed(trunc_ln708_2440_fu_2397_p4));

assign add_ln703_3135_fu_2535_p2 = ($signed(sext_ln1118_839_fu_2432_p1) + $signed(14'd128));

assign add_ln703_3137_fu_2792_p2 = (grp_fu_1575_p4 + trunc_ln708_2441_reg_2991);

assign add_ln703_3138_fu_2797_p2 = ($signed(sext_ln1118_823_fu_2748_p1) + $signed(15'd238));

assign add_ln703_3140_fu_2176_p2 = ($signed(sext_ln708_1159_fu_2172_p1) + $signed(trunc_ln708_2442_reg_2996));

assign add_ln703_3141_fu_2814_p2 = ($signed(sext_ln703_fu_2751_p1) + $signed(15'd32740));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((io_acc_block_signal_op587 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((io_acc_block_signal_op587 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((io_acc_block_signal_op587 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((io_acc_block_signal_op60 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((io_acc_block_signal_op60 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln106_reg_2830 == 1'd0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = ((io_acc_block_signal_op587 == 1'b0) & (icmp_ln106_reg_2830 == 1'd0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((io_acc_block_signal_op60 == 1'b0) & (icmp_ln106_reg_2830 == 1'd0));
end

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_fu_1575_p4 = {{grp_fu_915_p2[25:10]}};

assign grp_fu_1595_p4 = {{grp_fu_917_p2[25:10]}};

assign grp_fu_1605_p4 = {{grp_fu_916_p2[25:10]}};

assign grp_fu_1615_p4 = {{grp_fu_914_p2[25:10]}};

assign grp_fu_1625_p1 = grp_fu_918_p2;

assign grp_fu_1625_p4 = {{grp_fu_1625_p1[23:10]}};

assign grp_fu_1635_p1 = grp_fu_917_p2;

assign grp_fu_1635_p4 = {{grp_fu_1635_p1[24:10]}};

assign grp_fu_1645_p1 = grp_fu_916_p2;

assign grp_fu_1655_p1 = grp_fu_914_p2;

assign grp_fu_1655_p4 = {{grp_fu_1655_p1[24:10]}};

assign grp_fu_1665_p1 = grp_fu_915_p2;

assign grp_fu_1665_p4 = {{grp_fu_1665_p1[24:10]}};

assign grp_fu_1675_p1 = grp_fu_918_p2;

assign grp_fu_1675_p4 = {{grp_fu_1675_p1[24:10]}};

assign grp_fu_1685_p1 = grp_fu_918_p2;

assign grp_fu_1685_p4 = {{grp_fu_1685_p1[22:10]}};

assign grp_fu_1695_p1 = grp_fu_914_p2;

assign grp_fu_1695_p4 = {{grp_fu_1695_p1[23:10]}};

assign grp_fu_1705_p1 = grp_fu_917_p2;

assign grp_fu_1705_p4 = {{grp_fu_1705_p1[23:10]}};

assign grp_fu_1893_p1 = $signed(shl_ln1118_407_fu_1882_p3);

assign grp_fu_1968_p0 = $signed(shl_ln1118_405_fu_1957_p3);

assign grp_fu_1989_p1 = shl_ln1118_406_fu_1974_p3;

assign grp_fu_1995_p1 = shl_ln1118_406_fu_1974_p3;

assign grp_fu_2207_p0 = shl_ln1118_400_fu_2192_p3;

assign grp_fu_2207_p1 = $signed(shl_ln1118_399_fu_2181_p3);

assign grp_fu_2224_p0 = shl_ln1118_400_fu_2192_p3;

assign grp_fu_2224_p1 = $signed(shl_ln1118_403_fu_2213_p3);

assign grp_fu_2345_p1 = $signed(shl_ln1118_s_fu_2334_p3);

assign grp_fu_2385_p0 = $signed(shl_ln1118_401_fu_2374_p3);

assign grp_fu_2593_p1 = $signed(shl_ln1118_402_fu_2582_p3);

assign icmp_ln106_fu_1735_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_907_p4 == 10'd900) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op587 = (res_V_data_9_V_full_n & res_V_data_8_V_full_n & res_V_data_7_V_full_n & res_V_data_6_V_full_n & res_V_data_5_V_full_n & res_V_data_4_V_full_n & res_V_data_3_V_full_n & res_V_data_31_V_full_n & res_V_data_30_V_full_n & res_V_data_2_V_full_n & res_V_data_29_V_full_n & res_V_data_28_V_full_n & res_V_data_27_V_full_n & res_V_data_26_V_full_n & res_V_data_25_V_full_n & res_V_data_24_V_full_n & res_V_data_23_V_full_n & res_V_data_22_V_full_n & res_V_data_21_V_full_n & res_V_data_20_V_full_n & res_V_data_1_V_full_n & res_V_data_19_V_full_n & res_V_data_18_V_full_n & res_V_data_17_V_full_n & res_V_data_16_V_full_n & res_V_data_15_V_full_n & res_V_data_14_V_full_n & res_V_data_13_V_full_n & res_V_data_12_V_full_n & res_V_data_11_V_full_n & res_V_data_10_V_full_n & res_V_data_0_V_full_n);

assign io_acc_block_signal_op60 = (data_V_data_2_V_empty_n & data_V_data_1_V_empty_n & data_V_data_0_V_empty_n);

assign res_V_data_0_V_din = tmp_data_0_V_1_reg_3008;

assign res_V_data_10_V_din = tmp_data_10_V_reg_3298;

assign res_V_data_11_V_din = 16'd65489;

assign res_V_data_12_V_din = tmp_data_12_V_reg_3263;

assign res_V_data_13_V_din = tmp_data_13_V_reg_3268;

assign res_V_data_14_V_din = tmp_data_14_V_reg_3126;

assign res_V_data_15_V_din = tmp_data_15_V_reg_3131;

assign res_V_data_16_V_din = tmp_data_16_V_reg_3273;

assign res_V_data_17_V_din = tmp_data_17_V_reg_3278;

assign res_V_data_18_V_din = tmp_data_18_V_reg_3161;

assign res_V_data_19_V_din = tmp_data_19_V_reg_3303;

assign res_V_data_1_V_din = tmp_data_1_V_1_reg_3216;

assign res_V_data_20_V_din = tmp_data_20_V_reg_3308;

assign res_V_data_21_V_din = tmp_data_21_V_reg_3313;

assign res_V_data_22_V_din = tmp_data_22_V_reg_3318;

assign res_V_data_23_V_din = tmp_data_23_V_reg_3151;

assign res_V_data_24_V_din = ($signed(sext_ln708_1157_fu_2742_p1) + $signed(16'd79));

assign res_V_data_25_V_din = (reg_1715 + 16'd137);

assign res_V_data_26_V_din = tmp_data_26_V_reg_3323;

assign res_V_data_27_V_din = ($signed(add_ln703_3131_fu_2769_p2) + $signed(sext_ln703_663_fu_2781_p1));

assign res_V_data_28_V_din = tmp_data_28_V_reg_3283;

assign res_V_data_29_V_din = ($signed(add_ln703_3137_fu_2792_p2) + $signed(sext_ln703_665_fu_2803_p1));

assign res_V_data_2_V_din = tmp_data_2_V_1_reg_3221;

assign res_V_data_30_V_din = 16'd65496;

assign res_V_data_31_V_din = ($signed(add_ln703_3140_reg_3191) + $signed(sext_ln703_666_fu_2820_p1));

assign res_V_data_3_V_din = 16'd65532;

assign res_V_data_4_V_din = tmp_data_4_V_reg_3226;

assign res_V_data_5_V_din = tmp_data_5_V_reg_3231;

assign res_V_data_6_V_din = tmp_data_6_V_reg_3236;

assign res_V_data_7_V_din = tmp_data_7_V_reg_3258;

assign res_V_data_8_V_din = tmp_data_8_V_reg_3058;

assign res_V_data_9_V_din = tmp_data_9_V_reg_3156;

assign sext_ln1118_795_fu_1759_p0 = data_V_data_0_V_dout;

assign sext_ln1118_795_fu_1759_p1 = sext_ln1118_795_fu_1759_p0;

assign sext_ln1118_796_fu_1782_p1 = tmp_data_0_V_reg_2839;

assign sext_ln1118_797_fu_1786_p1 = tmp_data_0_V_reg_2839;

assign sext_ln1118_798_fu_1790_p1 = tmp_data_0_V_reg_2839;

assign sext_ln1118_799_fu_2330_p1 = $signed(shl_ln_fu_2323_p3);

assign sext_ln1118_801_fu_2561_p1 = $signed(trunc_ln708_2425_fu_2551_p4);

assign sext_ln1118_802_fu_2351_p1 = $signed(trunc_ln708_2426_reg_2930);

assign sext_ln1118_806_fu_2367_p1 = $signed(trunc_ln708_2430_fu_2357_p4);

assign sext_ln1118_807_fu_2371_p1 = $signed(trunc_ln708_2431_reg_2961);

assign sext_ln1118_808_fu_2028_p1 = $signed(trunc_ln708_2432_reg_2966);

assign sext_ln1118_810_fu_2575_p1 = $signed(trunc_ln708_2434_fu_2565_p4);

assign sext_ln1118_811_fu_2034_p1 = $signed(trunc_ln708_2436_reg_2981);

assign sext_ln1118_814_fu_1878_p1 = tmp_data_1_V_reg_2854;

assign sext_ln1118_815_fu_1837_p1 = tmp_data_1_V_reg_2854;

assign sext_ln1118_816_fu_1799_p1 = tmp_data_1_V_reg_2854;

assign sext_ln1118_817_fu_1803_p1 = tmp_data_1_V_reg_2854;

assign sext_ln1118_818_fu_1795_p1 = tmp_data_1_V_reg_2854;

assign sext_ln1118_819_fu_1915_p1 = $signed(grp_fu_1625_p4);

assign sext_ln1118_820_fu_2037_p1 = $signed(trunc_ln708_2458_reg_3068);

assign sext_ln1118_821_fu_2599_p1 = $signed(trunc_ln708_2459_reg_3136);

assign sext_ln1118_822_fu_2605_p1 = $signed(trunc_ln708_2465_reg_3176);

assign sext_ln1118_823_fu_2748_p1 = $signed(trunc_ln708_2468_reg_3186);

assign sext_ln1118_824_fu_1929_p1 = tmp_data_2_V_reg_2863;

assign sext_ln1118_825_fu_1933_p1 = tmp_data_2_V_reg_2863;

assign sext_ln1118_826_fu_1937_p1 = tmp_data_2_V_reg_2863;

assign sext_ln1118_827_fu_1942_p1 = tmp_data_2_V_reg_2863;

assign sext_ln1118_828_fu_2230_p1 = $signed(grp_fu_1705_p4);

assign sext_ln1118_829_fu_2234_p1 = $signed(grp_fu_1685_p4);

assign sext_ln1118_830_fu_2252_p1 = $signed(trunc_ln708_2473_fu_2242_p4);

assign sext_ln1118_831_fu_1953_p1 = $signed(shl_ln1118_404_fu_1946_p3);

assign sext_ln1118_833_fu_2060_p1 = $signed(trunc_ln708_2476_fu_2050_p4);

assign sext_ln1118_836_fu_2074_p1 = $signed(trunc_ln708_2481_fu_2064_p4);

assign sext_ln1118_837_fu_2612_p1 = $signed(grp_fu_1685_p4);

assign sext_ln1118_839_fu_2432_p1 = $signed(trunc_ln708_2488_reg_3146);

assign sext_ln1118_fu_1778_p1 = tmp_data_0_V_reg_2839;

assign sext_ln703_647_fu_2626_p1 = $signed(add_ln703_3076_fu_2620_p2);

assign sext_ln703_648_fu_2019_p1 = $signed(add_ln703_3080_fu_2013_p2);

assign sext_ln703_649_fu_2094_p1 = $signed(add_ln703_3082_fu_2088_p2);

assign sext_ln703_650_fu_2262_p1 = $signed(add_ln703_3085_fu_2256_p2);

assign sext_ln703_651_fu_2277_p1 = $signed(add_ln703_3088_fu_2271_p2);

assign sext_ln703_652_fu_2303_p1 = $signed(add_ln703_3093_fu_2297_p2);

assign sext_ln703_653_fu_2110_p1 = $signed(add_ln703_3100_fu_2104_p2);

assign sext_ln703_654_fu_2458_p1 = $signed(add_ln703_3103_fu_2452_p2);

assign sext_ln703_655_fu_2497_p1 = $signed(add_ln703_3109_fu_2491_p2);

assign sext_ln703_656_fu_2519_p1 = $signed(add_ln703_3112_fu_2513_p2);

assign sext_ln703_657_fu_2126_p1 = $signed(add_ln703_3114_fu_2120_p2);

assign sext_ln703_658_fu_2136_p1 = $signed(add_ln703_3115_fu_2130_p2);

assign sext_ln703_659_fu_2642_p1 = $signed(add_ln703_3117_fu_2636_p2);

assign sext_ln703_660_fu_2658_p1 = $signed(add_ln703_3120_fu_2652_p2);

assign sext_ln703_661_fu_2679_p1 = $signed(add_ln703_3123_fu_2673_p2);

assign sext_ln703_662_fu_2718_p1 = $signed(add_ln703_3129_fu_2712_p2);

assign sext_ln703_663_fu_2781_p1 = $signed(add_ln703_3132_fu_2775_p2);

assign sext_ln703_664_fu_2541_p1 = $signed(add_ln703_3135_fu_2535_p2);

assign sext_ln703_665_fu_2803_p1 = $signed(add_ln703_3138_fu_2797_p2);

assign sext_ln703_666_fu_2820_p1 = $signed(add_ln703_3141_fu_2814_p2);

assign sext_ln703_fu_2751_p1 = $signed(grp_fu_1625_p4);

assign sext_ln708_1147_fu_2354_p1 = $signed(trunc_ln708_2427_reg_2935);

assign sext_ln708_1148_fu_2031_p1 = $signed(trunc_ln708_2433_reg_2971);

assign sext_ln708_1149_fu_2579_p1 = $signed(trunc_ln708_2435_reg_2976);

assign sext_ln708_1150_fu_2738_p1 = $signed(trunc_ln708_2439_fu_2728_p4);

assign sext_ln708_1151_fu_1853_p1 = $signed(grp_fu_1625_p4);

assign sext_ln708_1152_fu_1857_p1 = $signed(grp_fu_1635_p4);

assign sext_ln708_1153_fu_2407_p1 = $signed(trunc_ln708_2452_reg_3043);

assign sext_ln708_1154_fu_2410_p1 = $signed(trunc_ln708_2453_reg_3048);

assign sext_ln708_1155_fu_1911_p1 = $signed(grp_fu_1665_p4);

assign sext_ln708_1156_fu_2602_p1 = $signed(trunc_ln708_2461_reg_3141);

assign sext_ln708_1157_fu_2742_p1 = $signed(trunc_ln708_2464_reg_3171);

assign sext_ln708_1158_fu_2745_p1 = $signed(trunc_ln708_2466_reg_3181);

assign sext_ln708_1159_fu_2172_p1 = $signed(grp_fu_1695_p4);

assign sext_ln708_1160_fu_2238_p1 = $signed(grp_fu_1655_p4);

assign sext_ln708_1161_fu_2416_p1 = $signed(grp_fu_1665_p4);

assign sext_ln708_1162_fu_2420_p1 = $signed(grp_fu_1675_p4);

assign sext_ln708_1163_fu_2424_p1 = $signed(grp_fu_1705_p4);

assign sext_ln708_1164_fu_2428_p1 = $signed(grp_fu_1695_p4);

assign sext_ln708_1165_fu_2608_p1 = $signed(grp_fu_1665_p4);

assign sext_ln708_1166_fu_2616_p1 = $signed(grp_fu_1695_p4);

assign sext_ln708_fu_2413_p1 = $signed(trunc_ln708_2467_reg_2884);

assign shl_ln1118_399_fu_2181_p3 = {{tmp_data_0_V_reg_2839}, {6'd0}};

assign shl_ln1118_400_fu_2192_p3 = {{tmp_data_0_V_reg_2839}, {4'd0}};

assign shl_ln1118_401_fu_2374_p3 = {{tmp_data_0_V_reg_2839}, {1'd0}};

assign shl_ln1118_402_fu_2582_p3 = {{tmp_data_0_V_reg_2839}, {2'd0}};

assign shl_ln1118_403_fu_2213_p3 = {{tmp_data_0_V_reg_2839}, {9'd0}};

assign shl_ln1118_404_fu_1946_p3 = {{tmp_data_2_V_reg_2863}, {7'd0}};

assign shl_ln1118_405_fu_1957_p3 = {{tmp_data_2_V_reg_2863}, {3'd0}};

assign shl_ln1118_406_fu_1974_p3 = {{tmp_data_2_V_reg_2863}, {4'd0}};

assign shl_ln1118_407_fu_1882_p3 = {{tmp_data_2_V_reg_2863}, {6'd0}};

assign shl_ln1118_s_fu_2334_p3 = {{tmp_data_0_V_reg_2839}, {5'd0}};

assign shl_ln_fu_2323_p3 = {{tmp_data_0_V_reg_2839}, {7'd0}};

assign tmp_data_0_V_1_fu_1847_p2 = (reg_1715 + add_ln703_3072_fu_1841_p2);

assign tmp_data_10_V_fu_2630_p2 = ($signed(reg_1723) + $signed(sext_ln703_647_fu_2626_p1));

assign tmp_data_12_V_fu_2462_p2 = ($signed(add_ln703_3102_fu_2446_p2) + $signed(sext_ln703_654_fu_2458_p1));

assign tmp_data_13_V_fu_2480_p2 = (add_ln703_3105_fu_2468_p2 + add_ln703_3106_fu_2474_p2);

assign tmp_data_14_V_fu_2007_p2 = (reg_1731 + add_ln703_3078_fu_2001_p2);

assign tmp_data_15_V_fu_2023_p2 = ($signed(trunc_ln708_2429_reg_2940) + $signed(sext_ln703_648_fu_2019_p1));

assign tmp_data_16_V_fu_2501_p2 = ($signed(add_ln703_3108_fu_2486_p2) + $signed(sext_ln703_655_fu_2497_p1));

assign tmp_data_17_V_fu_2523_p2 = ($signed(add_ln703_3111_fu_2507_p2) + $signed(sext_ln703_656_fu_2519_p1));

assign tmp_data_18_V_fu_2140_p2 = ($signed(sext_ln703_657_fu_2126_p1) + $signed(sext_ln703_658_fu_2136_p1));

assign tmp_data_19_V_fu_2646_p2 = ($signed(sext_ln708_1165_fu_2608_p1) + $signed(sext_ln703_659_fu_2642_p1));

assign tmp_data_1_V_1_fu_2266_p2 = ($signed(trunc_ln708_2444_reg_3013) + $signed(sext_ln703_650_fu_2262_p1));

assign tmp_data_20_V_fu_2662_p2 = ($signed(add_ln703_3119_reg_3166) + $signed(sext_ln703_660_fu_2658_p1));

assign tmp_data_21_V_fu_2683_p2 = ($signed(add_ln703_3122_fu_2667_p2) + $signed(sext_ln703_661_fu_2679_p1));

assign tmp_data_22_V_fu_2701_p2 = (add_ln703_3125_fu_2689_p2 + add_ln703_3126_fu_2695_p2);

assign tmp_data_23_V_fu_2098_p2 = ($signed(grp_fu_1615_p4) + $signed(sext_ln703_649_fu_2094_p1));

assign tmp_data_26_V_fu_2722_p2 = ($signed(add_ln703_3128_fu_2707_p2) + $signed(sext_ln703_662_fu_2718_p1));

assign tmp_data_28_V_fu_2545_p2 = ($signed(add_ln703_3134_fu_2529_p2) + $signed(sext_ln703_664_fu_2541_p1));

assign tmp_data_2_V_1_fu_2281_p2 = ($signed(add_ln703_3087_reg_3023) + $signed(sext_ln703_651_fu_2277_p1));

assign tmp_data_4_V_fu_2292_p2 = (add_ln703_3090_reg_3028 + add_ln703_3091_fu_2286_p2);

assign tmp_data_5_V_fu_2307_p2 = ($signed(trunc_ln708_2422_reg_2911) + $signed(sext_ln703_652_fu_2303_p1));

assign tmp_data_6_V_fu_2318_p2 = (trunc_ln708_2447_reg_3018 + add_ln703_3095_fu_2312_p2);

assign tmp_data_7_V_fu_2441_p2 = (add_ln703_3097_reg_3033 + add_ln703_3098_fu_2435_p2);

assign tmp_data_8_V_fu_1905_p2 = (reg_1727 + add_ln703_3074_fu_1899_p2);

assign tmp_data_9_V_fu_2114_p2 = ($signed(reg_1719) + $signed(sext_ln703_653_fu_2110_p1));

assign trunc_ln708_2425_fu_2551_p4 = {{grp_fu_2345_p2[23:10]}};

assign trunc_ln708_2430_fu_2357_p4 = {{grp_fu_2207_p2[22:10]}};

assign trunc_ln708_2431_fu_1807_p1 = grp_fu_915_p2;

assign trunc_ln708_2433_fu_1817_p1 = grp_fu_917_p2;

assign trunc_ln708_2434_fu_2565_p4 = {{grp_fu_2385_p2[23:10]}};

assign trunc_ln708_2436_fu_1827_p1 = grp_fu_914_p2;

assign trunc_ln708_2439_fu_2728_p4 = {{grp_fu_2593_p2[23:10]}};

assign trunc_ln708_2440_fu_2397_p4 = {{grp_fu_2224_p2[25:10]}};

assign trunc_ln708_2458_fu_1919_p1 = grp_fu_914_p2;

assign trunc_ln708_2459_fu_2040_p1 = grp_fu_916_p2;

assign trunc_ln708_2466_fu_2152_p1 = grp_fu_917_p2;

assign trunc_ln708_2467_fu_1768_p1 = data_V_data_1_V_dout;

assign trunc_ln708_2468_fu_2162_p1 = grp_fu_916_p2;

assign trunc_ln708_2473_fu_2242_p1 = grp_fu_915_p2;

assign trunc_ln708_2473_fu_2242_p4 = {{trunc_ln708_2473_fu_2242_p1[23:10]}};

assign trunc_ln708_2476_fu_2050_p4 = {{grp_fu_1968_p2[23:10]}};

assign trunc_ln708_2481_fu_2064_p4 = {{grp_fu_1989_p2[23:10]}};

endmodule //pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s
