##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_for_USB_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_for_USB_IntClock:R vs. UART_for_USB_IntClock:R)
		5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_for_USB_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_PWM              | Frequency: 43.53 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK              | Frequency: 52.14 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK           | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT              | N/A                   | Target: 24.00 MHz  | 
Clock: UART_for_USB_IntClock  | Frequency: 45.25 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM              Clock_PWM              1e+007           9977026     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_for_USB_IntClock  41666.7          22488       N/A              N/A         N/A              N/A         N/A              N/A         
UART_for_USB_IntClock  UART_for_USB_IntClock  1.08333e+006     1061235     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                 Clock to Out  Clock Name:Phase         
------------------------  ------------  -----------------------  
Pin_Servo_Control(0)_PAD  23183         Clock_PWM:R              
Tx_1(0)_PAD               31160         UART_for_USB_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 43.53 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9977026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17884
-------------------------------------   ----- 
End-of-path arrival time (ps)           17884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   8174  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17884  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17884  9977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.14 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13968
-------------------------------------   ----- 
End-of-path arrival time (ps)           13968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6300   8309  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11659  22488  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13968  22488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_for_USB_IntClock
***************************************************
Clock: UART_for_USB_IntClock
Frequency: 45.25 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061235p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      3686   4936  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   8286  1061235  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  10578  1061235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_for_USB_IntClock:R vs. UART_for_USB_IntClock:R)
***********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061235p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      3686   4936  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   8286  1061235  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  10578  1061235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9977026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17884
-------------------------------------   ----- 
End-of-path arrival time (ps)           17884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   8174  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17884  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17884  9977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_for_USB_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13968
-------------------------------------   ----- 
End-of-path arrival time (ps)           13968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6300   8309  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11659  22488  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13968  22488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22488p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13968
-------------------------------------   ----- 
End-of-path arrival time (ps)           13968
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell2         2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/main_1         macrocell15     6300   8309  22488  RISE       1
\UART_for_USB:BUART:rx_postpoll\/q              macrocell15     3350  11659  22488  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13968  22488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:pollcount_1\/main_3
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 29847p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_3  macrocell9    6300   8309  29847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_status_3\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 29847p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_6  macrocell20   6300   8309  29847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_last\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_last\/clock_0
Path slack     : 30669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_last\/main_0  macrocell13   5479   7488  30669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_last\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_state_0\/main_9
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 30669p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_9  macrocell16   5479   7488  30669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:pollcount_0\/main_2
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 30670p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_2  macrocell8    5478   7487  30670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_for_USB:BUART:rx_state_2\/main_8
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 30852p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_for_USB_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell2       2009   2009  22488  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_8  macrocell17   5296   7305  30852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061235p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                -11520
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                      macrocell24     1250   1250  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/main_1           macrocell7      3686   4936  1061235  RISE       1
\UART_for_USB:BUART:counter_load_not\/q                macrocell7      3350   8286  1061235  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2292  10578  1061235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_for_USB:BUART:sRX:RxSts\/clock
Path slack     : 1066657p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15107
-------------------------------------   ----- 
End-of-path arrival time (ps)           15107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1066657  RISE       1
\UART_for_USB:BUART:rx_status_4\/main_1                 macrocell21     2289   7569  1066657  RISE       1
\UART_for_USB:BUART:rx_status_4\/q                      macrocell21     3350  10919  1066657  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/status_4                 statusicell2    4187  15107  1066657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1066911p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12912
-------------------------------------   ----- 
End-of-path arrival time (ps)           12912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  1066911  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_2  macrocell14  11662  12912  1066911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_for_USB:BUART:sTX:TxSts\/clock
Path slack     : 1067294p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14470
-------------------------------------   ----- 
End-of-path arrival time (ps)           14470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1067294  RISE       1
\UART_for_USB:BUART:tx_status_0\/main_3                 macrocell27     3524   8804  1067294  RISE       1
\UART_for_USB:BUART:tx_status_0\/q                      macrocell27     3350  12154  1067294  RISE       1
\UART_for_USB:BUART:sTX:TxSts\/status_0                 statusicell3    2315  14470  1067294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxSts\/clock                       statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068455p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8578
-------------------------------------   ---- 
End-of-path arrival time (ps)           8578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q       macrocell10     1250   1250  1068455  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7328   8578  1068455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1068464p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1066911  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_2  macrocell20  10109  11359  1068464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_for_USB:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068495p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -4220
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10618
-------------------------------------   ----- 
End-of-path arrival time (ps)           10618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q   macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_counter_load\/main_0  macrocell12   3768   5018  1068495  RISE       1
\UART_for_USB:BUART:rx_counter_load\/q       macrocell12   3350   8368  1068495  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/load   count7cell    2250  10618  1068495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068549p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8484
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  1066911  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7234   8484  1068549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_for_USB:BUART:txn\/main_3
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1070229p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1070229  RISE       1
\UART_for_USB:BUART:txn\/main_3                macrocell29     2315   9595  1070229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070538p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6300
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6496
-------------------------------------   ---- 
End-of-path arrival time (ps)           6496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q                macrocell16     1250   1250  1068814  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5246   6496  1070538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_for_USB:BUART:tx_state_0\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1070615p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9208
-------------------------------------   ---- 
End-of-path arrival time (ps)           9208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1067294  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_3                  macrocell24     3928   9208  1070615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1070696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_0    macrocell14   7877   9127  1070696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q      macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_0  macrocell19   7877   9127  1070696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072101p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q                macrocell24     1250   1250  1061235  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3692   4942  1072101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1072139p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7684
-------------------------------------   ---- 
End-of-path arrival time (ps)           7684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q        macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_3  macrocell20   6434   7684  1072139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072341p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1061468  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3702   4702  1072341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_for_USB:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072399p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -6290
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q                macrocell25     1250   1250  1061404  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3394   4644  1072399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:TxShifter:u0\/clock                datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1072683p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1066911  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_2   macrocell16   5890   7140  1072683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1072683p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7140
-------------------------------------   ---- 
End-of-path arrival time (ps)           7140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1066911  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_2   macrocell18   5890   7140  1072683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1072696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q         macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_3  macrocell14   5877   7127  1072696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072696p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7127
-------------------------------------   ---- 
End-of-path arrival time (ps)           7127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q               macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_2  macrocell19   5877   7127  1072696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1073336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q         macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_1  macrocell14   5237   6487  1073336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073336p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q               macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_1  macrocell19   5237   6487  1073336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1073349p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q        macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_1  macrocell20   5224   6474  1073349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1073905p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_0     macrocell20   4668   5918  1073905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:pollcount_1\/main_0
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1074115p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074115  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_0        macrocell9    3598   5708  1074115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074116p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5708
-------------------------------------   ---- 
End-of-path arrival time (ps)           5708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074116  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_7       macrocell14   3598   5708  1074116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074128p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_6       macrocell14   3585   5695  1074128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074292p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074292  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_5       macrocell14   3422   5532  1074292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:pollcount_1\/main_1
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1074300p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5523
-------------------------------------   ---- 
End-of-path arrival time (ps)           5523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074300  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_1        macrocell9    3413   5523  1074300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_1  macrocell16   3999   5249  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_1  macrocell18   3999   5249  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074805p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_0      macrocell17   3768   5018  1074805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074806p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_0      macrocell16   3768   5018  1074806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_address_detected\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074806p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_address_detected\/clock_0           macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_address_detected\/q  macrocell10   1250   1250  1068455  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_0      macrocell18   3768   5018  1074806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1074887p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1061235  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_1  macrocell25   3686   4936  1074887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1074887p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1061235  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_1  macrocell24   3686   4936  1074887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:txn\/main_2
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q  macrocell24   1250   1250  1061235  RISE       1
\UART_for_USB:BUART:txn\/main_2    macrocell29   3683   4933  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_bitclk_enable\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  1066911  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_2   macrocell17   3640   4890  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_status_3\/q
Path End       : \UART_for_USB:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_for_USB:BUART:sRX:RxSts\/clock
Path slack     : 1074952p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1570
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_status_3\/q       macrocell20    1250   1250  1074952  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/status_3  statusicell2   5561   6811  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_load_fifo\/clock_0
Path slack     : 1074964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q         macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/main_4  macrocell14   3609   4859  1074964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074964p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q               macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/main_3  macrocell19   3609   4859  1074964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_stop1_reg\/clock_0            macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1074980p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q        macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_4  macrocell20   3594   4844  1074980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_0\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074116  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_7         macrocell16   2733   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_3\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074116  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_7         macrocell18   2733   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:pollcount_0\/main_0
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1074983p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074115  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_0        macrocell8    2730   4840  1074983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1074115  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_0   macrocell11   2724   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_for_USB:BUART:rx_state_2\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1074997p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1074116  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_7         macrocell17   2716   4826  1074997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_0\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075011p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_6         macrocell16   2702   4812  1075011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_3\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075011p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_6         macrocell18   2702   4812  1075011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_for_USB:BUART:rx_state_2\/main_6
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075013p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074128  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_6         macrocell17   2700   4810  1075013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:txn\/main_1
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q  macrocell25   1250   1250  1061404  RISE       1
\UART_for_USB:BUART:txn\/main_1    macrocell29   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1061404  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_0  macrocell25   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q      macrocell25   1250   1250  1061404  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_0  macrocell23   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075056p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1061404  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_0  macrocell26   3517   4767  1075056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1061468  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_2                macrocell23     3717   4717  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_2\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075106p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1061468  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_2               macrocell26     3717   4717  1075106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_0\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075116p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1061468  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_2               macrocell24     3707   4707  1075116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_for_USB:BUART:tx_state_1\/main_2
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075119p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5   1000   1000  1061468  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_2               macrocell25     3704   4704  1075119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_0\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075124p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_0\/q       macrocell16   1250   1250  1068814  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_1  macrocell17   3449   4699  1075124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:pollcount_0\/main_1
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1075153p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074300  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_1        macrocell8    2560   4670  1075153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_0\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074292  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_5         macrocell16   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_3\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4666
-------------------------------------   ---- 
End-of-path arrival time (ps)           4666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074292  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_5         macrocell18   2556   4666  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:pollcount_1\/main_4
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1067800  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_4  macrocell9    3414   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_7
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075159p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1067800  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_7  macrocell20   3414   4664  1075159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075164p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1074300  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_1   macrocell11   2550   4660  1075164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_for_USB:BUART:rx_state_2\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075165p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074292  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_5         macrocell17   2549   4659  1075165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_1\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_0
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_1\/q       macrocell25   1250   1250  1061404  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_0  macrocell24   3389   4639  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_8
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q      macrocell9    1250   1250  1068596  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_8  macrocell16   3384   4634  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_3  macrocell16   3369   4619  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4619
-------------------------------------   ---- 
End-of-path arrival time (ps)           4619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_3  macrocell18   3369   4619  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_3\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_3
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1075208p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_3\/q       macrocell18   1250   1250  1068898  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_3  macrocell17   3365   4615  1075208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q      macrocell24   1250   1250  1061235  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_1  macrocell23   3260   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_0\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_1
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075313p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_0\/q       macrocell24   1250   1250  1061235  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_1  macrocell26   3260   4510  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075315p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061703  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_4  macrocell24   3258   4508  1075315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_bitclk\/clock_0
Path slack     : 1075317p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q      macrocell26   1250   1250  1061703  RISE       1
\UART_for_USB:BUART:tx_bitclk\/main_3  macrocell23   3256   4506  1075317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075317p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061703  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_3  macrocell26   3256   4506  1075317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:txn\/main_6
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075338p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q  macrocell23   1250   1250  1075338  RISE       1
\UART_for_USB:BUART:txn\/main_6   macrocell29   3235   4485  1075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_2\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075338p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1075338  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_5  macrocell26   3235   4485  1075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_0\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_0\/clock_0
Path slack     : 1075350p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1075338  RISE       1
\UART_for_USB:BUART:tx_state_0\/main_5  macrocell24   3224   4474  1075350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_0\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:txn\/main_4
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075353p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q  macrocell26   1250   1250  1061703  RISE       1
\UART_for_USB:BUART:txn\/main_4    macrocell29   3220   4470  1075353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_state_2\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_3
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075355p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_state_2\/q       macrocell26   1250   1250  1061703  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_3  macrocell25   3218   4468  1075355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:tx_bitclk\/q
Path End       : \UART_for_USB:BUART:tx_state_1\/main_5
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075357p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_bitclk\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:tx_bitclk\/q        macrocell23   1250   1250  1075338  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_5  macrocell25   3216   4466  1075357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_for_USB:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_for_USB:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075451p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075451  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/main_2   macrocell11   2263   4373  1075451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_bitclk_enable\/clock_0              macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:txn\/main_5
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1075704p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1075704  RISE       1
\UART_for_USB:BUART:txn\/main_5                      macrocell29     3119   4119  1075704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:tx_state_1\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_1\/clock_0
Path slack     : 1075717p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1075704  RISE       1
\UART_for_USB:BUART:tx_state_1\/main_4               macrocell25     3106   4106  1075717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_1\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_for_USB:BUART:tx_state_2\/main_4
Capture Clock  : \UART_for_USB:BUART:tx_state_2\/clock_0
Path slack     : 1075855p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3968
-------------------------------------   ---- 
End-of-path arrival time (ps)           3968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5   1000   1000  1075704  RISE       1
\UART_for_USB:BUART:tx_state_2\/main_4               macrocell26     2968   3968  1075855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:tx_state_2\/clock_0                    macrocell26         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:pollcount_1\/main_2
Capture Clock  : \UART_for_USB:BUART:pollcount_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q       macrocell9    1250   1250  1068596  RISE       1
\UART_for_USB:BUART:pollcount_1\/main_2  macrocell9    2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_1\/q
Path End       : \UART_for_USB:BUART:rx_status_3\/main_5
Capture Clock  : \UART_for_USB:BUART:rx_status_3\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_1\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_1\/q       macrocell9    1250   1250  1068596  RISE       1
\UART_for_USB:BUART:rx_status_3\/main_5  macrocell20   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_status_3\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1076043p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_4  macrocell17   2530   3780  1076043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_10
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1076047p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1067800  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_10  macrocell16   2526   3776  1076047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_0\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_0\/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_state_0\/main_4  macrocell16   2525   3775  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_0\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_state_2\/q
Path End       : \UART_for_USB:BUART:rx_state_3\/main_4
Capture Clock  : \UART_for_USB:BUART:rx_state_3\/clock_0
Path slack     : 1076048p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_state_2\/q       macrocell17   1250   1250  1069734  RISE       1
\UART_for_USB:BUART:rx_state_3\/main_4  macrocell18   2525   3775  1076048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_3\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:pollcount_0\/q
Path End       : \UART_for_USB:BUART:pollcount_0\/main_3
Capture Clock  : \UART_for_USB:BUART:pollcount_0\/clock_0
Path slack     : 1076051p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:pollcount_0\/q       macrocell8    1250   1250  1067800  RISE       1
\UART_for_USB:BUART:pollcount_0\/main_3  macrocell8    2522   3772  1076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:pollcount_0\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:txn\/q
Path End       : \UART_for_USB:BUART:txn\/main_0
Capture Clock  : \UART_for_USB:BUART:txn\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:txn\/q       macrocell29   1250   1250  1076279  RISE       1
\UART_for_USB:BUART:txn\/main_0  macrocell29   2294   3544  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:txn\/clock_0                           macrocell29         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_last\/q
Path End       : \UART_for_USB:BUART:rx_state_2\/main_9
Capture Clock  : \UART_for_USB:BUART:rx_state_2\/clock_0
Path slack     : 1076346p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_last\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_last\/q          macrocell13   1250   1250  1076346  RISE       1
\UART_for_USB:BUART:rx_state_2\/main_9  macrocell17   2227   3477  1076346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_state_2\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_for_USB:BUART:rx_load_fifo\/q
Path End       : \UART_for_USB:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_for_USB:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1077377p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (UART_for_USB_IntClock:R#1 vs. UART_for_USB_IntClock:R#2)   1083333
- Setup time                                                                 -1930
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:rx_load_fifo\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_for_USB:BUART:rx_load_fifo\/q            macrocell14     1250   1250  1070187  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2776   4026  1077377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_for_USB:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9977026p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17884
-------------------------------------   ----- 
End-of-path arrival time (ps)           17884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   8174  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17884  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17884  9977026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9980306p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   8174  9980306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9980306p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2894   8174  9980306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9981394p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17036
-------------------------------------   ----- 
End-of-path arrival time (ps)           17036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  9977026  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  9977026  RISE       1
\PWM_Servo:PWMUDB:status_2\/main_1          macrocell6      2910   8190  9981394  RISE       1
\PWM_Servo:PWMUDB:status_2\/q               macrocell6      3350  11540  9981394  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5496  17036  9981394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9983866p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  9980832  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3364   4614  9983866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984112p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  9980832  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3118   4368  9984112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/main_0     macrocell3      2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell3          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_270/main_1
Capture Clock  : Net_270/clock_0
Path slack     : 9986719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9771
-------------------------------------   ---- 
End-of-path arrival time (ps)           9771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
Net_270/main_1                             macrocell1      2591   9771  9986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9986719p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9771
-------------------------------------   ---- 
End-of-path arrival time (ps)           9771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  9986710  RISE       1
\PWM_Servo:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  9986710  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_1         macrocell5      2591   9771  9986719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991584p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  9991584  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/main_0      macrocell4     2326   4906  9991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:runmode_enable\/q
Path End       : Net_270/main_0
Capture Clock  : Net_270/clock_0
Path slack     : 9991878p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:runmode_enable\/clock_0                  macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  9980832  RISE       1
Net_270/main_0                       macrocell1    3362   4612  9991878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_270/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:prevCompare1\/clock_0                    macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:prevCompare1\/q   macrocell3    1250   1250  9992942  RISE       1
\PWM_Servo:PWMUDB:status_0\/main_0  macrocell5    2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo:PWMUDB:status_0\/q
Path End       : \PWM_Servo:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:status_0\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Servo:PWMUDB:status_0\/q               macrocell5     1250   1250  9994850  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Servo:PWMUDB:genblk8:stsreg\/clock                    statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

