-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Sat Sep 27 19:53:49 2025
-- Host        : HOME-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/TimeCard/TimeCard.gen/sources_1/bd/TimeCard/ip/TimeCard_TC_PpsSlave_0_0/TimeCard_TC_PpsSlave_0_0_sim_netlist.vhdl
-- Design      : TimeCard_TC_PpsSlave_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tfgg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_TC_PpsSlave_0_0_PpsSlave is
  port (
    DriftAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PI_OffsetAdjustment_Sign_DatReg_reg_0 : out STD_LOGIC;
    PI_DriftAdjustment_Sign_DatReg_reg_0 : out STD_LOGIC;
    DriftAdjustment_ValOut : out STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiReadAddrReady_RdyReg_reg_0 : out STD_LOGIC;
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    OffsetAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    OffsetAdjustment_ValOut : out STD_LOGIC;
    OffsetAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DriftAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 0 to 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 16 downto 0 );
    SysClkNx_ClkIn : in STD_LOGIC;
    Pps_EvtIn : in STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    SysClk_ClkIn : in STD_LOGIC;
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Servo_ValIn : in STD_LOGIC;
    ServoDriftFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_ValIn : in STD_LOGIC;
    ServoOffsetFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SysRstN_RstIn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of TimeCard_TC_PpsSlave_0_0_PpsSlave : entity is "PpsSlave";
end TimeCard_TC_PpsSlave_0_0_PpsSlave;

architecture STRUCTURE of TimeCard_TC_PpsSlave_0_0_PpsSlave is
  signal AxiReadAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axireadaddrready_rdyreg_reg_0\ : STD_LOGIC;
  signal AxiReadDataData_DatReg : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataData_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiReadDataResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiReadDataResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^axireaddatavalid_valout\ : STD_LOGIC;
  signal AxiReadDataValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriteaddrready_rdyout\ : STD_LOGIC;
  signal AxiWriteAddrReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwritedataready_rdyout\ : STD_LOGIC;
  signal AxiWriteDataReady_RdyReg_i_1_n_0 : STD_LOGIC;
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \AxiWriteRespResponse_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \AxiWriteRespResponse_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \^axiwriterespvalid_valout\ : STD_LOGIC;
  signal AxiWriteRespValid_ValReg_i_1_n_0 : STD_LOGIC;
  signal AxiWriteRespValid_ValReg_i_2_n_0 : STD_LOGIC;
  signal Axi_AccessState_StaReg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Axi_AccessState_StaReg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal ClockTime_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ClockTime_ValReg : STD_LOGIC;
  signal DriftAdjustmentDelta_Nanosecond_DatReg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg02_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg03_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg04_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg07_in : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg1 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal DriftAdjustmentDelta_Nanosecond_DatReg2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_64_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_65_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_64_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_65_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_66_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_67_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_68_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_65_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_66_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_67_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_68_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_42_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_44_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_45_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_46_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_47_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_48_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_49_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_50_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_31_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_32_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_33_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_34_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_35_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_37_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_38_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_39_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_40_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal DriftAdjustmentDelta_Second_DatReg : STD_LOGIC;
  signal DriftAdjustmentDelta_Second_DatReg1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustmentDelta_Second_DatReg3_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftAdjustmentDelta_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_29_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_30_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_19_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_20_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_21_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_22_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_23_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_24_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_25_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_26_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_27_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_28_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg10_out : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_101_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_102_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_103_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_104_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_105_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_106_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_107_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_108_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_10_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_110_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_111_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_112_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_113_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_115_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_116_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_117_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_118_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_119_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_11_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_120_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_121_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_122_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_123_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_124_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_125_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_126_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_127_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_128_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_129_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_12_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_130_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_131_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_132_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_133_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_134_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_135_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_136_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_137_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_138_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_13_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_140_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_141_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_142_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_143_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_144_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_145_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_146_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_147_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_148_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_149_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_14_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_150_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_151_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_153_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_154_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_155_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_156_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_157_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_158_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_159_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_15_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_160_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_161_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_162_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_163_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_164_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_165_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_166_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_167_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_168_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_169_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_170_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_171_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_172_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_173_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_174_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_175_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_176_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_17_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_18_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_19_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_21_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_22_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_23_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_24_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_25_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_26_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_27_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_28_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_32_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_34_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_35_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_36_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_37_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_38_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_39_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_40_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_41_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_43_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_44_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_45_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_46_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_48_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_49_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_50_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_51_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_52_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_53_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_54_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_55_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_57_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_58_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_59_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_60_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_61_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_62_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_63_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_64_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_66_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_67_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_68_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_6_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_70_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_71_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_72_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_73_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_74_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_75_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_76_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_77_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_79_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_80_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_81_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_82_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_83_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_84_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_85_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_86_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_87_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_88_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_89_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_8_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_90_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_92_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_93_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_94_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_95_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_96_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_97_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_98_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_99_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_i_9_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_30_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_30_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_4_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_4_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_0 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_1 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_2 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_3 : STD_LOGIC;
  signal DriftAdjustmentDelta_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal DriftAdjustmentInvalid_ValReg : STD_LOGIC;
  signal DriftAdjustment_Interval_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DriftAdjustment_Interval_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftAdjustment_Interval_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^driftadjustment_nanosecond_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftAdjustment_Nanosecond_DatReg : STD_LOGIC;
  signal DriftAdjustment_Nanosecond_DatReg0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[28]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[4]_i_8_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_4_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_5_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_6_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[8]_i_7_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal DriftAdjustment_Sign_DatReg_i_1_n_0 : STD_LOGIC;
  signal DriftAdjustment_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal DriftAdjustment_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal DriftAdjustment_ValOldReg : STD_LOGIC;
  signal \^driftadjustment_valout\ : STD_LOGIC;
  signal DriftAdjustment_ValReg : STD_LOGIC;
  signal DriftAdjustment_ValReg_reg_n_0 : STD_LOGIC;
  signal DriftCalcActive_ValReg_i_1_n_0 : STD_LOGIC;
  signal DriftCalcActive_ValReg_i_2_n_0 : STD_LOGIC;
  signal DriftCalcActive_ValReg_i_3_n_0 : STD_LOGIC;
  signal DriftCalcActive_ValReg_reg_n_0 : STD_LOGIC;
  signal DriftCalcState_StaReg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal DriftFactorI_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal DriftFactorP_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_PI_DriftState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_PI_DriftState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_PI_OffsetState_StaReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_PI_OffsetState_StaReg[1]_i_1_n_0\ : STD_LOGIC;
  signal MillisecondCounter_CntReg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MillisecondCounter_CntReg0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \MillisecondCounter_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \MillisecondCounter_CntReg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal NewMillisecond_DatReg : STD_LOGIC;
  signal NewMillisecond_DatReg63_out : STD_LOGIC;
  signal NormalizeActive1_ValReg_i_1_n_0 : STD_LOGIC;
  signal NormalizeActive1_ValReg_reg_n_0 : STD_LOGIC;
  signal NormalizeActive2_ValReg_i_1_n_0 : STD_LOGIC;
  signal NormalizeActive2_ValReg_i_2_n_0 : STD_LOGIC;
  signal NormalizeActive2_ValReg_i_3_n_0 : STD_LOGIC;
  signal NormalizeActive2_ValReg_reg_n_0 : STD_LOGIC;
  signal NormalizeProduct_DatReg : STD_LOGIC;
  signal NormalizeProduct_DatReg0 : STD_LOGIC_VECTOR ( 126 downto 64 );
  signal \NormalizeProduct_DatReg[100]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[101]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[102]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[103]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[103]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[103]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[103]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[103]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[104]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[105]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[106]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[107]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[107]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[107]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[107]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[107]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[108]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[109]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[110]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[111]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[111]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[111]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[111]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[111]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[112]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[113]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[114]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[115]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[115]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[115]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[115]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[115]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[116]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[117]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[118]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[119]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[119]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[119]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[119]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[119]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[120]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[121]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[122]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[123]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[123]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[123]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[123]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[123]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[124]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[125]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_100_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_101_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_102_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_103_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_104_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_106_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_107_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_108_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_109_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_10_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_110_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_111_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_112_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_113_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_115_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_116_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_117_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_118_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_119_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_11_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_120_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_121_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_122_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_124_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_125_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_126_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_127_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_128_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_129_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_12_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_130_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_131_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_132_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_133_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_134_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_135_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_136_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_137_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_138_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_139_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_13_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_14_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_16_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_17_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_18_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_19_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_20_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_21_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_22_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_23_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_25_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_26_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_27_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_28_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_29_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_30_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_31_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_32_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_34_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_35_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_36_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_37_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_38_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_39_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_40_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_41_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_43_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_44_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_45_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_46_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_47_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_48_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_49_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_50_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_52_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_53_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_54_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_55_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_56_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_57_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_58_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_59_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_61_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_62_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_63_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_64_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_65_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_66_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_67_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_68_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_70_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_71_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_72_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_73_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_74_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_75_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_76_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_77_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_79_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_7_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_80_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_81_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_82_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_83_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_84_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_85_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_86_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_88_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_89_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_90_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_91_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_92_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_93_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_94_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_95_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_97_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_98_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_99_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[126]_i_9_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[44]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[45]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[46]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[48]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[49]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[50]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[51]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[52]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[53]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[54]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[55]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[56]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[57]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[58]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[59]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[60]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[61]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[62]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[63]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[64]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[65]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[66]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[67]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[67]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[67]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[67]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[67]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[68]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[69]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[70]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[71]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[71]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[71]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[71]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[71]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[72]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[73]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[74]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[75]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[75]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[75]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[75]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[75]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[76]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[77]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[78]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[79]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[79]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[79]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[79]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[79]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[80]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[81]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[82]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[83]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[83]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[83]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[83]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[83]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[84]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[85]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[86]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[87]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[87]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[87]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[87]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[87]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[88]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[89]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[90]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[91]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[91]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[91]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[91]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[91]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[92]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[93]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[94]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[95]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[95]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[95]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[95]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[95]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[96]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[97]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[98]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[99]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[99]_i_3_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[99]_i_4_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[99]_i_5_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[99]_i_6_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[103]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[103]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[103]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[103]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[107]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[107]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[107]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[107]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[111]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[111]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[111]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[111]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[115]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[115]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[115]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[115]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[119]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[119]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[119]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[119]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[123]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[123]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[123]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[123]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_105_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_105_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_105_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_105_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_114_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_114_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_114_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_114_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_123_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_123_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_123_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_123_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_15_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_15_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_15_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_15_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_24_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_24_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_24_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_24_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_33_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_33_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_33_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_33_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_3_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_3_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_42_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_42_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_42_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_42_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_4_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_4_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_4_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_51_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_51_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_51_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_51_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_60_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_60_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_60_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_60_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_69_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_69_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_69_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_69_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_78_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_78_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_78_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_78_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_87_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_87_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_87_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_87_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_8_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_8_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_8_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_8_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_96_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_96_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_96_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[126]_i_96_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[67]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[67]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[67]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[67]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[71]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[71]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[71]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[71]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[75]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[75]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[75]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[75]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[79]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[79]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[79]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[79]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[83]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[83]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[83]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[83]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[87]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[87]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[87]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[87]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[91]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[91]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[91]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[91]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[95]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[95]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[95]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[95]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[99]_i_2_n_0\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[99]_i_2_n_1\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[99]_i_2_n_2\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg[99]_i_2_n_3\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[100]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[101]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[102]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[103]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[104]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[105]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[106]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[107]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[108]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[109]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[110]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[111]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[112]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[113]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[114]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[115]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[116]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[117]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[118]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[119]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[120]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[121]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[122]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[123]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[124]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[125]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[126]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[32]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[33]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[34]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[35]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[36]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[37]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[38]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[39]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[40]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[41]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[42]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[43]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[44]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[45]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[46]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[47]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[48]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[49]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[50]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[51]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[52]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[53]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[54]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[55]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[56]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[57]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[58]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[59]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[60]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[61]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[62]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[63]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[64]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[65]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[66]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[67]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[68]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[69]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[70]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[71]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[72]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[73]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[74]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[75]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[76]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[77]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[78]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[79]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[80]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[81]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[82]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[83]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[84]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[85]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[86]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[87]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[88]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[89]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[90]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[91]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[92]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[93]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[94]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[95]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[96]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[97]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[98]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[99]\ : STD_LOGIC;
  signal \NormalizeProduct_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Normalizer1_DatReg0_in : STD_LOGIC_VECTOR ( 63 downto 9 );
  signal \Normalizer1_DatReg[63]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[32]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[33]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[34]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[35]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[36]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[37]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[38]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[39]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[40]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[41]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[42]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[43]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[44]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[45]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[46]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[47]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[48]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[49]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[50]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[51]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[52]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[53]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[54]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[55]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[56]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[57]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[58]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[59]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[60]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[61]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[62]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[63]\ : STD_LOGIC;
  signal \Normalizer1_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[12]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[16]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[20]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[24]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[28]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[32]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[32]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[32]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[32]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[36]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[36]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[36]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[36]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[40]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[40]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[40]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[40]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[44]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[44]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[44]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[44]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[44]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[45]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[46]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[48]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[48]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[48]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[48]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[48]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[49]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[50]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[51]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[52]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[52]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[52]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[52]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[52]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[53]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[54]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[55]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[56]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[56]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[56]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[56]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[56]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[57]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[58]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[59]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[60]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[60]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[60]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[60]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[60]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[61]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[62]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_10_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_11_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_12_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_13_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_14_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_15_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_16_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_17_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_18_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_19_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[63]_i_9_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[52]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[52]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[52]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[60]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[60]_i_2_n_1\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[60]_i_2_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_6_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_7_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg[63]_i_8_n_0\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[32]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[33]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[34]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[35]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[36]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[37]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[38]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[39]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[40]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[41]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[42]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[43]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[44]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[45]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[46]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[47]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[48]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[49]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[50]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[51]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[52]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[53]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[54]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[55]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[56]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[57]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[58]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[59]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[60]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[61]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[62]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[63]\ : STD_LOGIC;
  signal \Normalizer1_Result_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Normalizer2_DatReg : STD_LOGIC;
  signal Normalizer2_DatReg0_in : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal \Normalizer2_DatReg_reg_n_0_[64]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[65]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[66]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[67]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[68]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[69]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[70]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[71]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[72]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[73]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[74]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[75]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[76]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[77]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[78]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[79]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[80]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[81]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[82]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[83]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[84]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[85]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[86]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[87]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[88]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[89]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[90]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[91]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[92]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[93]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[94]\ : STD_LOGIC;
  signal \Normalizer2_DatReg_reg_n_0_[95]\ : STD_LOGIC;
  signal Normalizer2_Result_DatReg : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Normalizer2_Result_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Normalizer2_Result_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal OffsetAdjustmentInvalid_ValReg_i_1_n_0 : STD_LOGIC;
  signal OffsetAdjustmentInvalid_ValReg_reg_n_0 : STD_LOGIC;
  signal \^offsetadjustment_interval_datout\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Interval_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \^offsetadjustment_nanosecond_datout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OffsetAdjustment_Nanosecond_DatReg : STD_LOGIC;
  signal OffsetAdjustment_Nanosecond_DatReg0 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal OffsetAdjustment_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal OffsetAdjustment_Nanosecond_DatReg1 : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[0]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[12]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[16]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[24]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[28]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[29]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[4]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^offsetadjustment_second_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \OffsetAdjustment_Second_DatReg1__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \OffsetAdjustment_Second_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg[0]_i_6_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg[0]_i_7_n_0\ : STD_LOGIC;
  signal \OffsetAdjustment_Second_DatReg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal OffsetAdjustment_Sign_DatReg : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_10_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_11_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_12_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_13_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_14_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_15_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_16_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_17_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_18_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_1_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_20_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_21_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_22_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_23_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_24_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_25_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_26_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_27_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_29_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_30_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_31_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_32_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_33_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_34_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_35_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_36_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_37_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_38_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_39_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_3_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_40_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_41_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_42_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_43_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_44_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_4_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_5_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_7_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_i_8_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_19_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_19_n_1 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_19_n_2 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_19_n_3 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_28_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_28_n_1 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_28_n_2 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_28_n_3 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_6_n_1 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_6_n_2 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_6_n_3 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_9_n_0 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_9_n_1 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_9_n_2 : STD_LOGIC;
  signal OffsetAdjustment_Sign_DatReg_reg_i_9_n_3 : STD_LOGIC;
  signal OffsetAdjustment_ValOldReg : STD_LOGIC;
  signal \^offsetadjustment_valout\ : STD_LOGIC;
  signal OffsetAdjustment_ValReg_i_1_n_0 : STD_LOGIC;
  signal OffsetAdjustment_ValReg_reg_n_0 : STD_LOGIC;
  signal OffsetCalcActive_ValReg : STD_LOGIC;
  signal OffsetCalcActive_ValReg_i_1_n_0 : STD_LOGIC;
  signal OffsetCalcState_StaReg_i_1_n_0 : STD_LOGIC;
  signal OffsetCalcState_StaReg_reg_n_0 : STD_LOGIC;
  signal OffsetFactorI_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal OffsetFactorP_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal PI_DriftAdjustment_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PI_DriftAdjustment_Nanosecond_DatReg02_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_DriftAdjustment_Nanosecond_DatReg0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_19_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_20_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_21_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_22_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_23_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_25_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_26_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_27_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_28_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_29_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_30_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_31_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_32_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_33_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_34_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_35_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_36_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_37_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_38_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_39_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_40_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_34_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_43_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_60_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_61_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_62_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_63_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_64_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal PI_DriftAdjustment_Sign_DatReg_i_1_n_0 : STD_LOGIC;
  signal PI_DriftAdjustment_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal PI_DriftAdjustment_Sign_DatReg_i_3_n_0 : STD_LOGIC;
  signal PI_DriftAdjustment_Sign_DatReg_i_4_n_0 : STD_LOGIC;
  signal \^pi_driftadjustment_sign_datreg_reg_0\ : STD_LOGIC;
  signal PI_DriftAdjustment_ValReg_i_1_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg20_out : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_10_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_12_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_13_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_14_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_15_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_16_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_17_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_18_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_19_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_21_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_22_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_23_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_24_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_25_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_26_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_27_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_28_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_30_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_31_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_32_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_33_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_34_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_35_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_36_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_37_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_38_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_39_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_40_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_41_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_42_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_43_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_44_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_45_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_4_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_5_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_7_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_8_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_i_9_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_11_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_11_n_1 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_11_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_11_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_20_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_20_n_1 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_20_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_20_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_29_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_29_n_1 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_29_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_29_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_2_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_2_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_3_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_3_n_1 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_3_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_3_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_6_n_0 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_6_n_1 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_6_n_2 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_i_6_n_3 : STD_LOGIC;
  signal PI_DriftIntegralSign_DatReg_reg_n_0 : STD_LOGIC;
  signal PI_DriftIntegral_DatReg01_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \PI_DriftIntegral_DatReg0__0\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \PI_DriftIntegral_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[18]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[22]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[2]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[32]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[33]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[33]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_19_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_20_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_21_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_22_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[34]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[35]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[35]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[36]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[37]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[37]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[38]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[39]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[39]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[40]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[41]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[42]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[42]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_15_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_16_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_17_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_18_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_19_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_20_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_21_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_23_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_24_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_25_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_26_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_27_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_28_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_29_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_30_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_32_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_33_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_34_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_35_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_36_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_37_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_38_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_39_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_41_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_42_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_43_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_44_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_45_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_46_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_47_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_48_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_50_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_51_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_52_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_53_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_54_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_55_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_56_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_57_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_58_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_59_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_60_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_61_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_62_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_63_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_64_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_65_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[43]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[6]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg__0\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \PI_DriftIntegral_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[11]_i_5_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[18]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[19]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[22]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[23]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[27]_i_5_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_10_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_10_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_10_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[34]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[35]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[38]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[39]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_13_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_13_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_13_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_22_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_22_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_22_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_22_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_31_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_31_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_31_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_31_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_40_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_40_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_40_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_40_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_49_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_49_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_49_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_49_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_5_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_5_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_5_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_6_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_7_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_7_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_7_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[43]_i_8_n_7\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[6]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftIntegral_DatReg_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__0_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__1_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__2_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__3_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__4_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__5_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__6_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__7_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_106\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_107\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_108\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_109\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_110\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_111\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_112\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_113\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_114\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_115\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_116\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_117\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_118\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_119\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_120\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_121\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_122\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_123\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_124\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_125\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_126\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_127\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_128\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_129\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_130\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_131\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_132\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_133\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_134\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_135\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_136\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_137\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_138\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_139\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_140\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_141\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_142\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_143\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_144\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_145\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_146\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_147\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_148\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_149\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_150\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_151\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_152\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_153\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__8_n_99\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_100\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_101\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_102\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_103\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_104\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_105\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_58\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_59\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_60\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_61\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_62\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_63\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_64\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_65\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_66\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_67\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_68\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_69\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_70\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_71\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_72\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_73\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_74\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_75\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_76\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_77\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_78\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_79\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_80\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_81\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_82\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_83\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_84\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_85\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_86\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_87\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_88\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_89\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_90\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_91\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_92\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_93\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_94\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_95\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_96\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_97\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_98\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg0__9_n_99\ : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_100 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_101 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_102 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_103 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_104 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_105 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_106 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_107 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_108 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_109 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_110 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_111 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_112 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_113 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_114 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_115 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_116 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_117 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_118 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_119 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_120 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_121 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_122 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_123 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_124 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_125 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_126 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_127 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_128 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_129 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_130 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_131 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_132 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_133 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_134 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_135 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_136 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_137 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_138 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_139 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_140 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_141 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_142 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_143 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_144 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_145 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_146 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_147 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_148 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_149 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_150 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_151 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_152 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_153 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_58 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_59 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_60 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_61 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_62 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_63 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_64 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_65 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_66 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_67 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_68 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_69 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_70 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_71 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_72 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_73 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_74 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_75 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_76 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_77 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_78 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_79 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_80 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_81 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_82 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_83 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_84 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_85 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_86 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_87 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_88 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_89 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_90 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_91 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_92 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_93 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_94 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_95 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_96 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_97 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_98 : STD_LOGIC;
  signal PI_DriftMul_DatReg0_n_99 : STD_LOGIC;
  signal \PI_DriftMul_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[35]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[35]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[35]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[35]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[35]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[36]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[36]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[36]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[39]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[40]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[40]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[40]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[40]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[43]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[44]_i_3_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[44]_i_4_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[44]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[44]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_10_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_11_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_12_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_13_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_14_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_5_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_6_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_7_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_8_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg[47]_i_9_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg__0\ : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[39]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[43]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_3_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_3_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_3_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_3_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_3_n_7\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_1\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_2\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_3\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_4\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_5\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_6\ : STD_LOGIC;
  signal \PI_DriftMul_DatReg_reg[47]_i_4_n_7\ : STD_LOGIC;
  signal \PI_DriftState_StaReg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PI_OffsetAdjustRetain_Nanosecond_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal PI_OffsetAdjustRetain_Sign_DatReg : STD_LOGIC;
  signal PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0 : STD_LOGIC;
  signal \PI_OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Interval_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal PI_OffsetAdjustment_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PI_OffsetAdjustment_Nanosecond_DatReg02_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_OffsetAdjustment_Nanosecond_DatReg0__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_19_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_20_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_21_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_22_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_23_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_25_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_26_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_27_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_28_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_29_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_30_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_31_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_32_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_33_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_34_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_35_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_36_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_37_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_38_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_39_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_40_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_33_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_35_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_36_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_37_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_38_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_39_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_40_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_41_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_42_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_44_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_45_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_46_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_47_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_48_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_49_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_50_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_51_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_52_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_53_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_54_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_55_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_56_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_57_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_58_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_59_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetAdjustment_Second_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal PI_OffsetAdjustment_Sign_DatReg_i_1_n_0 : STD_LOGIC;
  signal PI_OffsetAdjustment_Sign_DatReg_i_2_n_0 : STD_LOGIC;
  signal PI_OffsetAdjustment_Sign_DatReg_i_3_n_0 : STD_LOGIC;
  signal \^pi_offsetadjustment_sign_datreg_reg_0\ : STD_LOGIC;
  signal PI_OffsetAdjustment_ValReg_i_1_n_0 : STD_LOGIC;
  signal PI_OffsetAdjustment_ValReg_i_2_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg35_out : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_10_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_11_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_13_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_14_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_15_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_16_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_17_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_18_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_19_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_20_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_22_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_23_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_24_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_25_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_27_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_28_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_29_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_30_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_31_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_32_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_33_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_34_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_36_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_37_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_38_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_39_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_40_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_41_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_42_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_43_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_45_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_46_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_47_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_48_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_49_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_50_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_51_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_52_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_54_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_55_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_56_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_57_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_58_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_59_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_5_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_60_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_61_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_63_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_64_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_65_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_66_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_67_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_68_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_69_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_6_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_70_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_72_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_73_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_74_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_75_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_76_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_77_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_78_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_79_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_7_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_80_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_81_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_82_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_83_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_84_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_85_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_86_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_87_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_88_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_89_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_8_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_90_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_91_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_92_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_93_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_94_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_i_95_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_12_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_12_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_12_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_12_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_21_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_21_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_21_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_21_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_26_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_26_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_26_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_26_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_2_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_35_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_35_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_35_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_35_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_3_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_3_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_44_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_44_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_44_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_44_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_4_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_4_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_4_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_4_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_53_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_53_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_53_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_53_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_62_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_62_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_62_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_62_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_71_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_71_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_71_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_71_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_9_n_0 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_9_n_1 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_9_n_2 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_i_9_n_3 : STD_LOGIC;
  signal PI_OffsetIntegralSign_DatReg_reg_n_0 : STD_LOGIC;
  signal PI_OffsetIntegral_DatReg0 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal PI_OffsetIntegral_DatReg01_in : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal PI_OffsetIntegral_DatReg2 : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \PI_OffsetIntegral_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[12]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[12]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[13]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[13]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[14]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[14]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[16]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[16]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[17]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[17]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[18]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[18]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[1]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[20]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[20]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[21]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[21]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[22]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[22]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[24]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[24]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[25]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[25]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[26]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[26]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[28]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[28]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[29]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[29]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[2]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[2]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[30]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[32]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[32]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[32]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[33]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[33]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[33]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[34]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[34]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[34]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[35]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[36]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[36]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[36]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[37]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[37]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[37]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[38]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[38]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[38]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[38]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[39]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[40]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[40]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[40]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[41]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[41]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[41]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[42]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[42]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[42]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[43]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[4]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[4]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[6]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_15_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_16_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_17_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_18_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[8]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg__0\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__0_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__1_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__2_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__3_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__4_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__5_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__6_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__7_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_106\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_107\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_108\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_109\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_110\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_111\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_112\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_113\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_114\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_115\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_116\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_117\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_118\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_119\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_120\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_121\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_122\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_123\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_124\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_125\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_126\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_127\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_128\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_129\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_130\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_131\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_132\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_133\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_134\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_135\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_136\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_137\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_138\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_139\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_140\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_141\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_142\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_143\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_144\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_145\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_146\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_147\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_148\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_149\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_150\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_151\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_152\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_153\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__8_n_99\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_100\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_101\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_102\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_103\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_104\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_105\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_58\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_59\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_60\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_61\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_62\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_63\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_64\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_65\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_66\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_67\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_68\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_69\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_70\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_71\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_72\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_73\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_74\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_75\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_76\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_77\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_78\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_79\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_80\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_81\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_82\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_83\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_84\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_85\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_86\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_87\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_88\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_89\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_90\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_91\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_92\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_93\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_94\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_95\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_96\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_97\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_98\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg0__9_n_99\ : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_100 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_101 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_102 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_103 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_104 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_105 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_106 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_107 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_108 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_109 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_110 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_111 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_112 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_113 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_114 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_115 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_116 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_117 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_118 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_119 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_120 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_121 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_122 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_123 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_124 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_125 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_126 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_127 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_128 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_129 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_130 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_131 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_132 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_133 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_134 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_135 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_136 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_137 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_138 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_139 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_140 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_141 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_142 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_143 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_144 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_145 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_146 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_147 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_148 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_149 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_150 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_151 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_152 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_153 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_58 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_59 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_60 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_61 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_62 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_63 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_64 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_65 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_66 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_67 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_68 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_69 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_70 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_71 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_72 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_73 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_74 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_75 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_76 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_77 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_78 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_79 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_80 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_81 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_82 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_83 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_84 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_85 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_86 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_87 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_88 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_89 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_90 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_91 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_92 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_93 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_94 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_95 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_96 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_97 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_98 : STD_LOGIC;
  signal PI_OffsetMul_DatReg0_n_99 : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[35]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[35]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[35]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[35]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[35]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[36]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[36]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[36]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[39]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[40]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[40]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[40]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[40]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[43]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[44]_i_3_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[44]_i_4_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[44]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[44]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_10_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_11_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_12_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_13_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_14_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_1_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_5_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_6_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_7_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_8_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg[47]_i_9_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg__0\ : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[27]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[31]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[35]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[36]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[39]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[40]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[43]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_0\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[44]_i_2_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_1\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_4\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_3_n_7\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_4_n_2\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_4_n_3\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_4_n_5\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_4_n_6\ : STD_LOGIC;
  signal \PI_OffsetMul_DatReg_reg[47]_i_4_n_7\ : STD_LOGIC;
  signal \PI_OffsetState_StaReg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal PeriodError_DatReg_i_1_n_0 : STD_LOGIC;
  signal PeriodError_DatReg_i_2_n_0 : STD_LOGIC;
  signal PeriodError_DatReg_reg_n_0 : STD_LOGIC;
  signal PeriodIsOk_ValReg : STD_LOGIC;
  signal PeriodIsOk_ValReg0 : STD_LOGIC;
  signal PeriodIsOk_ValReg_i_2_n_0 : STD_LOGIC;
  signal PeriodIsOk_ValReg_i_3_n_0 : STD_LOGIC;
  signal \PeriodTimer_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_7_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[10]_i_8_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[6]_i_2_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[8]_i_2_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PeriodTimer_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal PpsSlaveCableDelay_DatReg : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PpsSlaveCableDelay_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal PpsSlaveControl_DatReg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \PpsSlaveControl_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PpsSlaveControl_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg[0]_i_2_n_0\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg[0]_i_3_n_0\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg[0]_i_4_n_0\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg[0]_i_5_n_0\ : STD_LOGIC;
  signal \PpsSlavePolarity_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PpsSlavePulseWidth_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \PpsSlaveStatus_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlaveStatus_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PpsSlaveStatus_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \PulseStarted_ValReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseStarted_ValReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseStarted_ValReg_reg_n_0_[0]\ : STD_LOGIC;
  signal PulseWidthError_DatReg_i_1_n_0 : STD_LOGIC;
  signal PulseWidthError_DatReg_i_2_n_0 : STD_LOGIC;
  signal PulseWidthError_DatReg_reg_n_0 : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_2_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_3_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_4_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_5_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_6_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_7_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_8_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[10]_i_9_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[7]_i_2_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PulseWidthTimer_CntReg_reg_n_0_[9]\ : STD_LOGIC;
  signal \PulseWidth_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_2_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_3_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_4_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_5_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg[9]_i_6_n_0\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \PulseWidth_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RegisterDelay_DatReg : STD_LOGIC;
  signal \RegisterDelay_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg[1]_i_2_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \RegisterDelay_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal Step_CntReg : STD_LOGIC;
  signal \Step_CntReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Step_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Step_CntReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Step_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Step_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Step_CntReg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Step_CntReg[5]_i_3_n_0\ : STD_LOGIC;
  signal \Step_CntReg[5]_i_4_n_0\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Step_CntReg_reg_n_0_[5]\ : STD_LOGIC;
  signal TimestampSysClk1_EvtReg : STD_LOGIC;
  signal TimestampSysClk1_EvtReg_i_1_n_0 : STD_LOGIC;
  signal TimestampSysClk2_EvtReg : STD_LOGIC;
  signal TimestampSysClk3_EvtReg_reg_n_0 : STD_LOGIC;
  signal TimestampSysClk4_EvtReg : STD_LOGIC;
  signal TimestampSysClkNx_EvtShiftReg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \TimestampSysClkNx_EvtShiftReg_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \TimestampSysClk_EvtShiftReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\ : STD_LOGIC;
  signal Timestamp_Nanosecond_DatOldReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Timestamp_Nanosecond_DatReg0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Timestamp_Nanosecond_DatReg01_in : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal Timestamp_Nanosecond_DatReg1 : STD_LOGIC_VECTOR ( 30 downto 8 );
  signal \Timestamp_Nanosecond_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[11]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[15]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[19]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[23]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_15_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[27]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[30]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[30]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[30]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_13_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_15_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_16_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_17_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_18_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_19_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_22_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_23_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_24_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_25_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_26_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_27_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_28_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_30_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_31_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_32_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[31]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[3]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_10_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_11_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_7_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[7]_i_9_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Timestamp_Second_DatOldReg : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Timestamp_Second_DatOldReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Timestamp_Second_DatReg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Timestamp_Second_DatReg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[11]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[11]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[15]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[15]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[15]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[19]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[19]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[19]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[23]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[23]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[23]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[27]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[27]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[27]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[31]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[31]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[3]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[3]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[3]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[7]_i_6_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Timestamp_Second_DatReg_reg_n_0_[9]\ : STD_LOGIC;
  signal Timestamp_ValReg : STD_LOGIC;
  signal Timestamp_ValReg52_out : STD_LOGIC;
  signal \WaitTimer_CntReg[1]_i_1_n_0\ : STD_LOGIC;
  signal \WaitTimer_CntReg[3]_i_1_n_0\ : STD_LOGIC;
  signal \WaitTimer_CntReg[4]_i_1_n_0\ : STD_LOGIC;
  signal WaitTimer_CntReg_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \WaitTimer_CntReg_reg_n_0_[0]\ : STD_LOGIC;
  signal \WaitTimer_CntReg_reg_n_0_[1]\ : STD_LOGIC;
  signal \WaitTimer_CntReg_reg_n_0_[2]\ : STD_LOGIC;
  signal \WaitTimer_CntReg_reg_n_0_[3]\ : STD_LOGIC;
  signal in16 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in36 : STD_LOGIC_VECTOR ( 63 downto 9 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \p_3_in__0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \p_6_in__0\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_100_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_109_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_114_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_139_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_152_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_30_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_42_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_47_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_56_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_69_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_78_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_91_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DriftAdjustment_Interval_DatReg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_MillisecondCounter_CntReg_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_MillisecondCounter_CntReg_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_105_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_114_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_123_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_51_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_60_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_69_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_78_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_87_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_NormalizeProduct_DatReg_reg[126]_i_96_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Normalizer1_Result_DatReg_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Normalizer1_Result_DatReg_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_OffsetAdjustment_Sign_DatReg_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_OffsetAdjustment_Sign_DatReg_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_OffsetAdjustment_Sign_DatReg_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_OffsetAdjustment_Sign_DatReg_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_DriftIntegralSign_DatReg_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftIntegral_DatReg_reg[43]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_PI_DriftMul_DatReg0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_DriftMul_DatReg0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_PI_DriftMul_DatReg0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_PI_DriftMul_DatReg0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__5_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__5_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__5_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__5_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__6_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__6_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__6_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__6_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__7_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__7_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__7_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__7_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__7_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__8_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__8_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__8_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__8_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__9_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_DriftMul_DatReg0__9_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__9_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__9_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_DriftMul_DatReg0__9_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_DriftMul_DatReg_reg[47]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PI_DriftMul_DatReg_reg[47]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_DriftMul_DatReg_reg[47]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_35_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_44_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_53_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_62_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_71_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_PI_OffsetIntegralSign_DatReg_reg_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_PI_OffsetMul_DatReg0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_PI_OffsetMul_DatReg0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_PI_OffsetMul_DatReg0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_PI_OffsetMul_DatReg0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__3_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__3_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__3_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__3_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__4_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__4_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__4_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__4_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__4_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__5_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__5_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__5_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__5_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__6_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__6_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__6_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__6_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__7_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__7_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__7_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__7_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__7_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__8_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__8_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__8_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__8_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__9_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_PI_OffsetMul_DatReg0__9_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__9_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__9_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg0__9_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_PI_OffsetMul_DatReg_reg[47]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PI_OffsetMul_DatReg_reg[47]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PI_OffsetMul_DatReg_reg[47]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Timestamp_Nanosecond_DatReg_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Timestamp_Second_DatReg_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[16]_i_3\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \AxiReadDataData_DatReg[1]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_1\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \DriftAdjustmentDelta_Second_DatReg[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \DriftAdjustmentDelta_Second_DatReg[31]_i_6\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of DriftAdjustmentDelta_Sign_DatReg_i_32 : label is "soft_lutpair37";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_100 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_100 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_114 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_114 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_139 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_139 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_152 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_152 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_16 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_20 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_20 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_29 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_29 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_3 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_31 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_31 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_33 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_33 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_42 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_47 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_47 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_5 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_5 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_56 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_56 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_69 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_69 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_7 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_78 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_78 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of DriftAdjustmentDelta_Sign_DatReg_reg_i_91 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of DriftAdjustmentDelta_Sign_DatReg_reg_i_91 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \DriftAdjustment_Interval_DatReg[31]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \DriftAdjustment_Interval_DatReg[31]_i_6\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \DriftAdjustment_Interval_DatReg[31]_i_7\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[27]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Interval_DatReg_reg[31]_i_3\ : label is 35;
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[10]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[11]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[12]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[13]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[14]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[16]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[17]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[18]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[19]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[1]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[20]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[21]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[22]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[23]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[24]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[25]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[26]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[27]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[28]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[29]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[2]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[30]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[31]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[31]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[3]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[4]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[6]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[7]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[8]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \DriftAdjustment_Nanosecond_DatReg[9]_i_2\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of DriftAdjustment_Sign_DatReg_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of DriftCalcActive_ValReg_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[0]_i_4\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_Axi_AccessState_StaReg[1]_i_3\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[0]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Axi_AccessState_StaReg_reg[1]\ : label is "read_st:10,write_st:01,idle_st:00,resp_st:11";
  attribute SOFT_HLUTNM of \FSM_sequential_DriftCalcState_StaReg[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_DriftCalcState_StaReg[2]_i_3\ : label is "soft_lutpair33";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[0]\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_DriftCalcState_StaReg_reg[0]\ : label is "FSM_sequential_DriftCalcState_StaReg_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute ORIG_CELL_NAME of \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep\ : label is "FSM_sequential_DriftCalcState_StaReg_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[1]\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[2]\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute ORIG_CELL_NAME of \FSM_sequential_DriftCalcState_StaReg_reg[2]\ : label is "FSM_sequential_DriftCalcState_StaReg_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute ORIG_CELL_NAME of \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep\ : label is "FSM_sequential_DriftCalcState_StaReg_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0\ : label is "suboffsetold_st:001,normalize_step2_st:100,normalize_step3_st:101,diff_st:010,waittimestamp_st:000,normalize_step1_st:011";
  attribute ORIG_CELL_NAME of \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0\ : label is "FSM_sequential_DriftCalcState_StaReg_reg[2]";
  attribute SOFT_HLUTNM of \FSM_sequential_PI_DriftState_StaReg[0]_i_1\ : label is "soft_lutpair10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_PI_DriftState_StaReg_reg[0]\ : label is "idle_st:00,i_st:10,p_st:01,check_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_PI_DriftState_StaReg_reg[1]\ : label is "idle_st:00,i_st:10,p_st:01,check_st:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_PI_OffsetState_StaReg_reg[0]\ : label is "idle_st:00,p_st:01,i_st:10,";
  attribute FSM_ENCODED_STATES of \FSM_sequential_PI_OffsetState_StaReg_reg[1]\ : label is "idle_st:00,p_st:01,i_st:10,";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[12]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \MillisecondCounter_CntReg_reg[8]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \MillisecondCounter_CntReg_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of NormalizeActive1_ValReg_i_1 : label is "soft_lutpair11";
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_105\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_114\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_123\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_33\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_42\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_51\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_60\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_69\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_78\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_87\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \NormalizeProduct_DatReg_reg[126]_i_96\ : label is 11;
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[10]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[12]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[13]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[14]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[15]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[16]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[17]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[19]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[20]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[21]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[22]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[23]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[24]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[25]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[26]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[27]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[28]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[30]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[31]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[32]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[33]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[34]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[35]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[36]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[37]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[38]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[39]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[40]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[41]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[42]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[43]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[44]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[45]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[46]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[47]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[48]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[49]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[50]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[51]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[52]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[53]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[54]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[55]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[56]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[57]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[58]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[59]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[60]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[61]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[62]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[63]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Normalizer1_DatReg[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[10]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[11]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[12]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[13]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[14]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[15]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[16]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[17]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[18]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[19]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[21]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[22]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[23]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[24]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[25]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[26]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[27]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[28]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[29]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[30]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[31]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[32]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[33]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[34]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[35]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[36]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[37]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[38]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[39]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[40]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[41]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[42]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[43]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[44]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[45]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[46]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[47]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[48]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[49]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[50]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[51]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[52]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[53]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[54]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[55]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[56]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[57]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[58]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[59]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[60]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[61]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[62]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Normalizer1_Result_DatReg[63]_i_2\ : label is "soft_lutpair157";
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \Normalizer1_Result_DatReg_reg[63]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[65]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[66]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[67]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[68]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[69]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[70]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[71]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[72]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[73]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[74]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[75]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[76]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[77]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[78]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[79]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[80]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[81]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[82]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[83]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[84]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[85]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[86]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[87]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[88]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[89]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[90]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[91]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[92]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[93]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[94]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Normalizer2_DatReg[95]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[15]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[23]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[25]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[26]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[27]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[28]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[29]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[30]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[31]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[31]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Normalizer2_Result_DatReg[7]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[0]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[26]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[27]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[27]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[28]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[29]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[30]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[31]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[31]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \OffsetAdjustment_Nanosecond_DatReg[31]_i_6\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of OffsetAdjustment_Sign_DatReg_reg_i_19 : label is 11;
  attribute COMPARATOR_THRESHOLD of OffsetAdjustment_Sign_DatReg_reg_i_28 : label is 11;
  attribute COMPARATOR_THRESHOLD of OffsetAdjustment_Sign_DatReg_reg_i_6 : label is 11;
  attribute COMPARATOR_THRESHOLD of OffsetAdjustment_Sign_DatReg_reg_i_9 : label is 11;
  attribute SOFT_HLUTNM of \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_2\ : label is "soft_lutpair8";
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of PI_DriftAdjustment_Sign_DatReg_i_3 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of PI_DriftAdjustment_Sign_DatReg_i_4 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of PI_DriftAdjustment_ValReg_i_1 : label is "soft_lutpair10";
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_11 : label is 11;
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_20 : label is 11;
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_29 : label is 11;
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_3 : label is 11;
  attribute COMPARATOR_THRESHOLD of PI_DriftIntegralSign_DatReg_reg_i_6 : label is 11;
  attribute SOFT_HLUTNM of \PI_DriftIntegral_DatReg[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \PI_DriftIntegral_DatReg[43]_i_4\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \PI_DriftIntegral_DatReg[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \PI_DriftIntegral_DatReg[7]_i_3\ : label is "soft_lutpair21";
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[11]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[11]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[15]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[15]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[18]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[18]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[19]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[22]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[22]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[23]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[27]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[27]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[27]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[2]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[31]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[34]_i_10\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[34]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[34]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[34]_i_5\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[35]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[38]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[38]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[39]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[3]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_22\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_40\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_49\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_5\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_6\ : label is 11;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[43]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[6]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[6]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \PI_DriftIntegral_DatReg_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of PI_DriftMul_DatReg0 : label is "{SYNTH-10 {cell *THIS*} {string 18x11 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__1\ : label is "{SYNTH-10 {cell *THIS*} {string 11x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__5\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__6\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__7\ : label is "{SYNTH-10 {cell *THIS*} {string 18x11 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__8\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_DriftMul_DatReg0__9\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[28]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[31]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[32]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[33]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[34]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[35]_i_1\ : label is "soft_lutpair92";
  attribute HLUTNM : string;
  attribute HLUTNM of \PI_DriftMul_DatReg[35]_i_4\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[36]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[37]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[38]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[39]_i_1\ : label is "soft_lutpair90";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_10\ : label is "lutpair1";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \PI_DriftMul_DatReg[39]_i_9\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[40]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[41]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[42]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[43]_i_1\ : label is "soft_lutpair88";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_10\ : label is "lutpair5";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_6\ : label is "lutpair4";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_7\ : label is "lutpair8";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \PI_DriftMul_DatReg[43]_i_9\ : label is "lutpair6";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[44]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[45]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[46]_i_1\ : label is "soft_lutpair86";
  attribute HLUTNM of \PI_DriftMul_DatReg[47]_i_10\ : label is "lutpair8";
  attribute HLUTNM of \PI_DriftMul_DatReg[47]_i_13\ : label is "lutpair10";
  attribute HLUTNM of \PI_DriftMul_DatReg[47]_i_14\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \PI_DriftMul_DatReg[47]_i_2\ : label is "soft_lutpair86";
  attribute HLUTNM of \PI_DriftMul_DatReg[47]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \PI_DriftMul_DatReg[47]_i_9\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Interval_DatReg[29]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Interval_DatReg[31]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7\ : label is "soft_lutpair135";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \PI_OffsetAdjustment_Second_DatReg[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of PI_OffsetAdjustment_Sign_DatReg_i_3 : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_12 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_12 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_2 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_21 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_21 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_26 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_26 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_3 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_35 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_35 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_4 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_44 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_44 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_53 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_53 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_62 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_62 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_71 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_71 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of PI_OffsetIntegralSign_DatReg_reg_i_9 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetIntegralSign_DatReg_reg_i_9 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \PI_OffsetIntegral_DatReg[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \PI_OffsetIntegral_DatReg[38]_i_4\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[11]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[11]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[11]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[11]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[11]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[15]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[15]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[15]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[15]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[19]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[19]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[19]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[19]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[19]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[23]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[23]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[23]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[23]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[27]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[27]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[27]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[27]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[27]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[31]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[31]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[31]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[35]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[35]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[35]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[35]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[35]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[35]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[39]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[39]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[39]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[39]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[39]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[39]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[3]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[3]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[3]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[3]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[43]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[43]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[43]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[43]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[43]_i_7\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[43]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[7]_i_5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[7]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \PI_OffsetIntegral_DatReg_reg[7]_i_6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetIntegral_DatReg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of PI_OffsetMul_DatReg0 : label is "{SYNTH-10 {cell *THIS*} {string 18x11 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__1\ : label is "{SYNTH-10 {cell *THIS*} {string 11x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__3\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__4\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 9}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__5\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__6\ : label is "{SYNTH-10 {cell *THIS*} {string 16x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__7\ : label is "{SYNTH-10 {cell *THIS*} {string 18x11 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__8\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg0__9\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 6}}";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[18]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[19]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[20]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[21]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[22]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[23]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[24]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[25]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[26]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[27]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[28]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[29]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[30]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[31]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[32]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[33]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[34]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[35]_i_1\ : label is "soft_lutpair108";
  attribute HLUTNM of \PI_OffsetMul_DatReg[35]_i_4\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[36]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[37]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[38]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[39]_i_1\ : label is "soft_lutpair106";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_10\ : label is "lutpair12";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_3\ : label is "lutpair14";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_5\ : label is "lutpair12";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_6\ : label is "lutpair11";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_7\ : label is "lutpair15";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_8\ : label is "lutpair14";
  attribute HLUTNM of \PI_OffsetMul_DatReg[39]_i_9\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[40]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[41]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[42]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[43]_i_1\ : label is "soft_lutpair104";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_10\ : label is "lutpair16";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_3\ : label is "lutpair18";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_4\ : label is "lutpair17";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_5\ : label is "lutpair16";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_6\ : label is "lutpair15";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_7\ : label is "lutpair19";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_8\ : label is "lutpair18";
  attribute HLUTNM of \PI_OffsetMul_DatReg[43]_i_9\ : label is "lutpair17";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[44]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[45]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[46]_i_1\ : label is "soft_lutpair103";
  attribute HLUTNM of \PI_OffsetMul_DatReg[47]_i_10\ : label is "lutpair21";
  attribute HLUTNM of \PI_OffsetMul_DatReg[47]_i_11\ : label is "lutpair20";
  attribute SOFT_HLUTNM of \PI_OffsetMul_DatReg[47]_i_2\ : label is "soft_lutpair102";
  attribute HLUTNM of \PI_OffsetMul_DatReg[47]_i_5\ : label is "lutpair21";
  attribute HLUTNM of \PI_OffsetMul_DatReg[47]_i_6\ : label is "lutpair20";
  attribute HLUTNM of \PI_OffsetMul_DatReg[47]_i_7\ : label is "lutpair19";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[35]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[36]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[39]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[40]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[43]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[44]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[47]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \PI_OffsetMul_DatReg_reg[47]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of PeriodIsOk_ValReg_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of PeriodIsOk_ValReg_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \PeriodTimer_CntReg[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PeriodTimer_CntReg[10]_i_8\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \PeriodTimer_CntReg[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \PeriodTimer_CntReg[8]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \PpsSlaveControl_DatReg[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \PpsSlaveControl_DatReg[1]_i_1\ : label is "soft_lutpair61";
  attribute ORIG_CELL_NAME of \PpsSlaveControl_DatReg_reg[0]\ : label is "PpsSlaveControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \PpsSlaveControl_DatReg_reg[0]_rep\ : label is "PpsSlaveControl_DatReg_reg[0]";
  attribute ORIG_CELL_NAME of \PpsSlaveControl_DatReg_reg[0]_rep__0\ : label is "PpsSlaveControl_DatReg_reg[0]";
  attribute SOFT_HLUTNM of \PpsSlavePolarity_DatReg[0]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PpsSlaveStatus_DatReg[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \PulseStarted_ValReg[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of PulseWidthError_DatReg_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \PulseWidthTimer_CntReg[10]_i_9\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[5]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[9]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \PulseWidth_DatReg[9]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \RegisterDelay_DatReg[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RegisterDelay_DatReg[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \RegisterDelay_DatReg[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \RegisterDelay_DatReg[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Step_CntReg[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Step_CntReg[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Step_CntReg[5]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Step_CntReg[5]_i_4\ : label is "soft_lutpair9";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \TimestampSysClkNx_EvtShiftReg_reg[0]_srl3\ : label is "\U0/TimestampSysClkNx_EvtShiftReg_reg ";
  attribute srl_name : string;
  attribute srl_name of \TimestampSysClkNx_EvtShiftReg_reg[0]_srl3\ : label is "\U0/TimestampSysClkNx_EvtShiftReg_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \Timestamp_Nanosecond_DatReg[31]_i_2\ : label is "soft_lutpair34";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[11]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[11]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[11]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[15]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[15]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[15]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[19]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[19]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[19]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[23]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[23]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[23]_i_4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[23]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[27]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[27]_i_8\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[27]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[30]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[30]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[31]_i_10\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[31]_i_14\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[31]_i_21\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_21\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[31]_i_3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[31]_i_5\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[31]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Nanosecond_DatReg_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Nanosecond_DatReg_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[11]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[13]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[15]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[17]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[19]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[21]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[22]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[23]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[27]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[28]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[29]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[30]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Timestamp_Second_DatReg[9]_i_1\ : label is "soft_lutpair73";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[11]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[19]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[23]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[23]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[27]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[27]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[31]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \Timestamp_Second_DatReg_reg[7]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \Timestamp_Second_DatReg_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \WaitTimer_CntReg[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \WaitTimer_CntReg[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \WaitTimer_CntReg[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \WaitTimer_CntReg[3]_i_1\ : label is "soft_lutpair5";
begin
  AxiReadAddrReady_RdyReg_reg_0 <= \^axireadaddrready_rdyreg_reg_0\;
  AxiReadDataResponse_DatOut(0) <= \^axireaddataresponse_datout\(0);
  AxiReadDataValid_ValOut <= \^axireaddatavalid_valout\;
  AxiWriteAddrReady_RdyOut <= \^axiwriteaddrready_rdyout\;
  AxiWriteDataReady_RdyOut <= \^axiwritedataready_rdyout\;
  AxiWriteRespResponse_DatOut(0) <= \^axiwriterespresponse_datout\(0);
  AxiWriteRespValid_ValOut <= \^axiwriterespvalid_valout\;
  DriftAdjustment_Nanosecond_DatOut(31 downto 0) <= \^driftadjustment_nanosecond_datout\(31 downto 0);
  DriftAdjustment_ValOut <= \^driftadjustment_valout\;
  OffsetAdjustment_Interval_DatOut(1 downto 0) <= \^offsetadjustment_interval_datout\(1 downto 0);
  OffsetAdjustment_Nanosecond_DatOut(31 downto 0) <= \^offsetadjustment_nanosecond_datout\(31 downto 0);
  OffsetAdjustment_Second_DatOut(0) <= \^offsetadjustment_second_datout\(0);
  OffsetAdjustment_ValOut <= \^offsetadjustment_valout\;
  PI_DriftAdjustment_Sign_DatReg_reg_0 <= \^pi_driftadjustment_sign_datreg_reg_0\;
  PI_OffsetAdjustment_Sign_DatReg_reg_0 <= \^pi_offsetadjustment_sign_datreg_reg_0\;
AxiReadAddrReady_RdyReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030303AAAAAAAA"
    )
        port map (
      I0 => \^axireadaddrready_rdyreg_reg_0\,
      I1 => Axi_AccessState_StaReg(0),
      I2 => Axi_AccessState_StaReg(1),
      I3 => AxiWriteDataValid_ValIn,
      I4 => AxiWriteAddrValid_ValIn,
      I5 => AxiReadAddrValid_ValIn,
      O => AxiReadAddrReady_RdyReg_i_1_n_0
    );
AxiReadAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiReadAddrReady_RdyReg_i_1_n_0,
      Q => \^axireadaddrready_rdyreg_reg_0\
    );
\AxiReadDataData_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[0]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[1]_i_3_n_0\,
      I2 => Reg(0),
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \AxiReadDataData_DatReg[0]_i_1_n_0\
    );
\AxiReadDataData_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \PpsSlavePolarity_DatReg_reg_n_0_[0]\,
      I1 => \AxiReadDataData_DatReg[1]_i_4_n_0\,
      I2 => \PpsSlaveCableDelay_DatReg_reg_n_0_[0]\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlavePulseWidth_DatReg_reg_n_0_[0]\,
      O => \AxiReadDataData_DatReg[0]_i_2_n_0\
    );
\AxiReadDataData_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[10]\,
      O => \AxiReadDataData_DatReg[10]_i_1_n_0\
    );
\AxiReadDataData_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[11]\,
      O => \AxiReadDataData_DatReg[11]_i_1_n_0\
    );
\AxiReadDataData_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[12]\,
      O => \AxiReadDataData_DatReg[12]_i_1_n_0\
    );
\AxiReadDataData_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[13]\,
      O => \AxiReadDataData_DatReg[13]_i_1_n_0\
    );
\AxiReadDataData_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[14]\,
      O => \AxiReadDataData_DatReg[14]_i_1_n_0\
    );
\AxiReadDataData_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E000000"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \PpsSlaveCableDelay_DatReg_reg_n_0_[15]\,
      O => \AxiReadDataData_DatReg[15]_i_1_n_0\
    );
\AxiReadDataData_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000100"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(0),
      I1 => AxiReadAddrAddress_AdrIn(1),
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(3),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataData_DatReg[15]_i_2_n_0\
    );
\AxiReadDataData_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiReadAddrValid_ValIn,
      I4 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      O => AxiReadDataData_DatReg
    );
\AxiReadDataData_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_3_n_0\,
      I1 => AxiReadAddrAddress_AdrIn(4),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(3),
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_2_n_0\
    );
\AxiReadDataData_DatReg[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(0),
      I1 => AxiReadAddrAddress_AdrIn(1),
      O => \AxiReadDataData_DatReg[16]_i_3_n_0\
    );
\AxiReadDataData_DatReg[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(8),
      I1 => AxiReadAddrAddress_AdrIn(14),
      I2 => AxiReadAddrAddress_AdrIn(7),
      I3 => AxiReadAddrAddress_AdrIn(11),
      I4 => \AxiReadDataData_DatReg[16]_i_5_n_0\,
      O => \AxiReadDataData_DatReg[16]_i_4_n_0\
    );
\AxiReadDataData_DatReg[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(15),
      I1 => AxiReadAddrAddress_AdrIn(10),
      I2 => AxiReadAddrAddress_AdrIn(6),
      I3 => AxiReadAddrAddress_AdrIn(13),
      I4 => AxiReadAddrAddress_AdrIn(9),
      I5 => AxiReadAddrAddress_AdrIn(12),
      O => \AxiReadDataData_DatReg[16]_i_5_n_0\
    );
\AxiReadDataData_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[1]_i_2_n_0\,
      I1 => \AxiReadDataData_DatReg[1]_i_3_n_0\,
      I2 => Reg(1),
      I3 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I4 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[1]\,
      O => \AxiReadDataData_DatReg[1]_i_1_n_0\
    );
\AxiReadDataData_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \PpsSlavePulseWidth_DatReg_reg_n_0_[1]\,
      I1 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I2 => \PpsSlaveCableDelay_DatReg_reg_n_0_[1]\,
      I3 => \AxiReadDataData_DatReg[1]_i_4_n_0\,
      O => \AxiReadDataData_DatReg[1]_i_2_n_0\
    );
\AxiReadDataData_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000110"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(1),
      I1 => AxiReadAddrAddress_AdrIn(0),
      I2 => AxiReadAddrAddress_AdrIn(5),
      I3 => AxiReadAddrAddress_AdrIn(4),
      I4 => AxiReadAddrAddress_AdrIn(2),
      I5 => AxiReadAddrAddress_AdrIn(3),
      O => \AxiReadDataData_DatReg[1]_i_3_n_0\
    );
\AxiReadDataData_DatReg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => AxiReadAddrAddress_AdrIn(3),
      I3 => AxiReadAddrAddress_AdrIn(0),
      I4 => AxiReadAddrAddress_AdrIn(1),
      O => \AxiReadDataData_DatReg[1]_i_4_n_0\
    );
\AxiReadDataData_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[2]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[2]\,
      O => \AxiReadDataData_DatReg[2]_i_1_n_0\
    );
\AxiReadDataData_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[3]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[3]\,
      O => \AxiReadDataData_DatReg[3]_i_1_n_0\
    );
\AxiReadDataData_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[4]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[4]\,
      O => \AxiReadDataData_DatReg[4]_i_1_n_0\
    );
\AxiReadDataData_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[5]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[5]\,
      O => \AxiReadDataData_DatReg[5]_i_1_n_0\
    );
\AxiReadDataData_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[6]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[6]\,
      O => \AxiReadDataData_DatReg[6]_i_1_n_0\
    );
\AxiReadDataData_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[7]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[7]\,
      O => \AxiReadDataData_DatReg[7]_i_1_n_0\
    );
\AxiReadDataData_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[8]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[8]\,
      O => \AxiReadDataData_DatReg[8]_i_1_n_0\
    );
\AxiReadDataData_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0000000E00"
    )
        port map (
      I0 => AxiReadAddrAddress_AdrIn(4),
      I1 => AxiReadAddrAddress_AdrIn(5),
      I2 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I3 => \PpsSlavePulseWidth_DatReg_reg_n_0_[9]\,
      I4 => \AxiReadDataData_DatReg[15]_i_2_n_0\,
      I5 => \PpsSlaveCableDelay_DatReg_reg_n_0_[9]\,
      O => \AxiReadDataData_DatReg[9]_i_1_n_0\
    );
\AxiReadDataData_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[0]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(0)
    );
\AxiReadDataData_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[10]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(10)
    );
\AxiReadDataData_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[11]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(11)
    );
\AxiReadDataData_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[12]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(12)
    );
\AxiReadDataData_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[13]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(13)
    );
\AxiReadDataData_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[14]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(14)
    );
\AxiReadDataData_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[15]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(15)
    );
\AxiReadDataData_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[16]_i_2_n_0\,
      Q => AxiReadDataData_DatOut(16)
    );
\AxiReadDataData_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[1]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(1)
    );
\AxiReadDataData_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[2]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(2)
    );
\AxiReadDataData_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[3]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(3)
    );
\AxiReadDataData_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[4]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(4)
    );
\AxiReadDataData_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[5]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(5)
    );
\AxiReadDataData_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[6]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(6)
    );
\AxiReadDataData_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[7]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(7)
    );
\AxiReadDataData_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[8]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(8)
    );
\AxiReadDataData_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => AxiReadDataData_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataData_DatReg[9]_i_1_n_0\,
      Q => AxiReadDataData_DatOut(9)
    );
\AxiReadDataResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \AxiReadDataResponse_DatReg[1]_i_2_n_0\,
      I1 => AxiReadAddrValid_ValIn,
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      I5 => \^axireaddataresponse_datout\(0),
      O => \AxiReadDataResponse_DatReg[1]_i_1_n_0\
    );
\AxiReadDataResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFDFDDD"
    )
        port map (
      I0 => \AxiReadDataData_DatReg[16]_i_4_n_0\,
      I1 => \AxiReadDataData_DatReg[16]_i_3_n_0\,
      I2 => AxiReadAddrAddress_AdrIn(4),
      I3 => AxiReadAddrAddress_AdrIn(5),
      I4 => AxiReadAddrAddress_AdrIn(3),
      I5 => AxiReadAddrAddress_AdrIn(2),
      O => \AxiReadDataResponse_DatReg[1]_i_2_n_0\
    );
\AxiReadDataResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiReadDataResponse_DatReg[1]_i_1_n_0\,
      Q => \^axireaddataresponse_datout\(0)
    );
AxiReadDataValid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => Axi_AccessState_StaReg(0),
      I1 => Axi_AccessState_StaReg(1),
      I2 => \^axireadaddrready_rdyreg_reg_0\,
      I3 => AxiReadAddrValid_ValIn,
      I4 => AxiReadDataReady_RdyIn,
      I5 => \^axireaddatavalid_valout\,
      O => AxiReadDataValid_ValReg_i_1_n_0
    );
AxiReadDataValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiReadDataValid_ValReg_i_1_n_0,
      Q => \^axireaddatavalid_valout\
    );
AxiWriteAddrReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222222E2"
    )
        port map (
      I0 => \^axiwriteaddrready_rdyout\,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => AxiWriteDataValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteAddrReady_RdyReg_i_1_n_0
    );
AxiWriteAddrReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteAddrReady_RdyReg_i_1_n_0,
      Q => \^axiwriteaddrready_rdyout\
    );
AxiWriteDataReady_RdyReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0ACA"
    )
        port map (
      I0 => \^axiwritedataready_rdyout\,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => AxiWriteDataValid_ValIn,
      I3 => Axi_AccessState_StaReg(1),
      I4 => Axi_AccessState_StaReg(0),
      O => AxiWriteDataReady_RdyReg_i_1_n_0
    );
AxiWriteDataReady_RdyReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataReady_RdyReg_i_1_n_0,
      Q => \^axiwritedataready_rdyout\
    );
\AxiWriteRespResponse_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\,
      I1 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I2 => AxiWriteRespValid_ValReg_i_2_n_0,
      I3 => \^axiwriterespresponse_datout\(0),
      O => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEA"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(4),
      I1 => AxiWriteAddrAddress_AdrIn(5),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(2),
      O => \AxiWriteRespResponse_DatReg[1]_i_2_n_0\
    );
\AxiWriteRespResponse_DatReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \PpsSlavePolarity_DatReg[0]_i_4_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(6),
      I2 => AxiWriteAddrAddress_AdrIn(7),
      I3 => AxiWriteAddrAddress_AdrIn(0),
      I4 => AxiWriteAddrAddress_AdrIn(1),
      O => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\
    );
\AxiWriteRespResponse_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \AxiWriteRespResponse_DatReg[1]_i_1_n_0\,
      Q => \^axiwriterespresponse_datout\(0)
    );
AxiWriteRespValid_ValReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg_i_2_n_0,
      I1 => AxiWriteRespReady_RdyIn,
      I2 => \^axiwriterespvalid_valout\,
      O => AxiWriteRespValid_ValReg_i_1_n_0
    );
AxiWriteRespValid_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^axiwritedataready_rdyout\,
      I1 => AxiWriteDataValid_ValIn,
      I2 => Axi_AccessState_StaReg(0),
      I3 => Axi_AccessState_StaReg(1),
      I4 => AxiWriteAddrValid_ValIn,
      I5 => \^axiwriteaddrready_rdyout\,
      O => AxiWriteRespValid_ValReg_i_2_n_0
    );
AxiWriteRespValid_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteRespValid_ValReg_i_1_n_0,
      Q => \^axiwriterespvalid_valout\
    );
\ClockTime_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(0),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\
    );
\ClockTime_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(10),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\
    );
\ClockTime_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(11),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\
    );
\ClockTime_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(12),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\
    );
\ClockTime_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(13),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\
    );
\ClockTime_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(14),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\
    );
\ClockTime_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(15),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\
    );
\ClockTime_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(16),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\
    );
\ClockTime_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(17),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\
    );
\ClockTime_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(18),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\
    );
\ClockTime_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(19),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\
    );
\ClockTime_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(1),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\
    );
\ClockTime_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(20),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\
    );
\ClockTime_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(21),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\
    );
\ClockTime_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(22),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\
    );
\ClockTime_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(23),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\
    );
\ClockTime_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(24),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\
    );
\ClockTime_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(25),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\
    );
\ClockTime_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(26),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\
    );
\ClockTime_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(27),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\
    );
\ClockTime_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(28),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\
    );
\ClockTime_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(29),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\
    );
\ClockTime_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(2),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\
    );
\ClockTime_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(30),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[30]\
    );
\ClockTime_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(31),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[31]\
    );
\ClockTime_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(3),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\
    );
\ClockTime_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(4),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\
    );
\ClockTime_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(5),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\
    );
\ClockTime_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(6),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\
    );
\ClockTime_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(7),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\
    );
\ClockTime_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(8),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\ClockTime_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Nanosecond_DatIn(9),
      Q => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\
    );
\ClockTime_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(0),
      Q => ClockTime_Second_DatReg(0)
    );
\ClockTime_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(10),
      Q => ClockTime_Second_DatReg(10)
    );
\ClockTime_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(11),
      Q => ClockTime_Second_DatReg(11)
    );
\ClockTime_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(12),
      Q => ClockTime_Second_DatReg(12)
    );
\ClockTime_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(13),
      Q => ClockTime_Second_DatReg(13)
    );
\ClockTime_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(14),
      Q => ClockTime_Second_DatReg(14)
    );
\ClockTime_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(15),
      Q => ClockTime_Second_DatReg(15)
    );
\ClockTime_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(16),
      Q => ClockTime_Second_DatReg(16)
    );
\ClockTime_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(17),
      Q => ClockTime_Second_DatReg(17)
    );
\ClockTime_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(18),
      Q => ClockTime_Second_DatReg(18)
    );
\ClockTime_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(19),
      Q => ClockTime_Second_DatReg(19)
    );
\ClockTime_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(1),
      Q => ClockTime_Second_DatReg(1)
    );
\ClockTime_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(20),
      Q => ClockTime_Second_DatReg(20)
    );
\ClockTime_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(21),
      Q => ClockTime_Second_DatReg(21)
    );
\ClockTime_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(22),
      Q => ClockTime_Second_DatReg(22)
    );
\ClockTime_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(23),
      Q => ClockTime_Second_DatReg(23)
    );
\ClockTime_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(24),
      Q => ClockTime_Second_DatReg(24)
    );
\ClockTime_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(25),
      Q => ClockTime_Second_DatReg(25)
    );
\ClockTime_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(26),
      Q => ClockTime_Second_DatReg(26)
    );
\ClockTime_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(27),
      Q => ClockTime_Second_DatReg(27)
    );
\ClockTime_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(28),
      Q => ClockTime_Second_DatReg(28)
    );
\ClockTime_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(29),
      Q => ClockTime_Second_DatReg(29)
    );
\ClockTime_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(2),
      Q => ClockTime_Second_DatReg(2)
    );
\ClockTime_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(30),
      Q => ClockTime_Second_DatReg(30)
    );
\ClockTime_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(31),
      Q => ClockTime_Second_DatReg(31)
    );
\ClockTime_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(3),
      Q => ClockTime_Second_DatReg(3)
    );
\ClockTime_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(4),
      Q => ClockTime_Second_DatReg(4)
    );
\ClockTime_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(5),
      Q => ClockTime_Second_DatReg(5)
    );
\ClockTime_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(6),
      Q => ClockTime_Second_DatReg(6)
    );
\ClockTime_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(7),
      Q => ClockTime_Second_DatReg(7)
    );
\ClockTime_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(8),
      Q => ClockTime_Second_DatReg(8)
    );
\ClockTime_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_Second_DatIn(9),
      Q => ClockTime_Second_DatReg(9)
    );
ClockTime_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ClockTime_ValIn,
      Q => ClockTime_ValReg
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(0),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(0),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(0),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => Timestamp_Nanosecond_DatOldReg(0),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(0),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_6_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BF8FBF80BF80B0"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(0),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_7_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(0),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(10),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(10),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(10),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(10),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(10),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_6_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(10),
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_14_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_15_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_5\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(10),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_5\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_4\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(11),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Timestamp_Nanosecond_DatOldReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => Timestamp_Nanosecond_DatOldReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Timestamp_Nanosecond_DatOldReg(8),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(11),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(11),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(11),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => Timestamp_Nanosecond_DatOldReg(10),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(9),
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(9),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Timestamp_Nanosecond_DatOldReg(8),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(11),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_4\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_13_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(11),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(10),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(11),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(11),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => Timestamp_Nanosecond_DatOldReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(8),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(10),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_52_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Timestamp_Nanosecond_DatOldReg(11),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => Timestamp_Nanosecond_DatOldReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => Timestamp_Nanosecond_DatOldReg(10),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(9),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(8),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_64_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_65_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(11),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(11),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(12),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(12),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(12),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(12),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(12),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_6_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(12),
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_14_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_15_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(12),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_7\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(13),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(13),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(13),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_6\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_6\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(13),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(13),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(13),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(13),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(14),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(14),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_5\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(14),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_5\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_5\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(14),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(14),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(14),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(14),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_4\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(15),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => Timestamp_Nanosecond_DatOldReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => Timestamp_Nanosecond_DatOldReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => Timestamp_Nanosecond_DatOldReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(15),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(15),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Timestamp_Nanosecond_DatOldReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      I2 => Timestamp_Nanosecond_DatOldReg(15),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(14),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => Timestamp_Nanosecond_DatOldReg(13),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(12),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => Timestamp_Nanosecond_DatOldReg(13),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Timestamp_Nanosecond_DatOldReg(11),
      I2 => Timestamp_Nanosecond_DatOldReg(12),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(15),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_4\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_13_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(15),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(15),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(15),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_52_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(14),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(13),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(12),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(14),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(13),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(12),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(11),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(14),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => Timestamp_Nanosecond_DatOldReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => Timestamp_Nanosecond_DatOldReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => Timestamp_Nanosecond_DatOldReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => Timestamp_Nanosecond_DatOldReg(11),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I3 => Timestamp_Nanosecond_DatOldReg(12),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(15),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(15),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(16),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(16),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(16),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_7\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_7\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(16),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(16),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(16),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(16),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(17),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(17),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_6_n_0\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(17),
      I4 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(17),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_6\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(17),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(17),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(17),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Timestamp_Nanosecond_DatOldReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Timestamp_Nanosecond_DatOldReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Timestamp_Nanosecond_DatOldReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => Timestamp_Nanosecond_DatOldReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(19),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => Timestamp_Nanosecond_DatOldReg(18),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Timestamp_Nanosecond_DatOldReg(17),
      I2 => Timestamp_Nanosecond_DatOldReg(18),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(17),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => Timestamp_Nanosecond_DatOldReg(16),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(15),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => Timestamp_Nanosecond_DatOldReg(16),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(18),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(18),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_5\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(18),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_5\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_5\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(18),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(18),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(18),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(18),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(19),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(19),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(19),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(19),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(19),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Timestamp_Nanosecond_DatOldReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_6_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Timestamp_Nanosecond_DatOldReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Timestamp_Nanosecond_DatOldReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Timestamp_Nanosecond_DatOldReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(18),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(17),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(16),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(15),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Timestamp_Nanosecond_DatOldReg(19),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => Timestamp_Nanosecond_DatOldReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Timestamp_Nanosecond_DatOldReg(17),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => Timestamp_Nanosecond_DatOldReg(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => Timestamp_Nanosecond_DatOldReg(17),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => Timestamp_Nanosecond_DatOldReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => Timestamp_Nanosecond_DatOldReg(15),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => Timestamp_Nanosecond_DatOldReg(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(19),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(18),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(17),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(16),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_14_n_0\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(19),
      I4 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_16_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_4\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(19),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_4\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(18),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(16),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200FFFF"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(1),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(1),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_5_n_0\,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(1),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(1),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_6\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(1),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(1),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(20),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(20),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(20),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(20),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(20),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_6_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(20),
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_14_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_15_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(20),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_7\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(21),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(21),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(21),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_6\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_6\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(21),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(21),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(21),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(21),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(22),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(22),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_5\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(22),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_5\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_5\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(22),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(22),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(22),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(22),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_4\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(23),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Timestamp_Nanosecond_DatOldReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Timestamp_Nanosecond_DatOldReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => Timestamp_Nanosecond_DatOldReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Timestamp_Nanosecond_DatOldReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => Timestamp_Nanosecond_DatOldReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(23),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(23),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Timestamp_Nanosecond_DatOldReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(23),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => Timestamp_Nanosecond_DatOldReg(22),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(21),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => Timestamp_Nanosecond_DatOldReg(22),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      I2 => Timestamp_Nanosecond_DatOldReg(21),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Timestamp_Nanosecond_DatOldReg(19),
      I2 => Timestamp_Nanosecond_DatOldReg(20),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(23),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_4\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_13_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(23),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(23),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(23),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_52_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(22),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(21),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(20),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(22),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(21),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(20),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(19),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Timestamp_Nanosecond_DatOldReg(23),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => Timestamp_Nanosecond_DatOldReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => Timestamp_Nanosecond_DatOldReg(21),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => Timestamp_Nanosecond_DatOldReg(22),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(20),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => Timestamp_Nanosecond_DatOldReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => Timestamp_Nanosecond_DatOldReg(19),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => Timestamp_Nanosecond_DatOldReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(23),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(23),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(24),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(24),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(24),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_7\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(24),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(24),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(24),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(24),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(24),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_2_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(25),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_6\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(25),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(25),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_7_n_0\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(25),
      I4 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(25),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(25),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(25),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(25),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(26),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(26),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(26),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(26),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(26),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_6_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_13_n_0\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(26),
      I4 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_14_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_5\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(26),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_5\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_4\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(27),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Timestamp_Nanosecond_DatOldReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Timestamp_Nanosecond_DatOldReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => Timestamp_Nanosecond_DatOldReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Timestamp_Nanosecond_DatOldReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => Timestamp_Nanosecond_DatOldReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(27),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(27),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Timestamp_Nanosecond_DatOldReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(27),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => Timestamp_Nanosecond_DatOldReg(26),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(25),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => Timestamp_Nanosecond_DatOldReg(26),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      I2 => Timestamp_Nanosecond_DatOldReg(25),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Timestamp_Nanosecond_DatOldReg(23),
      I2 => Timestamp_Nanosecond_DatOldReg(24),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(27),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_4\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_13_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(27),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(27),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(27),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_52_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(26),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(25),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(24),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(26),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(25),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(24),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(23),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Timestamp_Nanosecond_DatOldReg(27),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => Timestamp_Nanosecond_DatOldReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => Timestamp_Nanosecond_DatOldReg(25),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I3 => Timestamp_Nanosecond_DatOldReg(26),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(24),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => Timestamp_Nanosecond_DatOldReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => Timestamp_Nanosecond_DatOldReg(23),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => Timestamp_Nanosecond_DatOldReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(27),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(27),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(28),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(28),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(28),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555551015"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_7\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_7\,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(28),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(28),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(28),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(28),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_64_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_65_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_66_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_67_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_68_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF45455505"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_2_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(29),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(29),
      I4 => \p_6_in__0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(30),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(25),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(23),
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(24),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA08"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_23_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_24_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(16),
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg2(18),
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_25_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(22),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDFDDDDDF"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_9_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(29),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(27),
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(29),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(29),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(29),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(10),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(9),
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(11),
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(12),
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg2(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(15),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(14),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg2(20),
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(19),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEFEFEFEE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_16_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg2(26),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_17_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_18_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_19_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_20_n_0\,
      O => \p_6_in__0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(29),
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_21_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_22_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00B8B8FC008888"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(29),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg1,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_6\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE222E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg2(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(2),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(2),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(2),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(2),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(2),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(2),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_5\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(30),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(30),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F0880"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(30),
      I1 => \p_6_in__0\,
      I2 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(30),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(30),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(30),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(30),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_5\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => Timestamp_Nanosecond_DatOldReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => Timestamp_Nanosecond_DatOldReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Timestamp_Nanosecond_DatOldReg(27),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9699"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => Timestamp_Nanosecond_DatOldReg(31),
      I2 => Timestamp_Nanosecond_DatOldReg(30),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(29),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => Timestamp_Nanosecond_DatOldReg(30),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      I2 => Timestamp_Nanosecond_DatOldReg(29),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Timestamp_Nanosecond_DatOldReg(27),
      I2 => Timestamp_Nanosecond_DatOldReg(28),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(31),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(31),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(31),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_4\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(31),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => Timestamp_Nanosecond_DatOldReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_24_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(29),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(28),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(31),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => Timestamp_Nanosecond_DatOldReg(30),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(28),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => Timestamp_Nanosecond_DatOldReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F88F0880"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(31),
      I1 => \p_6_in__0\,
      I2 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(27),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => Timestamp_Nanosecond_DatOldReg(26),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(24),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => Timestamp_Nanosecond_DatOldReg(25),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => Timestamp_Nanosecond_DatOldReg(31),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => Timestamp_Nanosecond_DatOldReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      I2 => Timestamp_Nanosecond_DatOldReg(29),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Timestamp_Nanosecond_DatOldReg(26),
      I2 => Timestamp_Nanosecond_DatOldReg(27),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      I2 => Timestamp_Nanosecond_DatOldReg(25),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(29),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(28),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(27),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => Timestamp_Nanosecond_DatOldReg(30),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => Timestamp_Nanosecond_DatOldReg(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => Timestamp_Nanosecond_DatOldReg(29),
      I2 => Timestamp_Nanosecond_DatOldReg(30),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(28),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => Timestamp_Nanosecond_DatOldReg(29),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => Timestamp_Nanosecond_DatOldReg(27),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => Timestamp_Nanosecond_DatOldReg(28),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(23),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => Timestamp_Nanosecond_DatOldReg(22),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(20),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => Timestamp_Nanosecond_DatOldReg(21),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(19),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => Timestamp_Nanosecond_DatOldReg(18),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(17),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => Timestamp_Nanosecond_DatOldReg(16),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Timestamp_Nanosecond_DatOldReg(22),
      I2 => Timestamp_Nanosecond_DatOldReg(23),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => Timestamp_Nanosecond_DatOldReg(21),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Timestamp_Nanosecond_DatOldReg(18),
      I2 => Timestamp_Nanosecond_DatOldReg(19),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Timestamp_Nanosecond_DatOldReg(16),
      I2 => Timestamp_Nanosecond_DatOldReg(17),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(14),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => Timestamp_Nanosecond_DatOldReg(15),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_53_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(13),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => Timestamp_Nanosecond_DatOldReg(12),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_54_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(11),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => Timestamp_Nanosecond_DatOldReg(10),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(8),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => Timestamp_Nanosecond_DatOldReg(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_56_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      I2 => Timestamp_Nanosecond_DatOldReg(15),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => Timestamp_Nanosecond_DatOldReg(13),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_58_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      I2 => Timestamp_Nanosecond_DatOldReg(11),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_59_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(31),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(31),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(31),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Timestamp_Nanosecond_DatOldReg(8),
      I2 => Timestamp_Nanosecond_DatOldReg(9),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(6),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => Timestamp_Nanosecond_DatOldReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(4),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => Timestamp_Nanosecond_DatOldReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_62_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(2),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => Timestamp_Nanosecond_DatOldReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(0),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => Timestamp_Nanosecond_DatOldReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_64_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Timestamp_Nanosecond_DatOldReg(6),
      I2 => Timestamp_Nanosecond_DatOldReg(7),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_65_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Timestamp_Nanosecond_DatOldReg(4),
      I2 => Timestamp_Nanosecond_DatOldReg(5),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_66_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Timestamp_Nanosecond_DatOldReg(2),
      I2 => Timestamp_Nanosecond_DatOldReg(3),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_67_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Timestamp_Nanosecond_DatOldReg(0),
      I2 => Timestamp_Nanosecond_DatOldReg(1),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_68_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(31),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_22_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(31),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => Timestamp_Nanosecond_DatOldReg(30),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200FFFF"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(3),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(3),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(3),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(3),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => Timestamp_Nanosecond_DatOldReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Timestamp_Nanosecond_DatOldReg(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => Timestamp_Nanosecond_DatOldReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Timestamp_Nanosecond_DatOldReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => Timestamp_Nanosecond_DatOldReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Timestamp_Nanosecond_DatOldReg(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => Timestamp_Nanosecond_DatOldReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Timestamp_Nanosecond_DatOldReg(0),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_12_n_0\,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(3),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_41_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(3),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(2),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_44_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(1),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_45_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(0),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(3),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(2),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_48_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(1),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_49_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(0),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(3),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_4\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200FFFF"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(4),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(4),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_5_n_0\,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(4),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(4),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_7\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(4),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(4),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200FFFF"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(5),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(5),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_5_n_0\,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(5),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(5),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_6\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(5),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(5),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200FFFF"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_2_n_0\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg2(6),
      I3 => DriftCalcState_StaReg(0),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_3_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(6),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_4_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFBFBFBABFB"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_5_n_0\,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(6),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(6),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_5\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_5\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(6),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(6),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE222E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg2(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(7),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg1,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_4\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_4\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_10_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => Timestamp_Nanosecond_DatOldReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Timestamp_Nanosecond_DatOldReg(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_16_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => Timestamp_Nanosecond_DatOldReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Timestamp_Nanosecond_DatOldReg(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => Timestamp_Nanosecond_DatOldReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(7),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(7),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Timestamp_Nanosecond_DatOldReg(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_20_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => Timestamp_Nanosecond_DatOldReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_21_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Timestamp_Nanosecond_DatOldReg(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(7),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_10_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(7),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_33_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(6),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(5),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(4),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(7),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_37_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(6),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(5),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(4),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(7),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(7),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(7),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A00"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_2_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(8),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_7\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_7\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(8),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(8),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEAAA"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(8),
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_7_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_8_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_7\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(8),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FEE0044"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg0(8),
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I4 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(8),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(8),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(8),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => DriftCalcState_StaReg(0),
      I5 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_8_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EE2222"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_4_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_5_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(9),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg04_in(9),
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_6_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_2_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F666F6F6F6666666"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(9),
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_6\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_3_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_6\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_7_n_0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_4_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEBFFC3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg07_in(9),
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg2(9),
      I4 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_5_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BF8FBF80B080"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg03_in(9),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg01_in(9),
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      I5 => DriftAdjustmentDelta_Nanosecond_DatReg0(9),
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_6_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_6\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg02_in(9),
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      O => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_7_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => DriftAdjustmentDelta_Nanosecond_DatReg2(10 downto 9),
      DI(0) => '0',
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(11 downto 8),
      S(3) => DriftAdjustmentDelta_Nanosecond_DatReg2(11),
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_8_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_9_n_0\,
      S(0) => DriftAdjustmentDelta_Nanosecond_DatReg2(8)
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_10_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_11_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_12_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[10]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_30_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_31_n_0\,
      DI(1) => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_32_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_33_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_34_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(11 downto 8),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_37_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_38_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_39_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_42_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_43_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_44_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_45_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_46_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_47_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(11 downto 8),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_52_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_53_n_0\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => Timestamp_Nanosecond_DatOldReg(8),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_54_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_55_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_56_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_57_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(7 downto 4),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_36_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_58_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_59_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_60_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_61_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(7 downto 4),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_41_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_62_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_63_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_64_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_65_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_14_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_15_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_16_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_18_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_19_n_0\,
      DI(1) => Timestamp_Nanosecond_DatOldReg(9),
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_20_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_21_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_22_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_23_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_26_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_27_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_28_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[11]_i_29_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_3_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(13 downto 12),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(15 downto 12),
      S(3 downto 2) => DriftAdjustmentDelta_Nanosecond_DatReg2(15 downto 14),
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_8_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[10]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_10_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_11_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_12_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[12]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_10_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_32_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_33_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_34_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_35_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_36_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_37_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_38_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_11_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(15 downto 12),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_40_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_41_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_42_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_12_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_44_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_45_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_46_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_47_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_24_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(15 downto 12),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_52_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_53_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_54_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_25_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_56_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_57_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_58_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_59_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_60_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_61_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_62_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_14_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_15_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_16_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_18_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_19_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_20_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_21_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_22_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_23_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_24_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[11]_i_9_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_28_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_29_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_30_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[15]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_11_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(19 downto 16),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_32_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_33_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_34_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_12_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_36_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_37_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_38_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_39_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_40_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_41_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_42_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_12_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_13_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_14_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_15_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_16_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_17_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_18_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_19_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_10_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_20_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_21_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_22_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_23_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_24_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_25_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_26_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_27_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_9_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_28_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_29_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_30_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[18]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_19_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_20_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_21_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_27_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_23_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_24_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_25_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_26_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_27_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_28_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_29_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[15]_i_26_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(19 downto 16),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_31_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_32_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_33_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DriftAdjustmentDelta_Nanosecond_DatReg2(18),
      DI(1) => '0',
      DI(0) => DriftAdjustmentDelta_Nanosecond_DatReg2(16),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(19 downto 16),
      S(3) => DriftAdjustmentDelta_Nanosecond_DatReg2(19),
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_8_n_0\,
      S(1) => DriftAdjustmentDelta_Nanosecond_DatReg2(17),
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_9_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_10_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_11_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_12_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[19]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => DriftAdjustmentDelta_Nanosecond_DatReg2(22 downto 21),
      DI(0) => '0',
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(23 downto 20),
      S(3) => DriftAdjustmentDelta_Nanosecond_DatReg2(23),
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_8_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_9_n_0\,
      S(0) => DriftAdjustmentDelta_Nanosecond_DatReg2(20)
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_10_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_11_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_12_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[20]_i_13_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_32_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_33_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_34_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_35_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_36_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_37_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_38_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_10_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(23 downto 20),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_40_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_41_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_42_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_11_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_44_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_45_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_46_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_47_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_18_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(23 downto 20),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_52_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_53_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_54_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_17_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_56_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_57_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_58_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_59_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_60_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_61_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_62_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[19]_i_15_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_14_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_15_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_16_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_18_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_19_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_20_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_21_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_22_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_23_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_24_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[18]_i_9_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_28_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_29_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_30_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[23]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DriftAdjustmentDelta_Nanosecond_DatReg2(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(27 downto 24),
      S(3) => DriftAdjustmentDelta_Nanosecond_DatReg2(27),
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_8_n_0\,
      S(1 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(25 downto 24)
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[26]_i_12_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_10_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_32_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_33_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_34_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_35_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_36_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_37_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_38_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_39_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_11_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(27 downto 24),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_40_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_41_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_42_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_43_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_12_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_44_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_45_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_46_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_47_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_26_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(27 downto 24),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_52_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_53_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_54_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_55_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_27_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_56_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_57_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_58_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_59_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_60_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_61_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_62_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_63_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_14_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_15_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_16_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_17_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_18_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_19_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_20_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_21_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_22_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_23_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_24_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_25_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[23]_i_9_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_28_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_29_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_30_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[27]_i_31_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_28_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_29_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_30_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_31_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_32_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_33_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_34_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_12_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_36_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_37_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_38_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_39_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_40_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_41_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_44_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_45_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_46_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_47_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_53_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_54_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_55_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_56_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_57_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_58_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_59_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_61_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_62_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_63_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_64_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_65_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_66_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_67_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_68_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_10_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_12_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_13_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_14_n_0\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_15_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_16_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_17_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_9_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_19_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_20_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_21_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_11_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(30 downto 28),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_9_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_23_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_24_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_25_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[28]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_3_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DriftAdjustmentDelta_Nanosecond_DatReg2(30),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg07_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_10_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_11_n_0\,
      S(1 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(29 downto 28)
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[26]_i_4_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[29]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_12_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_13_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_14_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_15_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_26_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Timestamp_Nanosecond_DatOldReg(30 downto 28),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_23_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_24_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_25_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_26_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_28_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_29_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_30_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_31_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_32_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_33_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_34_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_35_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_27_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_36_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_37_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_38_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_39_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_40_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_41_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_44_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_45_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_46_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_47_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_48_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_49_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_50_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_51_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_8_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_9_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_10_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_53_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_54_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_55_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_56_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_57_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_58_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_59_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_60_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[27]_i_7_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_12_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_13_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_14_n_0\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_15_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_16_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_17_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_61_n_0\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_62_n_0\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_63_n_0\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_64_n_0\,
      O(3 downto 0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_52_O_UNCONNECTED\(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_65_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_66_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_67_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[31]_i_68_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_3\,
      CYINIT => '1',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 1) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(3 downto 1),
      O(0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_O_UNCONNECTED\(0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_27_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_28_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_29_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_30_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_3\,
      CYINIT => '1',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_31_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_32_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_33_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_34_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(3 downto 0),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_n_6\,
      O(0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_23_O_UNCONNECTED\(0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_35_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_36_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_37_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_38_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => PI_OffsetAdjustRetain_Nanosecond_DatReg(3 downto 0),
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_24_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_39_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_40_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_41_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_42_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(3 downto 0),
      O(3 downto 1) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(3 downto 1),
      O(0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_O_UNCONNECTED\(0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_43_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_44_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_45_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_46_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(3 downto 0),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_47_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_48_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_49_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_50_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_8_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_9_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_10_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_11_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_15_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_16_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_17_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_6\,
      O(0) => \NLW_DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_O_UNCONNECTED\(0),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_19_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_20_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_21_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[3]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_25_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(7 downto 4),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg01_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_33_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_34_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_35_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_36_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_26_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatOldReg(7 downto 4),
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg0(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_37_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_38_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_39_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_40_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg2(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_11_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_12_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_13_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_14_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_14_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg03_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_15_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_16_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_17_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_18_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_13_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg04_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_19_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_20_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_21_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_22_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg02_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_28_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_0\,
      CO(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_4\,
      O(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_5\,
      O(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_6\,
      O(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[7]_i_9_n_7\,
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_29_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_30_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_31_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg[7]_i_32_n_0\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\
    );
\DriftAdjustmentDelta_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\
    );
\DriftAdjustmentDelta_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[0]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[0]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[0]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(0),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[0]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(0),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[0]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[10]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[10]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[10]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(10),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[10]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(10),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[10]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[11]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[11]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(11),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(11),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustmentDelta_Second_DatReg[11]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[12]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[12]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[12]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(12),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[12]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(12),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[12]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[13]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[13]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[13]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(13),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[13]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[13]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[14]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[14]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[14]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(14),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[14]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(14),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[14]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[15]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[15]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(15),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(15),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_4\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustmentDelta_Second_DatReg[15]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[16]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[16]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[16]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(16),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[16]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB888B888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(16),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => DriftAdjustmentDelta_Sign_DatReg1,
      I5 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_7\,
      O => \DriftAdjustmentDelta_Second_DatReg[16]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[17]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[17]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[17]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(17),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[17]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(17),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[17]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[18]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[18]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[18]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(18),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[18]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(18),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[18]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[19]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[19]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(19),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(19),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustmentDelta_Second_DatReg[19]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[1]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[1]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[1]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(1),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[1]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(1),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[1]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[20]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[20]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[20]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(20),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[20]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(20),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[20]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[21]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[21]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[21]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(21),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[21]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[21]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[22]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[22]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[22]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(22),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[22]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(22),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[22]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[23]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[23]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(23),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(23),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustmentDelta_Second_DatReg[23]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[24]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[24]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[24]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(24),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[24]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(24),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[24]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[25]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[25]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[25]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(25),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[25]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(25),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[25]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[26]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[26]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[26]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(26),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[26]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(26),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[26]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[27]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[27]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(27),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(27),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustmentDelta_Second_DatReg[27]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[28]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[28]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[28]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(28),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[28]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(28),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[28]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[29]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[29]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[29]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(29),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[29]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(29),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[29]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[2]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[2]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[2]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(2),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[2]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(2),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[2]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[30]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[30]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[30]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(30),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[30]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(30),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[30]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => Timestamp_Second_DatOldReg,
      I4 => \DriftAdjustmentDelta_Second_DatReg[31]_i_3_n_0\,
      O => DriftAdjustmentDelta_Second_DatReg
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[31]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[31]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[31]_i_4_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[31]_i_5_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_29_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2AAAAAAAAAAA2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[31]_i_6_n_0\,
      I1 => DriftAdjustmentDelta_Sign_DatReg1,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_30_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(31),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_4_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(31),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_5_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => DriftCalcActive_ValReg_reg_n_0,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => DriftCalcState_StaReg(0),
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[31]_i_6_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[3]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[3]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[0]\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      I1 => \p_6_in__0\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(3),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_29_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(3),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[28]_i_10_n_0\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_30_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustmentDelta_Second_DatReg[3]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[4]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[4]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[4]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(4),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[4]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(4),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[4]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[5]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[5]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[5]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(5),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[5]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(5),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[5]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[6]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[6]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[6]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(6),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[6]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(6),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_5\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_5\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[6]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[7]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[7]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_10_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_11_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_13_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_14_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_18_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(7),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_21_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_24_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_25_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_26_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_27_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(7),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_4\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_4\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustmentDelta_Second_DatReg[7]_i_9_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[8]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[8]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[8]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(8),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[8]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(8),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_7\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_7\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[8]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg[9]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(0),
      I2 => \DriftAdjustmentDelta_Second_DatReg[9]_i_3_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \DriftAdjustmentDelta_Second_DatReg[9]_i_1_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg1_in(9),
      I1 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg10_out,
      O => \DriftAdjustmentDelta_Second_DatReg[9]_i_2_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => DriftAdjustmentDelta_Second_DatReg3_in(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg[29]_i_4_n_0\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_6\,
      I3 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_6\,
      I5 => DriftAdjustmentDelta_Sign_DatReg1,
      O => \DriftAdjustmentDelta_Second_DatReg[9]_i_3_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[11]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[11]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[11]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[11]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[11]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[11]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[11]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[11]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(11 downto 8),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[11]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[11]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[11]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[11]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[11]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[11]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[11]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[11]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[11]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[11]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[11]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[11]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[15]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[15]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[15]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[15]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[15]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[15]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[15]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[15]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(15 downto 12),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[15]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[15]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[15]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[15]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[11]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[15]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[15]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[15]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[15]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[15]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[15]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[15]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[15]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[19]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[19]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[19]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[19]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[19]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[19]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[19]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[19]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(19 downto 16),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[19]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[19]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[19]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[19]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[15]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[19]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[19]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[19]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[19]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[19]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[19]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[19]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[19]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[23]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[23]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[23]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[23]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[23]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[23]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[23]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[23]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(23 downto 20),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[23]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[23]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[23]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[23]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[19]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[23]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[23]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[23]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[23]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[23]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[23]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[23]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[23]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[27]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[27]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[27]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[27]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[27]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[27]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[27]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[27]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(27 downto 24),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[27]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[27]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[27]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[27]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[23]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[27]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[27]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[27]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[27]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[27]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[27]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[27]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[27]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[31]_i_2_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_7_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_10_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[31]_i_20_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[31]_i_21_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[31]_i_22_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[31]_i_23_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_8_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[31]_i_24_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[31]_i_25_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[31]_i_26_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_11_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[31]_i_27_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[31]_i_28_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[31]_i_29_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[31]_i_30_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[31]_i_12_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[31]_i_13_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[31]_i_14_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[31]_i_15_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[31]_i_16_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[31]_i_17_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[31]_i_18_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[31]_i_19_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \NLW_DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_3\,
      CYINIT => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[3]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[3]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[3]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_3\,
      CYINIT => \Timestamp_Second_DatOldReg_reg_n_0_[0]\,
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg[31]_i_20_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[3]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[3]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[3]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_3\,
      CYINIT => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(3 downto 0),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_17_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_3\,
      CYINIT => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      DI(3 downto 1) => B"111",
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_18_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[3]_i_19_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[3]_i_20_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[3]_i_21_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_22_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_3\,
      CYINIT => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[3]_i_23_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[3]_i_24_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[3]_i_25_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_26_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[3]_i_27_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[3]_i_28_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[3]_i_29_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[3]_i_30_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_4_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      DI(2) => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      DI(1) => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      DI(0) => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg1_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Second_DatReg[7]_i_9_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[7]_i_10_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[7]_i_11_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[7]_i_12_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_5_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      DI(2) => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      DI(1) => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      DI(0) => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_5_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[7]_i_13_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[7]_i_14_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[7]_i_15_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[7]_i_16_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => DriftAdjustmentDelta_Second_DatReg3_in(7 downto 4),
      S(3) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_7_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_7_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[7]_i_17_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[7]_i_18_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[7]_i_19_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[7]_i_20_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustmentDelta_Second_DatReg_reg[3]_i_8_n_0\,
      CO(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_0\,
      CO(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_1\,
      CO(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_2\,
      CO(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Second_DatReg[7]_i_21_n_0\,
      DI(2) => \DriftAdjustmentDelta_Second_DatReg[7]_i_22_n_0\,
      DI(1) => \DriftAdjustmentDelta_Second_DatReg[7]_i_23_n_0\,
      DI(0) => \DriftAdjustmentDelta_Second_DatReg[7]_i_24_n_0\,
      O(3) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_4\,
      O(2) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_5\,
      O(1) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_6\,
      O(0) => \DriftAdjustmentDelta_Second_DatReg_reg[7]_i_8_n_7\,
      S(3) => \DriftAdjustmentDelta_Second_DatReg[7]_i_25_n_0\,
      S(2) => \DriftAdjustmentDelta_Second_DatReg[7]_i_26_n_0\,
      S(1) => \DriftAdjustmentDelta_Second_DatReg[7]_i_27_n_0\,
      S(0) => \DriftAdjustmentDelta_Second_DatReg[7]_i_28_n_0\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\
    );
\DriftAdjustmentDelta_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Second_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustmentDelta_Second_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\
    );
DriftAdjustmentDelta_Sign_DatReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00320002"
    )
        port map (
      I0 => Timestamp_ValReg,
      I1 => DriftCalcState_StaReg(1),
      I2 => DriftCalcState_StaReg(0),
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I4 => DriftCalcActive_ValReg_reg_n_0,
      O => DriftAdjustmentDelta_Sign_DatReg
    );
DriftAdjustmentDelta_Sign_DatReg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_10_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_101_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_102_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_103_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_104_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_105_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_106_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_107_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_108_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_11_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_110: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_110_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_111: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_111_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_112: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_112_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_113: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_113_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_115_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_116: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      O => DriftAdjustmentDelta_Sign_DatReg_i_116_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_117: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_117_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_118: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_118_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_119: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(23),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(22),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_119_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[31]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_12_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_120: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(21),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(20),
      O => DriftAdjustmentDelta_Sign_DatReg_i_120_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_121: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(19),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(18),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_121_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_122: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(17),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(16),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_122_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_123_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_124: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_124_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_125_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D44"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[0]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_126_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_127_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_128_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_129: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_129_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_13_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[0]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_130_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Timestamp_Nanosecond_DatOldReg(6),
      I2 => Timestamp_Nanosecond_DatOldReg(7),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_131_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Timestamp_Nanosecond_DatOldReg(4),
      I2 => Timestamp_Nanosecond_DatOldReg(5),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_132_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Timestamp_Nanosecond_DatOldReg(2),
      I2 => Timestamp_Nanosecond_DatOldReg(3),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_133_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_134: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Timestamp_Nanosecond_DatOldReg(0),
      I2 => Timestamp_Nanosecond_DatOldReg(1),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_134_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => Timestamp_Nanosecond_DatOldReg(6),
      I2 => Timestamp_Nanosecond_DatOldReg(7),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_135_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => Timestamp_Nanosecond_DatOldReg(4),
      I2 => Timestamp_Nanosecond_DatOldReg(5),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_136_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_137: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => Timestamp_Nanosecond_DatOldReg(2),
      I2 => Timestamp_Nanosecond_DatOldReg(3),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_137_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_138: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => Timestamp_Nanosecond_DatOldReg(0),
      I2 => Timestamp_Nanosecond_DatOldReg(1),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_138_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_14_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_140: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_140_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_141: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_141_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_142: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_142_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_143: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_143_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_144: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_144_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_145: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_145_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_146: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_146_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_147: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_147_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_148_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_149: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_149_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_15_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_150_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_151: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_151_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_153: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_153_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_154: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      O => DriftAdjustmentDelta_Sign_DatReg_i_154_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_155: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_155_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_156: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_156_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_157: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(15),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(14),
      O => DriftAdjustmentDelta_Sign_DatReg_i_157_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_158: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(13),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(12),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_158_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_159: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(11),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(10),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_159_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_160: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(9),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(8),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_160_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_161: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_161_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_162: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_162_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_163: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_163_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_164: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      I1 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_164_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_165: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_165_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_166: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_166_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_167: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_167_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_168: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      I1 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_168_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_169: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_169_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[31]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_17_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_170: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_170_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_171: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_171_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_172: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_172_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_173: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(7),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(6),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_173_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_174: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(5),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(4),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_174_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_175: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(3),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(2),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_175_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(1),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(0),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_176_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[27]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_18_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[24]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[25]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[26]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_19_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0015"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      I1 => DriftAdjustmentDelta_Sign_DatReg10_out,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      I3 => DriftCalcState_StaReg(0),
      I4 => DriftAdjustmentDelta_Sign_DatReg_i_6_n_0,
      O => DriftAdjustmentDelta_Sign_DatReg_i_2_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatOldReg(31),
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => Timestamp_Nanosecond_DatOldReg(30),
      O => DriftAdjustmentDelta_Sign_DatReg_i_21_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      I2 => Timestamp_Nanosecond_DatOldReg(29),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_22_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Timestamp_Nanosecond_DatOldReg(26),
      I2 => Timestamp_Nanosecond_DatOldReg(27),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_23_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      I2 => Timestamp_Nanosecond_DatOldReg(25),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_24_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => Timestamp_Nanosecond_DatOldReg(31),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I3 => Timestamp_Nanosecond_DatOldReg(30),
      O => DriftAdjustmentDelta_Sign_DatReg_i_25_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => Timestamp_Nanosecond_DatOldReg(28),
      I2 => Timestamp_Nanosecond_DatOldReg(29),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_26_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => Timestamp_Nanosecond_DatOldReg(26),
      I2 => Timestamp_Nanosecond_DatOldReg(27),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_27_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => Timestamp_Nanosecond_DatOldReg(24),
      I2 => Timestamp_Nanosecond_DatOldReg(25),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_28_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcState_StaReg(0),
      O => DriftAdjustmentDelta_Sign_DatReg_i_32_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_34_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_35_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_36_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_37_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_38_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_39_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_40_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_41_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[21]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[22]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[23]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_43_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[18]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[19]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[20]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_44_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[16]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[17]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_45_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_46_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Timestamp_Nanosecond_DatOldReg(22),
      I2 => Timestamp_Nanosecond_DatOldReg(23),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_48_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => Timestamp_Nanosecond_DatOldReg(21),
      O => DriftAdjustmentDelta_Sign_DatReg_i_49_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Timestamp_Nanosecond_DatOldReg(18),
      I2 => Timestamp_Nanosecond_DatOldReg(19),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_50_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Timestamp_Nanosecond_DatOldReg(16),
      I2 => Timestamp_Nanosecond_DatOldReg(17),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_51_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => Timestamp_Nanosecond_DatOldReg(22),
      I2 => Timestamp_Nanosecond_DatOldReg(23),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_52_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => Timestamp_Nanosecond_DatOldReg(20),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => Timestamp_Nanosecond_DatOldReg(21),
      O => DriftAdjustmentDelta_Sign_DatReg_i_53_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => Timestamp_Nanosecond_DatOldReg(18),
      I2 => Timestamp_Nanosecond_DatOldReg(19),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_54_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => Timestamp_Nanosecond_DatOldReg(16),
      I2 => Timestamp_Nanosecond_DatOldReg(17),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_55_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_57_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_58_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_59_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA3A3A3"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0,
      I2 => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      I3 => DriftAdjustmentDelta_Sign_DatReg1,
      I4 => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      I5 => DriftAdjustmentDelta_Sign_DatReg_i_32_n_0,
      O => DriftAdjustmentDelta_Sign_DatReg_i_6_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_60_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_61_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_62_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_63_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_64_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_66_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_67_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_68_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      O => DriftAdjustmentDelta_Sign_DatReg_i_70_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_71_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_72_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_73_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => PI_OffsetAdjustRetain_Nanosecond_DatReg(31),
      I1 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(30),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_74_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(29),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(28),
      O => DriftAdjustmentDelta_Sign_DatReg_i_75_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(27),
      I2 => PI_OffsetAdjustRetain_Nanosecond_DatReg(26),
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_76_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => PI_OffsetAdjustRetain_Nanosecond_DatReg(25),
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I3 => PI_OffsetAdjustRetain_Nanosecond_DatReg(24),
      O => DriftAdjustmentDelta_Sign_DatReg_i_77_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_79_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[30]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[31]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_8_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_80_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_81_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_82_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[15]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[14]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_83_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[13]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[12]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_84_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_85_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_86_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[9]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[10]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[11]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_87_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[6]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[7]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[8]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_88_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[3]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[4]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[5]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_89_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      I1 => \Timestamp_Second_DatOldReg_reg_n_0_[29]\,
      I2 => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      I3 => \Timestamp_Second_DatOldReg_reg_n_0_[28]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_9_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Timestamp_Second_DatOldReg_reg_n_0_[1]\,
      I1 => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      I2 => \Timestamp_Second_DatOldReg_reg_n_0_[2]\,
      I3 => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      I4 => \Timestamp_Second_DatOldReg_reg_n_0_[0]\,
      I5 => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_90_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      I2 => Timestamp_Nanosecond_DatOldReg(15),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_92_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => Timestamp_Nanosecond_DatOldReg(13),
      O => DriftAdjustmentDelta_Sign_DatReg_i_93_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      I2 => Timestamp_Nanosecond_DatOldReg(11),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_94_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Timestamp_Nanosecond_DatOldReg(8),
      I2 => Timestamp_Nanosecond_DatOldReg(9),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_95_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_96: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => Timestamp_Nanosecond_DatOldReg(14),
      I2 => Timestamp_Nanosecond_DatOldReg(15),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_96_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => Timestamp_Nanosecond_DatOldReg(12),
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => Timestamp_Nanosecond_DatOldReg(13),
      O => DriftAdjustmentDelta_Sign_DatReg_i_97_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_98: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => Timestamp_Nanosecond_DatOldReg(10),
      I2 => Timestamp_Nanosecond_DatOldReg(11),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_98_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => Timestamp_Nanosecond_DatOldReg(8),
      I2 => Timestamp_Nanosecond_DatOldReg(9),
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => DriftAdjustmentDelta_Sign_DatReg_i_99_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustmentDelta_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustmentDelta_Sign_DatReg_i_2_n_0,
      Q => DriftAdjustmentDelta_Sign_DatReg_reg_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_100: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_140_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_141_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_142_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_143_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_100_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_144_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_145_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_146_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_147_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_109: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_109_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_148_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_149_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_150_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_151_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_114: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_153_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_154_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_155_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_156_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_114_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_157_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_158_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_159_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_160_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_139: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_139_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_161_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_162_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_163_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_164_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_139_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_165_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_166_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_167_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_168_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_152: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_152_n_3,
      CYINIT => '1',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_169_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_170_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_171_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_172_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_152_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_173_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_174_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_175_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_176_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_16_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_43_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_44_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_45_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_46_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_48_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_49_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_50_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_51_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_52_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_53_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_54_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_55_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_29_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_57_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_58_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_59_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_60_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_61_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_62_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_63_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_64_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_8_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_9_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_10_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_11_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_12_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_13_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_14_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_15_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_0,
      CO(3) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_30_CO_UNCONNECTED(3),
      CO(2) => DriftAdjustmentDelta_Sign_DatReg1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_30_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_30_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_30_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_66_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_67_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_68_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_31_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_70_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_71_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_72_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_73_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_74_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_75_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_76_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_77_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_79_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_80_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_81_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_82_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_83_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_84_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_85_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_86_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_16_n_0,
      CO(3) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => DriftAdjustmentDelta_Sign_DatReg10_out,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_4_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_17_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_18_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_19_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_42_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_42_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_87_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_88_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_89_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_90_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_47: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_47_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_92_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_93_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_94_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_95_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_47_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_96_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_97_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_98_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_99_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_20_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_5_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_21_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_22_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_23_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_24_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_25_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_26_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_27_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_28_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_56: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_100_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_56_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_101_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_102_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_103_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_104_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_56_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_105_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_106_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_107_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_108_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_109_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_65_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_65_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_110_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_111_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_112_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_113_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_114_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_69_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_115_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_116_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_117_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_118_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_69_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_119_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_120_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_121_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_122_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => DriftAdjustmentDelta_Sign_DatReg_reg_i_33_n_0,
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_7_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_34_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_35_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_36_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_37_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_38_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_39_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_40_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_41_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_78: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_78_n_3,
      CYINIT => '0',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_123_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_124_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_125_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_126_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_78_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_127_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_128_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_129_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_130_n_0
    );
DriftAdjustmentDelta_Sign_DatReg_reg_i_91: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_0,
      CO(2) => DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_1,
      CO(1) => DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_2,
      CO(0) => DriftAdjustmentDelta_Sign_DatReg_reg_i_91_n_3,
      CYINIT => '1',
      DI(3) => DriftAdjustmentDelta_Sign_DatReg_i_131_n_0,
      DI(2) => DriftAdjustmentDelta_Sign_DatReg_i_132_n_0,
      DI(1) => DriftAdjustmentDelta_Sign_DatReg_i_133_n_0,
      DI(0) => DriftAdjustmentDelta_Sign_DatReg_i_134_n_0,
      O(3 downto 0) => NLW_DriftAdjustmentDelta_Sign_DatReg_reg_i_91_O_UNCONNECTED(3 downto 0),
      S(3) => DriftAdjustmentDelta_Sign_DatReg_i_135_n_0,
      S(2) => DriftAdjustmentDelta_Sign_DatReg_i_136_n_0,
      S(1) => DriftAdjustmentDelta_Sign_DatReg_i_137_n_0,
      S(0) => DriftAdjustmentDelta_Sign_DatReg_i_138_n_0
    );
DriftAdjustmentInvalid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101FF000000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => DriftAdjustmentInvalid_ValReg
    );
DriftAdjustmentInvalid_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustmentInvalid_ValReg,
      Q => sel
    );
\DriftAdjustment_Interval_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => DriftAdjustment_Interval_DatReg(0)
    );
\DriftAdjustment_Interval_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(10),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      O => DriftAdjustment_Interval_DatReg(10)
    );
\DriftAdjustment_Interval_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(11),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(11)
    );
\DriftAdjustment_Interval_DatReg[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustment_Interval_DatReg[11]_i_3_n_0\
    );
\DriftAdjustment_Interval_DatReg[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustment_Interval_DatReg[11]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(12),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      O => DriftAdjustment_Interval_DatReg(12)
    );
\DriftAdjustment_Interval_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg1(13),
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      O => DriftAdjustment_Interval_DatReg(13)
    );
\DriftAdjustment_Interval_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(14),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(14)
    );
\DriftAdjustment_Interval_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(15),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(15)
    );
\DriftAdjustment_Interval_DatReg[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustment_Interval_DatReg[15]_i_3_n_0\
    );
\DriftAdjustment_Interval_DatReg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustment_Interval_DatReg[15]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888FFFFF000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg1(16),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => DriftAdjustment_Interval_DatReg(16)
    );
\DriftAdjustment_Interval_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(17),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(17)
    );
\DriftAdjustment_Interval_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg1(18),
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      O => DriftAdjustment_Interval_DatReg(18)
    );
\DriftAdjustment_Interval_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(19),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(19)
    );
\DriftAdjustment_Interval_DatReg[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustment_Interval_DatReg[19]_i_3_n_0\
    );
\DriftAdjustment_Interval_DatReg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustment_Interval_DatReg[19]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      O => DriftAdjustment_Interval_DatReg(1)
    );
\DriftAdjustment_Interval_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(20),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(20)
    );
\DriftAdjustment_Interval_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F8F8F8F8"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg1(21),
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      O => DriftAdjustment_Interval_DatReg(21)
    );
\DriftAdjustment_Interval_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(22),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      O => DriftAdjustment_Interval_DatReg(22)
    );
\DriftAdjustment_Interval_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(23),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(23)
    );
\DriftAdjustment_Interval_DatReg[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustment_Interval_DatReg[23]_i_3_n_0\
    );
\DriftAdjustment_Interval_DatReg[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustment_Interval_DatReg[23]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(24),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(24)
    );
\DriftAdjustment_Interval_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(25),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(25)
    );
\DriftAdjustment_Interval_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(26),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      O => DriftAdjustment_Interval_DatReg(26)
    );
\DriftAdjustment_Interval_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(27),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(27)
    );
\DriftAdjustment_Interval_DatReg[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustment_Interval_DatReg[27]_i_3_n_0\
    );
\DriftAdjustment_Interval_DatReg[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustment_Interval_DatReg[27]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustment_Interval_DatReg[27]_i_5_n_0\
    );
\DriftAdjustment_Interval_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(28),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(28)
    );
\DriftAdjustment_Interval_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I1 => DriftAdjustmentDelta_Nanosecond_DatReg1(29),
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => DriftAdjustment_Interval_DatReg(29)
    );
\DriftAdjustment_Interval_DatReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => DriftCalcActive_ValReg_reg_n_0,
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\
    );
\DriftAdjustment_Interval_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => DriftAdjustment_Interval_DatReg(2)
    );
\DriftAdjustment_Interval_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I3 => DriftAdjustmentDelta_Nanosecond_DatReg1(30),
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      O => DriftAdjustment_Interval_DatReg(30)
    );
\DriftAdjustment_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A3A3A"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I4 => DriftCalcActive_ValReg_reg_n_0,
      O => DriftAdjustment_Nanosecond_DatReg
    );
\DriftAdjustment_Interval_DatReg[31]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_10_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => DriftAdjustmentDelta_Sign_DatReg_reg_n_0,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[1]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[6]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[7]\,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[5]\,
      I5 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_11_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_13_n_0\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[14]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[12]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[13]\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_14_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_15_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_12_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[15]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[16]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[17]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[21]\,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[22]\,
      I5 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_13_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[29]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[28]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_14_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_16_n_0\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[11]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[10]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[9]\,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[8]\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_17_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_15_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[30]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_16_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[20]\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[18]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[19]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[26]\,
      I4 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[24]\,
      I5 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_17_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECFFECECECECECEC"
    )
        port map (
      I0 => DriftAdjustmentDelta_Nanosecond_DatReg1(31),
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I2 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_6_n_0\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_7_n_0\,
      I5 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      O => DriftAdjustment_Interval_DatReg(31)
    );
\DriftAdjustment_Interval_DatReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_6_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_11_n_0\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_7_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_12_n_0\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_11_n_0\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\
    );
\DriftAdjustment_Interval_DatReg[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustment_Interval_DatReg[31]_i_9_n_0\
    );
\DriftAdjustment_Interval_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      O => DriftAdjustment_Interval_DatReg(3)
    );
\DriftAdjustment_Interval_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => DriftAdjustment_Interval_DatReg(4)
    );
\DriftAdjustment_Interval_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      O => DriftAdjustment_Interval_DatReg(5)
    );
\DriftAdjustment_Interval_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => DriftAdjustment_Interval_DatReg(6)
    );
\DriftAdjustment_Interval_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404040404"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      O => DriftAdjustment_Interval_DatReg(7)
    );
\DriftAdjustment_Interval_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888FFFFF000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg1(8),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => DriftAdjustment_Interval_DatReg(8)
    );
\DriftAdjustment_Interval_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888FFFFF000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustmentDelta_Nanosecond_DatReg1(9),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      I5 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => DriftAdjustment_Interval_DatReg(9)
    );
\DriftAdjustment_Interval_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(0),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[0]\
    );
\DriftAdjustment_Interval_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(10),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[10]\
    );
\DriftAdjustment_Interval_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(11),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[11]\
    );
\DriftAdjustment_Interval_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => '0',
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(11 downto 8),
      S(3) => \DriftAdjustment_Interval_DatReg[11]_i_3_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      S(1) => \DriftAdjustment_Interval_DatReg[11]_i_4_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\
    );
\DriftAdjustment_Interval_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(12),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[12]\
    );
\DriftAdjustment_Interval_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(13),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[13]\
    );
\DriftAdjustment_Interval_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(14),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[14]\
    );
\DriftAdjustment_Interval_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(15),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[15]\
    );
\DriftAdjustment_Interval_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Interval_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(15 downto 12),
      S(3) => \DriftAdjustment_Interval_DatReg[15]_i_3_n_0\,
      S(2) => \DriftAdjustment_Interval_DatReg[15]_i_4_n_0\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\
    );
\DriftAdjustment_Interval_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(16),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[16]\
    );
\DriftAdjustment_Interval_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(17),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[17]\
    );
\DriftAdjustment_Interval_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(18),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[18]\
    );
\DriftAdjustment_Interval_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(19),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[19]\
    );
\DriftAdjustment_Interval_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Interval_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => '0',
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => '0',
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(19 downto 16),
      S(3) => \DriftAdjustment_Interval_DatReg[19]_i_3_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      S(1) => \DriftAdjustment_Interval_DatReg[19]_i_4_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\
    );
\DriftAdjustment_Interval_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(1),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[1]\
    );
\DriftAdjustment_Interval_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(20),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[20]\
    );
\DriftAdjustment_Interval_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(21),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[21]\
    );
\DriftAdjustment_Interval_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(22),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[22]\
    );
\DriftAdjustment_Interval_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(23),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[23]\
    );
\DriftAdjustment_Interval_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Interval_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2 downto 1) => B"00",
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(23 downto 20),
      S(3) => \DriftAdjustment_Interval_DatReg[23]_i_3_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      S(0) => \DriftAdjustment_Interval_DatReg[23]_i_4_n_0\
    );
\DriftAdjustment_Interval_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(24),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[24]\
    );
\DriftAdjustment_Interval_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(25),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[25]\
    );
\DriftAdjustment_Interval_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(26),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[26]\
    );
\DriftAdjustment_Interval_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(27),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[27]\
    );
\DriftAdjustment_Interval_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Interval_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => '0',
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(27 downto 24),
      S(3) => \DriftAdjustment_Interval_DatReg[27]_i_3_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      S(1) => \DriftAdjustment_Interval_DatReg[27]_i_4_n_0\,
      S(0) => \DriftAdjustment_Interval_DatReg[27]_i_5_n_0\
    );
\DriftAdjustment_Interval_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(28),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[28]\
    );
\DriftAdjustment_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(29),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[29]\
    );
\DriftAdjustment_Interval_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(2),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[2]\
    );
\DriftAdjustment_Interval_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(30),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[30]\
    );
\DriftAdjustment_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(31),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[31]\
    );
\DriftAdjustment_Interval_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Interval_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_DriftAdjustment_Interval_DatReg_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_1\,
      CO(1) => \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_2\,
      CO(0) => \DriftAdjustment_Interval_DatReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => DriftAdjustmentDelta_Nanosecond_DatReg1(31 downto 28),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      S(1) => \DriftAdjustment_Interval_DatReg[31]_i_9_n_0\,
      S(0) => \DriftAdjustment_Interval_DatReg[31]_i_10_n_0\
    );
\DriftAdjustment_Interval_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(3),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[3]\
    );
\DriftAdjustment_Interval_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(4),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[4]\
    );
\DriftAdjustment_Interval_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(5),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[5]\
    );
\DriftAdjustment_Interval_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(6),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[6]\
    );
\DriftAdjustment_Interval_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(7),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[7]\
    );
\DriftAdjustment_Interval_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(8),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[8]\
    );
\DriftAdjustment_Interval_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Interval_DatReg(9),
      Q => \DriftAdjustment_Interval_DatReg_reg_n_0_[9]\
    );
\DriftAdjustment_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF40FF40404040"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I4 => \Normalizer2_Result_DatReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Interval_DatReg[29]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(10),
      O => \DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[10]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(11),
      O => \DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[11]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(12),
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[12]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \DriftAdjustment_Nanosecond_DatReg[12]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(13),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[13]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(14),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[14]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(15),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[15]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(16),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[16]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \DriftAdjustment_Nanosecond_DatReg[16]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(17),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[17]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(18),
      O => \DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[18]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(19),
      O => \DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[19]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(1),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[1]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(20),
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[20]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \DriftAdjustment_Nanosecond_DatReg[20]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(21),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[21]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(22),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[22]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(23),
      O => \DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[23]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(24),
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[24]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(25),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[25]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(26),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[26]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(27),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[27]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(28),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[28]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[28]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \DriftAdjustment_Nanosecond_DatReg[28]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(29),
      O => \DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[29]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA888FFFFA000"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      I4 => \DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\,
      I5 => DriftAdjustment_Nanosecond_DatReg0(2),
      O => \DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[2]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(30),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[30]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(31),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_12_n_0\,
      I1 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[3]\,
      I3 => \DriftAdjustmentDelta_Second_DatReg_reg_n_0_[2]\,
      I4 => \DriftAdjustment_Interval_DatReg[31]_i_11_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[31]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(3),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[3]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(4),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[4]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \DriftAdjustment_Nanosecond_DatReg[4]_i_8_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(5),
      I3 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[5]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(6),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[6]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(7),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[7]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(8),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[8]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_4_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_5_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_6_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \DriftAdjustment_Nanosecond_DatReg[8]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF808080"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      I2 => DriftAdjustment_Nanosecond_DatReg0(9),
      I3 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I4 => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5044"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \Normalizer2_Result_DatReg_reg_n_0_[9]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustment_Nanosecond_DatReg[12]_i_4_n_0\,
      DI(1) => '0',
      DI(0) => \DriftAdjustment_Nanosecond_DatReg[12]_i_5_n_0\,
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(12 downto 9),
      S(3) => \DriftAdjustment_Nanosecond_DatReg[12]_i_6_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[12]_i_7_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[9]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[12]_i_3_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \DriftAdjustment_Nanosecond_DatReg[16]_i_4_n_0\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg[16]_i_5_n_0\,
      DI(0) => '0',
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(16 downto 13),
      S(3) => \DriftAdjustment_Nanosecond_DatReg[16]_i_6_n_0\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \DriftAdjustment_Nanosecond_DatReg[16]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[16]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg[20]_i_4_n_0\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg[20]_i_5_n_0\,
      DI(1) => '0',
      DI(0) => \DriftAdjustment_Nanosecond_DatReg[20]_i_6_n_0\,
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(20 downto 17),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[20]_i_7_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[17]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[20]_i_3_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg[24]_i_4_n_0\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(24 downto 21),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[24]_i_6_n_0\,
      S(0) => \DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[24]_i_3_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg[28]_i_4_n_0\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg[28]_i_5_n_0\,
      DI(1) => '0',
      DI(0) => \DriftAdjustment_Nanosecond_DatReg[28]_i_6_n_0\,
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(28 downto 25),
      S(3) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[28]_i_7_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[25]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O(3) => \NLW_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => DriftAdjustment_Nanosecond_DatReg0(31 downto 29),
      S(3) => '0',
      S(2) => \DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\,
      S(0) => \DriftAdjustmentDelta_Nanosecond_DatReg_reg_n_0_[29]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_3\,
      CYINIT => \DriftAdjustment_Nanosecond_DatReg[4]_i_4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(4 downto 1),
      S(3) => \DriftAdjustment_Nanosecond_DatReg[4]_i_5_n_0\,
      S(2) => \DriftAdjustment_Nanosecond_DatReg[4]_i_6_n_0\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[4]_i_7_n_0\,
      S(0) => \DriftAdjustment_Nanosecond_DatReg[4]_i_8_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \DriftAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_0\,
      CO(2) => \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_1\,
      CO(1) => \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_2\,
      CO(0) => \DriftAdjustment_Nanosecond_DatReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => DriftAdjustment_Nanosecond_DatReg0(8 downto 5),
      S(3) => \DriftAdjustment_Nanosecond_DatReg[8]_i_4_n_0\,
      S(2) => \DriftAdjustment_Nanosecond_DatReg[8]_i_5_n_0\,
      S(1) => \DriftAdjustment_Nanosecond_DatReg[8]_i_6_n_0\,
      S(0) => \DriftAdjustment_Nanosecond_DatReg[8]_i_7_n_0\
    );
\DriftAdjustment_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => DriftAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\
    );
DriftAdjustment_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFEFFEEEE0E00"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg[31]_i_4_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_5_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => DriftAdjustment_Sign_DatReg_i_2_n_0,
      I5 => DriftAdjustment_Sign_DatReg_reg_n_0,
      O => DriftAdjustment_Sign_DatReg_i_1_n_0
    );
DriftAdjustment_Sign_DatReg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_reg_n_0,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => DriftAdjustment_Sign_DatReg_i_2_n_0
    );
DriftAdjustment_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_Sign_DatReg_i_1_n_0,
      Q => DriftAdjustment_Sign_DatReg_reg_n_0
    );
DriftAdjustment_ValOldReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_ValReg_reg_n_0,
      Q => DriftAdjustment_ValOldReg
    );
DriftAdjustment_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45454545FF000000"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => DriftCalcActive_ValReg_reg_n_0,
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I5 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => DriftAdjustment_ValReg
    );
DriftAdjustment_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftAdjustment_ValReg,
      Q => DriftAdjustment_ValReg_reg_n_0
    );
DriftCalcActive_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF11111000"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcActive_ValReg_i_2_n_0,
      I2 => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\,
      I3 => PI_OffsetAdjustRetain_Sign_DatReg,
      I4 => DriftCalcActive_ValReg_i_3_n_0,
      I5 => DriftCalcActive_ValReg_reg_n_0,
      O => DriftCalcActive_ValReg_i_1_n_0
    );
DriftCalcActive_ValReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => DriftCalcActive_ValReg_i_2_n_0
    );
DriftCalcActive_ValReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777777077"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => PeriodError_DatReg_reg_n_0,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I4 => PulseWidthError_DatReg_reg_n_0,
      I5 => DriftAdjustment_Sign_DatReg_i_2_n_0,
      O => DriftCalcActive_ValReg_i_3_n_0
    );
DriftCalcActive_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => DriftCalcActive_ValReg_i_1_n_0,
      Q => DriftCalcActive_ValReg_reg_n_0
    );
\DriftFactorI_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(0),
      Q => DriftFactorI_DatReg(0)
    );
\DriftFactorI_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(10),
      Q => DriftFactorI_DatReg(10)
    );
\DriftFactorI_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(11),
      Q => DriftFactorI_DatReg(11)
    );
\DriftFactorI_DatReg_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoDriftFactorI_DatIn(12),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => DriftFactorI_DatReg(12)
    );
\DriftFactorI_DatReg_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoDriftFactorI_DatIn(13),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => DriftFactorI_DatReg(13)
    );
\DriftFactorI_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(14),
      Q => DriftFactorI_DatReg(14)
    );
\DriftFactorI_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(15),
      Q => DriftFactorI_DatReg(15)
    );
\DriftFactorI_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(16),
      Q => DriftFactorI_DatReg(16)
    );
\DriftFactorI_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(17),
      Q => DriftFactorI_DatReg(17)
    );
\DriftFactorI_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(18),
      Q => DriftFactorI_DatReg(18)
    );
\DriftFactorI_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(19),
      Q => DriftFactorI_DatReg(19)
    );
\DriftFactorI_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(1),
      Q => DriftFactorI_DatReg(1)
    );
\DriftFactorI_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(20),
      Q => DriftFactorI_DatReg(20)
    );
\DriftFactorI_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(21),
      Q => DriftFactorI_DatReg(21)
    );
\DriftFactorI_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(22),
      Q => DriftFactorI_DatReg(22)
    );
\DriftFactorI_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(23),
      Q => DriftFactorI_DatReg(23)
    );
\DriftFactorI_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(24),
      Q => DriftFactorI_DatReg(24)
    );
\DriftFactorI_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(25),
      Q => DriftFactorI_DatReg(25)
    );
\DriftFactorI_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(26),
      Q => DriftFactorI_DatReg(26)
    );
\DriftFactorI_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(27),
      Q => DriftFactorI_DatReg(27)
    );
\DriftFactorI_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(28),
      Q => DriftFactorI_DatReg(28)
    );
\DriftFactorI_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(29),
      Q => DriftFactorI_DatReg(29)
    );
\DriftFactorI_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(2),
      Q => DriftFactorI_DatReg(2)
    );
\DriftFactorI_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(30),
      Q => DriftFactorI_DatReg(30)
    );
\DriftFactorI_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(31),
      Q => DriftFactorI_DatReg(31)
    );
\DriftFactorI_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(3),
      Q => DriftFactorI_DatReg(3)
    );
\DriftFactorI_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(4),
      Q => DriftFactorI_DatReg(4)
    );
\DriftFactorI_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(5),
      Q => DriftFactorI_DatReg(5)
    );
\DriftFactorI_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(6),
      Q => DriftFactorI_DatReg(6)
    );
\DriftFactorI_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(7),
      Q => DriftFactorI_DatReg(7)
    );
\DriftFactorI_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(8),
      Q => DriftFactorI_DatReg(8)
    );
\DriftFactorI_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorI_DatIn(9),
      Q => DriftFactorI_DatReg(9)
    );
\DriftFactorP_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(0),
      Q => DriftFactorP_DatReg(0)
    );
\DriftFactorP_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(10),
      Q => DriftFactorP_DatReg(10)
    );
\DriftFactorP_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(11),
      Q => DriftFactorP_DatReg(11)
    );
\DriftFactorP_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(12),
      Q => DriftFactorP_DatReg(12)
    );
\DriftFactorP_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(13),
      Q => DriftFactorP_DatReg(13)
    );
\DriftFactorP_DatReg_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoDriftFactorP_DatIn(14),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => DriftFactorP_DatReg(14)
    );
\DriftFactorP_DatReg_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoDriftFactorP_DatIn(15),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => DriftFactorP_DatReg(15)
    );
\DriftFactorP_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(16),
      Q => DriftFactorP_DatReg(16)
    );
\DriftFactorP_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(17),
      Q => DriftFactorP_DatReg(17)
    );
\DriftFactorP_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(18),
      Q => DriftFactorP_DatReg(18)
    );
\DriftFactorP_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(19),
      Q => DriftFactorP_DatReg(19)
    );
\DriftFactorP_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(1),
      Q => DriftFactorP_DatReg(1)
    );
\DriftFactorP_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(20),
      Q => DriftFactorP_DatReg(20)
    );
\DriftFactorP_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(21),
      Q => DriftFactorP_DatReg(21)
    );
\DriftFactorP_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(22),
      Q => DriftFactorP_DatReg(22)
    );
\DriftFactorP_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(23),
      Q => DriftFactorP_DatReg(23)
    );
\DriftFactorP_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(24),
      Q => DriftFactorP_DatReg(24)
    );
\DriftFactorP_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(25),
      Q => DriftFactorP_DatReg(25)
    );
\DriftFactorP_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(26),
      Q => DriftFactorP_DatReg(26)
    );
\DriftFactorP_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(27),
      Q => DriftFactorP_DatReg(27)
    );
\DriftFactorP_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(28),
      Q => DriftFactorP_DatReg(28)
    );
\DriftFactorP_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(29),
      Q => DriftFactorP_DatReg(29)
    );
\DriftFactorP_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(2),
      Q => DriftFactorP_DatReg(2)
    );
\DriftFactorP_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(30),
      Q => DriftFactorP_DatReg(30)
    );
\DriftFactorP_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(31),
      Q => DriftFactorP_DatReg(31)
    );
\DriftFactorP_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(3),
      Q => DriftFactorP_DatReg(3)
    );
\DriftFactorP_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(4),
      Q => DriftFactorP_DatReg(4)
    );
\DriftFactorP_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(5),
      Q => DriftFactorP_DatReg(5)
    );
\DriftFactorP_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(6),
      Q => DriftFactorP_DatReg(6)
    );
\DriftFactorP_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(7),
      Q => DriftFactorP_DatReg(7)
    );
\DriftFactorP_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(8),
      Q => DriftFactorP_DatReg(8)
    );
\DriftFactorP_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoDriftFactorP_DatIn(9),
      Q => DriftFactorP_DatReg(9)
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \Axi_AccessState_StaReg__0\(0),
      I1 => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\,
      I2 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0008"
    )
        port map (
      I0 => AxiWriteAddrValid_ValIn,
      I1 => AxiWriteDataValid_ValIn,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      I4 => \FSM_sequential_Axi_AccessState_StaReg[0]_i_4_n_0\,
      I5 => AxiWriteRespValid_ValReg_i_2_n_0,
      O => \Axi_AccessState_StaReg__0\(0)
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => \^axiwriterespvalid_valout\,
      I1 => AxiWriteRespReady_RdyIn,
      I2 => \^axireaddatavalid_valout\,
      I3 => AxiReadDataReady_RdyIn,
      I4 => Axi_AccessState_StaReg(0),
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => AxiReadAddrValid_ValIn,
      I1 => \^axireadaddrready_rdyreg_reg_0\,
      I2 => Axi_AccessState_StaReg(1),
      I3 => Axi_AccessState_StaReg(0),
      O => \FSM_sequential_Axi_AccessState_StaReg[0]_i_4_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAABF0000"
    )
        port map (
      I0 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\,
      I1 => AxiWriteAddrValid_ValIn,
      I2 => AxiWriteDataValid_ValIn,
      I3 => Axi_AccessState_StaReg(0),
      I4 => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\,
      I5 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg_i_2_n_0,
      I1 => Axi_AccessState_StaReg(0),
      I2 => Axi_AccessState_StaReg(1),
      I3 => \^axireadaddrready_rdyreg_reg_0\,
      I4 => AxiReadAddrValid_ValIn,
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEFE"
    )
        port map (
      I0 => \Axi_AccessState_StaReg__0\(0),
      I1 => \FSM_sequential_Axi_AccessState_StaReg[0]_i_3_n_0\,
      I2 => AxiReadAddrValid_ValIn,
      I3 => Axi_AccessState_StaReg(0),
      I4 => Axi_AccessState_StaReg(1),
      O => \FSM_sequential_Axi_AccessState_StaReg[1]_i_3_n_0\
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[0]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(0)
    );
\FSM_sequential_Axi_AccessState_StaReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_Axi_AccessState_StaReg[1]_i_1_n_0\,
      Q => Axi_AccessState_StaReg(1)
    );
\FSM_sequential_DriftCalcState_StaReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF5700"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I4 => DriftCalcState_StaReg(0),
      O => \FSM_sequential_DriftCalcState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF5700"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I4 => DriftCalcState_StaReg(0),
      O => \FSM_sequential_DriftCalcState_StaReg[0]_rep_i_1_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FFFF08080000"
    )
        port map (
      I0 => DriftCalcActive_ValReg_reg_n_0,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I5 => DriftCalcState_StaReg(1),
      O => \FSM_sequential_DriftCalcState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I1 => \DriftAdjustment_Interval_DatReg[31]_i_8_n_0\,
      O => \FSM_sequential_DriftCalcState_StaReg[1]_i_2_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8800"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I4 => DriftCalcState_StaReg(2),
      O => \FSM_sequential_DriftCalcState_StaReg[2]_i_1_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => DriftCalcState_StaReg(2),
      O => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4CFC"
    )
        port map (
      I0 => NormalizeActive1_ValReg_reg_n_0,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_4_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => DriftCalcState_StaReg(1),
      O => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF11F0"
    )
        port map (
      I0 => NormalizeActive2_ValReg_reg_n_0,
      I1 => DriftCalcState_StaReg(1),
      I2 => Timestamp_ValReg,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => \FSM_sequential_DriftCalcState_StaReg[2]_i_4_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8800"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I4 => DriftCalcState_StaReg(2),
      O => \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8800"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_3_n_0\,
      I4 => DriftCalcState_StaReg(2),
      O => \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1__0_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[0]_i_1_n_0\,
      Q => DriftCalcState_StaReg(0)
    );
\FSM_sequential_DriftCalcState_StaReg_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[1]_i_1_n_0\,
      Q => DriftCalcState_StaReg(1)
    );
\FSM_sequential_DriftCalcState_StaReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[2]_i_1_n_0\,
      Q => DriftCalcState_StaReg(2)
    );
\FSM_sequential_DriftCalcState_StaReg_reg[2]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\
    );
\FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_DriftCalcState_StaReg[2]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\
    );
\FSM_sequential_PI_DriftState_StaReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF200"
    )
        port map (
      I0 => DriftAdjustment_ValReg_reg_n_0,
      I1 => DriftAdjustment_ValOldReg,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      O => \FSM_sequential_PI_DriftState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_PI_DriftState_StaReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF03CF83CF03CF0"
    )
        port map (
      I0 => sel,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftState_StaReg__0\(0),
      I4 => DriftAdjustment_ValOldReg,
      I5 => DriftAdjustment_ValReg_reg_n_0,
      O => \FSM_sequential_PI_DriftState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_PI_DriftState_StaReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_PI_DriftState_StaReg[0]_i_1_n_0\,
      Q => \PI_DriftState_StaReg__0\(0)
    );
\FSM_sequential_PI_DriftState_StaReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_PI_DriftState_StaReg[1]_i_1_n_0\,
      Q => \PI_DriftState_StaReg__0\(1)
    );
\FSM_sequential_PI_OffsetState_StaReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000000001000"
    )
        port map (
      I0 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => PI_OffsetAdjustment_ValReg_i_2_n_0,
      I3 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I4 => \PI_OffsetState_StaReg__0\(1),
      I5 => \PI_OffsetState_StaReg__0\(0),
      O => \FSM_sequential_PI_OffsetState_StaReg[0]_i_1_n_0\
    );
\FSM_sequential_PI_OffsetState_StaReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      O => \FSM_sequential_PI_OffsetState_StaReg[1]_i_1_n_0\
    );
\FSM_sequential_PI_OffsetState_StaReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_PI_OffsetState_StaReg[0]_i_1_n_0\,
      Q => \PI_OffsetState_StaReg__0\(0)
    );
\FSM_sequential_PI_OffsetState_StaReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \FSM_sequential_PI_OffsetState_StaReg[1]_i_1_n_0\,
      Q => \PI_OffsetState_StaReg__0\(1)
    );
\MillisecondCounter_CntReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFBF00BF"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => TimestampSysClk2_EvtReg,
      I4 => TimestampSysClk3_EvtReg_reg_n_0,
      I5 => MillisecondCounter_CntReg(0),
      O => \MillisecondCounter_CntReg[0]_i_1_n_0\
    );
\MillisecondCounter_CntReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(10),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[10]_i_1_n_0\
    );
\MillisecondCounter_CntReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(11),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[11]_i_1_n_0\
    );
\MillisecondCounter_CntReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(12),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[12]_i_1_n_0\
    );
\MillisecondCounter_CntReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(13),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[13]_i_1_n_0\
    );
\MillisecondCounter_CntReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(14),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[14]_i_1_n_0\
    );
\MillisecondCounter_CntReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(15),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[15]_i_1_n_0\
    );
\MillisecondCounter_CntReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007777FF7F"
    )
        port map (
      I0 => MillisecondCounter_CntReg(9),
      I1 => MillisecondCounter_CntReg(8),
      I2 => MillisecondCounter_CntReg(6),
      I3 => \MillisecondCounter_CntReg[15]_i_4_n_0\,
      I4 => MillisecondCounter_CntReg(7),
      I5 => \MillisecondCounter_CntReg[15]_i_5_n_0\,
      O => \MillisecondCounter_CntReg[15]_i_2_n_0\
    );
\MillisecondCounter_CntReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => MillisecondCounter_CntReg(2),
      I1 => MillisecondCounter_CntReg(1),
      I2 => MillisecondCounter_CntReg(0),
      I3 => MillisecondCounter_CntReg(3),
      I4 => MillisecondCounter_CntReg(4),
      I5 => MillisecondCounter_CntReg(5),
      O => \MillisecondCounter_CntReg[15]_i_4_n_0\
    );
\MillisecondCounter_CntReg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => MillisecondCounter_CntReg(10),
      I1 => MillisecondCounter_CntReg(13),
      I2 => MillisecondCounter_CntReg(11),
      I3 => MillisecondCounter_CntReg(12),
      O => \MillisecondCounter_CntReg[15]_i_5_n_0\
    );
\MillisecondCounter_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(1),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[1]_i_1_n_0\
    );
\MillisecondCounter_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(2),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[2]_i_1_n_0\
    );
\MillisecondCounter_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(3),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[3]_i_1_n_0\
    );
\MillisecondCounter_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(4),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[4]_i_1_n_0\
    );
\MillisecondCounter_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(5),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[5]_i_1_n_0\
    );
\MillisecondCounter_CntReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(6),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[6]_i_1_n_0\
    );
\MillisecondCounter_CntReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(7),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[7]_i_1_n_0\
    );
\MillisecondCounter_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(8),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[8]_i_1_n_0\
    );
\MillisecondCounter_CntReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF000000BF00"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => MillisecondCounter_CntReg0(9),
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \MillisecondCounter_CntReg[9]_i_1_n_0\
    );
\MillisecondCounter_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[0]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(0)
    );
\MillisecondCounter_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[10]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(10)
    );
\MillisecondCounter_CntReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[11]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(11)
    );
\MillisecondCounter_CntReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[12]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(12)
    );
\MillisecondCounter_CntReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[8]_i_2_n_0\,
      CO(3) => \MillisecondCounter_CntReg_reg[12]_i_2_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[12]_i_2_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[12]_i_2_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => MillisecondCounter_CntReg0(12 downto 9),
      S(3 downto 0) => MillisecondCounter_CntReg(12 downto 9)
    );
\MillisecondCounter_CntReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[13]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(13)
    );
\MillisecondCounter_CntReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[14]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(14)
    );
\MillisecondCounter_CntReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[15]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(15)
    );
\MillisecondCounter_CntReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_MillisecondCounter_CntReg_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \MillisecondCounter_CntReg_reg[15]_i_3_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_MillisecondCounter_CntReg_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => MillisecondCounter_CntReg0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => MillisecondCounter_CntReg(15 downto 13)
    );
\MillisecondCounter_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[1]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(1)
    );
\MillisecondCounter_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[2]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(2)
    );
\MillisecondCounter_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[3]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(3)
    );
\MillisecondCounter_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[4]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(4)
    );
\MillisecondCounter_CntReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \MillisecondCounter_CntReg_reg[4]_i_2_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[4]_i_2_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[4]_i_2_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[4]_i_2_n_3\,
      CYINIT => MillisecondCounter_CntReg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => MillisecondCounter_CntReg0(4 downto 1),
      S(3 downto 0) => MillisecondCounter_CntReg(4 downto 1)
    );
\MillisecondCounter_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[5]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(5)
    );
\MillisecondCounter_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[6]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(6)
    );
\MillisecondCounter_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[7]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(7)
    );
\MillisecondCounter_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[8]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(8)
    );
\MillisecondCounter_CntReg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \MillisecondCounter_CntReg_reg[4]_i_2_n_0\,
      CO(3) => \MillisecondCounter_CntReg_reg[8]_i_2_n_0\,
      CO(2) => \MillisecondCounter_CntReg_reg[8]_i_2_n_1\,
      CO(1) => \MillisecondCounter_CntReg_reg[8]_i_2_n_2\,
      CO(0) => \MillisecondCounter_CntReg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => MillisecondCounter_CntReg0(8 downto 5),
      S(3 downto 0) => MillisecondCounter_CntReg(8 downto 5)
    );
\MillisecondCounter_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \MillisecondCounter_CntReg[9]_i_1_n_0\,
      Q => MillisecondCounter_CntReg(9)
    );
NewMillisecond_DatReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \MillisecondCounter_CntReg[15]_i_2_n_0\,
      I1 => MillisecondCounter_CntReg(14),
      I2 => MillisecondCounter_CntReg(15),
      I3 => TimestampSysClk3_EvtReg_reg_n_0,
      I4 => TimestampSysClk2_EvtReg,
      O => NewMillisecond_DatReg63_out
    );
NewMillisecond_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => NewMillisecond_DatReg63_out,
      Q => NewMillisecond_DatReg
    );
NormalizeActive1_ValReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFE5010"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I3 => NormalizeActive2_ValReg_i_2_n_0,
      I4 => NormalizeActive1_ValReg_reg_n_0,
      O => NormalizeActive1_ValReg_i_1_n_0
    );
NormalizeActive1_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => NormalizeActive1_ValReg_i_1_n_0,
      Q => NormalizeActive1_ValReg_reg_n_0
    );
NormalizeActive2_ValReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => NormalizeActive2_ValReg_i_2_n_0,
      I3 => NormalizeActive2_ValReg_i_3_n_0,
      I4 => NormalizeActive2_ValReg_reg_n_0,
      O => NormalizeActive2_ValReg_i_1_n_0
    );
NormalizeActive2_ValReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[4]\,
      I1 => \Step_CntReg_reg_n_0_[2]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      I3 => \Step_CntReg_reg_n_0_[1]\,
      I4 => \Step_CntReg_reg_n_0_[3]\,
      I5 => \Step_CntReg_reg_n_0_[5]\,
      O => NormalizeActive2_ValReg_i_2_n_0
    );
NormalizeActive2_ValReg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE2E"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I3 => NormalizeActive1_ValReg_reg_n_0,
      O => NormalizeActive2_ValReg_i_3_n_0
    );
NormalizeActive2_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => NormalizeActive2_ValReg_i_1_n_0,
      Q => NormalizeActive2_ValReg_reg_n_0
    );
\NormalizeProduct_DatReg[100]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[99]\,
      I1 => NormalizeProduct_DatReg0(100),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[100]_i_1_n_0\
    );
\NormalizeProduct_DatReg[101]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[100]\,
      I1 => NormalizeProduct_DatReg0(101),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[101]_i_1_n_0\
    );
\NormalizeProduct_DatReg[102]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[101]\,
      I1 => NormalizeProduct_DatReg0(102),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[102]_i_1_n_0\
    );
\NormalizeProduct_DatReg[103]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[102]\,
      I1 => NormalizeProduct_DatReg0(103),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[103]_i_1_n_0\
    );
\NormalizeProduct_DatReg[103]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[102]\,
      O => \NormalizeProduct_DatReg[103]_i_3_n_0\
    );
\NormalizeProduct_DatReg[103]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[101]\,
      O => \NormalizeProduct_DatReg[103]_i_4_n_0\
    );
\NormalizeProduct_DatReg[103]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[100]\,
      O => \NormalizeProduct_DatReg[103]_i_5_n_0\
    );
\NormalizeProduct_DatReg[103]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[99]\,
      O => \NormalizeProduct_DatReg[103]_i_6_n_0\
    );
\NormalizeProduct_DatReg[104]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[103]\,
      I1 => NormalizeProduct_DatReg0(104),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[104]_i_1_n_0\
    );
\NormalizeProduct_DatReg[105]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[104]\,
      I1 => NormalizeProduct_DatReg0(105),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[105]_i_1_n_0\
    );
\NormalizeProduct_DatReg[106]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[105]\,
      I1 => NormalizeProduct_DatReg0(106),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[106]_i_1_n_0\
    );
\NormalizeProduct_DatReg[107]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[106]\,
      I1 => NormalizeProduct_DatReg0(107),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[107]_i_1_n_0\
    );
\NormalizeProduct_DatReg[107]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[106]\,
      O => \NormalizeProduct_DatReg[107]_i_3_n_0\
    );
\NormalizeProduct_DatReg[107]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[105]\,
      O => \NormalizeProduct_DatReg[107]_i_4_n_0\
    );
\NormalizeProduct_DatReg[107]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[104]\,
      O => \NormalizeProduct_DatReg[107]_i_5_n_0\
    );
\NormalizeProduct_DatReg[107]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[103]\,
      O => \NormalizeProduct_DatReg[107]_i_6_n_0\
    );
\NormalizeProduct_DatReg[108]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[107]\,
      I1 => NormalizeProduct_DatReg0(108),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[108]_i_1_n_0\
    );
\NormalizeProduct_DatReg[109]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[108]\,
      I1 => NormalizeProduct_DatReg0(109),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[109]_i_1_n_0\
    );
\NormalizeProduct_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[9]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[10]\,
      O => \NormalizeProduct_DatReg[10]_i_1_n_0\
    );
\NormalizeProduct_DatReg[110]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[109]\,
      I1 => NormalizeProduct_DatReg0(110),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[110]_i_1_n_0\
    );
\NormalizeProduct_DatReg[111]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[110]\,
      I1 => NormalizeProduct_DatReg0(111),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[111]_i_1_n_0\
    );
\NormalizeProduct_DatReg[111]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[110]\,
      O => \NormalizeProduct_DatReg[111]_i_3_n_0\
    );
\NormalizeProduct_DatReg[111]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[109]\,
      O => \NormalizeProduct_DatReg[111]_i_4_n_0\
    );
\NormalizeProduct_DatReg[111]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[108]\,
      O => \NormalizeProduct_DatReg[111]_i_5_n_0\
    );
\NormalizeProduct_DatReg[111]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[107]\,
      O => \NormalizeProduct_DatReg[111]_i_6_n_0\
    );
\NormalizeProduct_DatReg[112]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[111]\,
      I1 => NormalizeProduct_DatReg0(112),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[112]_i_1_n_0\
    );
\NormalizeProduct_DatReg[113]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[112]\,
      I1 => NormalizeProduct_DatReg0(113),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[113]_i_1_n_0\
    );
\NormalizeProduct_DatReg[114]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[113]\,
      I1 => NormalizeProduct_DatReg0(114),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[114]_i_1_n_0\
    );
\NormalizeProduct_DatReg[115]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[114]\,
      I1 => NormalizeProduct_DatReg0(115),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[115]_i_1_n_0\
    );
\NormalizeProduct_DatReg[115]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[114]\,
      O => \NormalizeProduct_DatReg[115]_i_3_n_0\
    );
\NormalizeProduct_DatReg[115]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[113]\,
      O => \NormalizeProduct_DatReg[115]_i_4_n_0\
    );
\NormalizeProduct_DatReg[115]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[112]\,
      O => \NormalizeProduct_DatReg[115]_i_5_n_0\
    );
\NormalizeProduct_DatReg[115]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[111]\,
      O => \NormalizeProduct_DatReg[115]_i_6_n_0\
    );
\NormalizeProduct_DatReg[116]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[115]\,
      I1 => NormalizeProduct_DatReg0(116),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[116]_i_1_n_0\
    );
\NormalizeProduct_DatReg[117]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[116]\,
      I1 => NormalizeProduct_DatReg0(117),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[117]_i_1_n_0\
    );
\NormalizeProduct_DatReg[118]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[117]\,
      I1 => NormalizeProduct_DatReg0(118),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[118]_i_1_n_0\
    );
\NormalizeProduct_DatReg[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[118]\,
      I1 => NormalizeProduct_DatReg0(119),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[119]_i_1_n_0\
    );
\NormalizeProduct_DatReg[119]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[118]\,
      O => \NormalizeProduct_DatReg[119]_i_3_n_0\
    );
\NormalizeProduct_DatReg[119]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[117]\,
      O => \NormalizeProduct_DatReg[119]_i_4_n_0\
    );
\NormalizeProduct_DatReg[119]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[116]\,
      O => \NormalizeProduct_DatReg[119]_i_5_n_0\
    );
\NormalizeProduct_DatReg[119]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[115]\,
      O => \NormalizeProduct_DatReg[119]_i_6_n_0\
    );
\NormalizeProduct_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[10]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[11]\,
      O => \NormalizeProduct_DatReg[11]_i_1_n_0\
    );
\NormalizeProduct_DatReg[120]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[119]\,
      I1 => NormalizeProduct_DatReg0(120),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[120]_i_1_n_0\
    );
\NormalizeProduct_DatReg[121]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[120]\,
      I1 => NormalizeProduct_DatReg0(121),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[121]_i_1_n_0\
    );
\NormalizeProduct_DatReg[122]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[121]\,
      I1 => NormalizeProduct_DatReg0(122),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[122]_i_1_n_0\
    );
\NormalizeProduct_DatReg[123]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[122]\,
      I1 => NormalizeProduct_DatReg0(123),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[123]_i_1_n_0\
    );
\NormalizeProduct_DatReg[123]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[122]\,
      O => \NormalizeProduct_DatReg[123]_i_3_n_0\
    );
\NormalizeProduct_DatReg[123]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[121]\,
      O => \NormalizeProduct_DatReg[123]_i_4_n_0\
    );
\NormalizeProduct_DatReg[123]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[120]\,
      O => \NormalizeProduct_DatReg[123]_i_5_n_0\
    );
\NormalizeProduct_DatReg[123]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[119]\,
      O => \NormalizeProduct_DatReg[123]_i_6_n_0\
    );
\NormalizeProduct_DatReg[124]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[123]\,
      I1 => NormalizeProduct_DatReg0(124),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[124]_i_1_n_0\
    );
\NormalizeProduct_DatReg[125]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[124]\,
      I1 => NormalizeProduct_DatReg0(125),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[125]_i_1_n_0\
    );
\NormalizeProduct_DatReg[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0000000D00DDDD"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => NormalizeActive2_ValReg_reg_n_0,
      I2 => NormalizeActive1_ValReg_reg_n_0,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I5 => DriftCalcState_StaReg(1),
      O => NormalizeProduct_DatReg
    );
\NormalizeProduct_DatReg[126]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[124]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[123]\,
      O => \NormalizeProduct_DatReg[126]_i_10_n_0\
    );
\NormalizeProduct_DatReg[126]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[42]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[41]\,
      O => \NormalizeProduct_DatReg[126]_i_100_n_0\
    );
\NormalizeProduct_DatReg[126]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[47]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[48]\,
      O => \NormalizeProduct_DatReg[126]_i_101_n_0\
    );
\NormalizeProduct_DatReg[126]_i_102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[45]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[46]\,
      O => \NormalizeProduct_DatReg[126]_i_102_n_0\
    );
\NormalizeProduct_DatReg[126]_i_103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[43]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[44]\,
      O => \NormalizeProduct_DatReg[126]_i_103_n_0\
    );
\NormalizeProduct_DatReg[126]_i_104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[41]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[42]\,
      O => \NormalizeProduct_DatReg[126]_i_104_n_0\
    );
\NormalizeProduct_DatReg[126]_i_106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[40]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[39]\,
      O => \NormalizeProduct_DatReg[126]_i_106_n_0\
    );
\NormalizeProduct_DatReg[126]_i_107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[38]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[37]\,
      O => \NormalizeProduct_DatReg[126]_i_107_n_0\
    );
\NormalizeProduct_DatReg[126]_i_108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[36]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[35]\,
      O => \NormalizeProduct_DatReg[126]_i_108_n_0\
    );
\NormalizeProduct_DatReg[126]_i_109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[34]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[33]\,
      O => \NormalizeProduct_DatReg[126]_i_109_n_0\
    );
\NormalizeProduct_DatReg[126]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[122]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[121]\,
      O => \NormalizeProduct_DatReg[126]_i_11_n_0\
    );
\NormalizeProduct_DatReg[126]_i_110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[39]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[40]\,
      O => \NormalizeProduct_DatReg[126]_i_110_n_0\
    );
\NormalizeProduct_DatReg[126]_i_111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[37]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[38]\,
      O => \NormalizeProduct_DatReg[126]_i_111_n_0\
    );
\NormalizeProduct_DatReg[126]_i_112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[35]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[36]\,
      O => \NormalizeProduct_DatReg[126]_i_112_n_0\
    );
\NormalizeProduct_DatReg[126]_i_113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[33]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[34]\,
      O => \NormalizeProduct_DatReg[126]_i_113_n_0\
    );
\NormalizeProduct_DatReg[126]_i_115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[32]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[31]\,
      O => \NormalizeProduct_DatReg[126]_i_115_n_0\
    );
\NormalizeProduct_DatReg[126]_i_116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[30]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[29]\,
      O => \NormalizeProduct_DatReg[126]_i_116_n_0\
    );
\NormalizeProduct_DatReg[126]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[28]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[27]\,
      O => \NormalizeProduct_DatReg[126]_i_117_n_0\
    );
\NormalizeProduct_DatReg[126]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[26]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[25]\,
      O => \NormalizeProduct_DatReg[126]_i_118_n_0\
    );
\NormalizeProduct_DatReg[126]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[31]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[32]\,
      O => \NormalizeProduct_DatReg[126]_i_119_n_0\
    );
\NormalizeProduct_DatReg[126]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[125]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[126]\,
      O => \NormalizeProduct_DatReg[126]_i_12_n_0\
    );
\NormalizeProduct_DatReg[126]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[29]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[30]\,
      O => \NormalizeProduct_DatReg[126]_i_120_n_0\
    );
\NormalizeProduct_DatReg[126]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[27]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[28]\,
      O => \NormalizeProduct_DatReg[126]_i_121_n_0\
    );
\NormalizeProduct_DatReg[126]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[25]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[26]\,
      O => \NormalizeProduct_DatReg[126]_i_122_n_0\
    );
\NormalizeProduct_DatReg[126]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[24]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[23]\,
      O => \NormalizeProduct_DatReg[126]_i_124_n_0\
    );
\NormalizeProduct_DatReg[126]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[22]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[21]\,
      O => \NormalizeProduct_DatReg[126]_i_125_n_0\
    );
\NormalizeProduct_DatReg[126]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[20]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[19]\,
      O => \NormalizeProduct_DatReg[126]_i_126_n_0\
    );
\NormalizeProduct_DatReg[126]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[18]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[17]\,
      O => \NormalizeProduct_DatReg[126]_i_127_n_0\
    );
\NormalizeProduct_DatReg[126]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[23]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[24]\,
      O => \NormalizeProduct_DatReg[126]_i_128_n_0\
    );
\NormalizeProduct_DatReg[126]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[21]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[22]\,
      O => \NormalizeProduct_DatReg[126]_i_129_n_0\
    );
\NormalizeProduct_DatReg[126]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[123]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[124]\,
      O => \NormalizeProduct_DatReg[126]_i_13_n_0\
    );
\NormalizeProduct_DatReg[126]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[19]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[20]\,
      O => \NormalizeProduct_DatReg[126]_i_130_n_0\
    );
\NormalizeProduct_DatReg[126]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[17]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[18]\,
      O => \NormalizeProduct_DatReg[126]_i_131_n_0\
    );
\NormalizeProduct_DatReg[126]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[16]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[15]\,
      O => \NormalizeProduct_DatReg[126]_i_132_n_0\
    );
\NormalizeProduct_DatReg[126]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[14]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[13]\,
      O => \NormalizeProduct_DatReg[126]_i_133_n_0\
    );
\NormalizeProduct_DatReg[126]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[12]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[11]\,
      O => \NormalizeProduct_DatReg[126]_i_134_n_0\
    );
\NormalizeProduct_DatReg[126]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[10]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[9]\,
      O => \NormalizeProduct_DatReg[126]_i_135_n_0\
    );
\NormalizeProduct_DatReg[126]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[15]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[16]\,
      O => \NormalizeProduct_DatReg[126]_i_136_n_0\
    );
\NormalizeProduct_DatReg[126]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[13]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[14]\,
      O => \NormalizeProduct_DatReg[126]_i_137_n_0\
    );
\NormalizeProduct_DatReg[126]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[11]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[12]\,
      O => \NormalizeProduct_DatReg[126]_i_138_n_0\
    );
\NormalizeProduct_DatReg[126]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[9]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[10]\,
      O => \NormalizeProduct_DatReg[126]_i_139_n_0\
    );
\NormalizeProduct_DatReg[126]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[121]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[122]\,
      O => \NormalizeProduct_DatReg[126]_i_14_n_0\
    );
\NormalizeProduct_DatReg[126]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[120]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[119]\,
      O => \NormalizeProduct_DatReg[126]_i_16_n_0\
    );
\NormalizeProduct_DatReg[126]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[118]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[117]\,
      O => \NormalizeProduct_DatReg[126]_i_17_n_0\
    );
\NormalizeProduct_DatReg[126]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[116]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[115]\,
      O => \NormalizeProduct_DatReg[126]_i_18_n_0\
    );
\NormalizeProduct_DatReg[126]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[114]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[113]\,
      O => \NormalizeProduct_DatReg[126]_i_19_n_0\
    );
\NormalizeProduct_DatReg[126]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[125]\,
      I1 => NormalizeProduct_DatReg0(126),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[126]_i_2_n_0\
    );
\NormalizeProduct_DatReg[126]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[119]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[120]\,
      O => \NormalizeProduct_DatReg[126]_i_20_n_0\
    );
\NormalizeProduct_DatReg[126]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[117]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[118]\,
      O => \NormalizeProduct_DatReg[126]_i_21_n_0\
    );
\NormalizeProduct_DatReg[126]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[115]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[116]\,
      O => \NormalizeProduct_DatReg[126]_i_22_n_0\
    );
\NormalizeProduct_DatReg[126]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[113]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[114]\,
      O => \NormalizeProduct_DatReg[126]_i_23_n_0\
    );
\NormalizeProduct_DatReg[126]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[112]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[111]\,
      O => \NormalizeProduct_DatReg[126]_i_25_n_0\
    );
\NormalizeProduct_DatReg[126]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[110]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[109]\,
      O => \NormalizeProduct_DatReg[126]_i_26_n_0\
    );
\NormalizeProduct_DatReg[126]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[108]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[107]\,
      O => \NormalizeProduct_DatReg[126]_i_27_n_0\
    );
\NormalizeProduct_DatReg[126]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[106]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[105]\,
      O => \NormalizeProduct_DatReg[126]_i_28_n_0\
    );
\NormalizeProduct_DatReg[126]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[111]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[112]\,
      O => \NormalizeProduct_DatReg[126]_i_29_n_0\
    );
\NormalizeProduct_DatReg[126]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[109]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[110]\,
      O => \NormalizeProduct_DatReg[126]_i_30_n_0\
    );
\NormalizeProduct_DatReg[126]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[107]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[108]\,
      O => \NormalizeProduct_DatReg[126]_i_31_n_0\
    );
\NormalizeProduct_DatReg[126]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[105]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[106]\,
      O => \NormalizeProduct_DatReg[126]_i_32_n_0\
    );
\NormalizeProduct_DatReg[126]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[104]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[103]\,
      O => \NormalizeProduct_DatReg[126]_i_34_n_0\
    );
\NormalizeProduct_DatReg[126]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[102]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[101]\,
      O => \NormalizeProduct_DatReg[126]_i_35_n_0\
    );
\NormalizeProduct_DatReg[126]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[100]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[99]\,
      O => \NormalizeProduct_DatReg[126]_i_36_n_0\
    );
\NormalizeProduct_DatReg[126]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[98]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[97]\,
      O => \NormalizeProduct_DatReg[126]_i_37_n_0\
    );
\NormalizeProduct_DatReg[126]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[103]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[104]\,
      O => \NormalizeProduct_DatReg[126]_i_38_n_0\
    );
\NormalizeProduct_DatReg[126]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[101]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[102]\,
      O => \NormalizeProduct_DatReg[126]_i_39_n_0\
    );
\NormalizeProduct_DatReg[126]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[99]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[100]\,
      O => \NormalizeProduct_DatReg[126]_i_40_n_0\
    );
\NormalizeProduct_DatReg[126]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[97]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[98]\,
      O => \NormalizeProduct_DatReg[126]_i_41_n_0\
    );
\NormalizeProduct_DatReg[126]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[96]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[95]\,
      O => \NormalizeProduct_DatReg[126]_i_43_n_0\
    );
\NormalizeProduct_DatReg[126]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[94]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[95]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[93]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[94]\,
      O => \NormalizeProduct_DatReg[126]_i_44_n_0\
    );
\NormalizeProduct_DatReg[126]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[92]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[93]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[91]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[92]\,
      O => \NormalizeProduct_DatReg[126]_i_45_n_0\
    );
\NormalizeProduct_DatReg[126]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[90]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[91]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[89]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[90]\,
      O => \NormalizeProduct_DatReg[126]_i_46_n_0\
    );
\NormalizeProduct_DatReg[126]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[95]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[96]\,
      O => \NormalizeProduct_DatReg[126]_i_47_n_0\
    );
\NormalizeProduct_DatReg[126]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[95]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[94]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[94]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[93]\,
      O => \NormalizeProduct_DatReg[126]_i_48_n_0\
    );
\NormalizeProduct_DatReg[126]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[93]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[92]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[92]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[91]\,
      O => \NormalizeProduct_DatReg[126]_i_49_n_0\
    );
\NormalizeProduct_DatReg[126]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[125]\,
      O => \NormalizeProduct_DatReg[126]_i_5_n_0\
    );
\NormalizeProduct_DatReg[126]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[91]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[90]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[90]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[89]\,
      O => \NormalizeProduct_DatReg[126]_i_50_n_0\
    );
\NormalizeProduct_DatReg[126]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[88]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[89]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[87]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[88]\,
      O => \NormalizeProduct_DatReg[126]_i_52_n_0\
    );
\NormalizeProduct_DatReg[126]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[86]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[87]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[85]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[86]\,
      O => \NormalizeProduct_DatReg[126]_i_53_n_0\
    );
\NormalizeProduct_DatReg[126]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[84]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[85]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[83]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[84]\,
      O => \NormalizeProduct_DatReg[126]_i_54_n_0\
    );
\NormalizeProduct_DatReg[126]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[82]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[83]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[81]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[82]\,
      O => \NormalizeProduct_DatReg[126]_i_55_n_0\
    );
\NormalizeProduct_DatReg[126]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[89]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[88]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[88]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[87]\,
      O => \NormalizeProduct_DatReg[126]_i_56_n_0\
    );
\NormalizeProduct_DatReg[126]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[87]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[86]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[86]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[85]\,
      O => \NormalizeProduct_DatReg[126]_i_57_n_0\
    );
\NormalizeProduct_DatReg[126]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[85]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[84]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[84]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[83]\,
      O => \NormalizeProduct_DatReg[126]_i_58_n_0\
    );
\NormalizeProduct_DatReg[126]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[83]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[82]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[82]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[81]\,
      O => \NormalizeProduct_DatReg[126]_i_59_n_0\
    );
\NormalizeProduct_DatReg[126]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[124]\,
      O => \NormalizeProduct_DatReg[126]_i_6_n_0\
    );
\NormalizeProduct_DatReg[126]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[80]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[81]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[79]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[80]\,
      O => \NormalizeProduct_DatReg[126]_i_61_n_0\
    );
\NormalizeProduct_DatReg[126]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[78]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[79]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[77]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[78]\,
      O => \NormalizeProduct_DatReg[126]_i_62_n_0\
    );
\NormalizeProduct_DatReg[126]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[76]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[77]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[75]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[76]\,
      O => \NormalizeProduct_DatReg[126]_i_63_n_0\
    );
\NormalizeProduct_DatReg[126]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[74]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[75]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[73]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[74]\,
      O => \NormalizeProduct_DatReg[126]_i_64_n_0\
    );
\NormalizeProduct_DatReg[126]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[81]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[80]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[80]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[79]\,
      O => \NormalizeProduct_DatReg[126]_i_65_n_0\
    );
\NormalizeProduct_DatReg[126]_i_66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[79]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[78]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[78]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[77]\,
      O => \NormalizeProduct_DatReg[126]_i_66_n_0\
    );
\NormalizeProduct_DatReg[126]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[77]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[76]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[76]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[75]\,
      O => \NormalizeProduct_DatReg[126]_i_67_n_0\
    );
\NormalizeProduct_DatReg[126]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[75]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[74]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[74]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[73]\,
      O => \NormalizeProduct_DatReg[126]_i_68_n_0\
    );
\NormalizeProduct_DatReg[126]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[123]\,
      O => \NormalizeProduct_DatReg[126]_i_7_n_0\
    );
\NormalizeProduct_DatReg[126]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[72]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[73]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[71]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[72]\,
      O => \NormalizeProduct_DatReg[126]_i_70_n_0\
    );
\NormalizeProduct_DatReg[126]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[70]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[71]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[69]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[70]\,
      O => \NormalizeProduct_DatReg[126]_i_71_n_0\
    );
\NormalizeProduct_DatReg[126]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[68]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[69]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[67]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[68]\,
      O => \NormalizeProduct_DatReg[126]_i_72_n_0\
    );
\NormalizeProduct_DatReg[126]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[66]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[67]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[65]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[66]\,
      O => \NormalizeProduct_DatReg[126]_i_73_n_0\
    );
\NormalizeProduct_DatReg[126]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[73]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[72]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[72]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[71]\,
      O => \NormalizeProduct_DatReg[126]_i_74_n_0\
    );
\NormalizeProduct_DatReg[126]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[71]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[70]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[70]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[69]\,
      O => \NormalizeProduct_DatReg[126]_i_75_n_0\
    );
\NormalizeProduct_DatReg[126]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[69]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[68]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[68]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[67]\,
      O => \NormalizeProduct_DatReg[126]_i_76_n_0\
    );
\NormalizeProduct_DatReg[126]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[67]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[66]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[66]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[65]\,
      O => \NormalizeProduct_DatReg[126]_i_77_n_0\
    );
\NormalizeProduct_DatReg[126]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[64]\,
      I1 => \Normalizer2_DatReg_reg_n_0_[65]\,
      I2 => \NormalizeProduct_DatReg_reg_n_0_[63]\,
      I3 => \Normalizer2_DatReg_reg_n_0_[64]\,
      O => \NormalizeProduct_DatReg[126]_i_79_n_0\
    );
\NormalizeProduct_DatReg[126]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[62]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[61]\,
      O => \NormalizeProduct_DatReg[126]_i_80_n_0\
    );
\NormalizeProduct_DatReg[126]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[60]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[59]\,
      O => \NormalizeProduct_DatReg[126]_i_81_n_0\
    );
\NormalizeProduct_DatReg[126]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[58]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[57]\,
      O => \NormalizeProduct_DatReg[126]_i_82_n_0\
    );
\NormalizeProduct_DatReg[126]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[65]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[64]\,
      I2 => \Normalizer2_DatReg_reg_n_0_[64]\,
      I3 => \NormalizeProduct_DatReg_reg_n_0_[63]\,
      O => \NormalizeProduct_DatReg[126]_i_83_n_0\
    );
\NormalizeProduct_DatReg[126]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[61]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[62]\,
      O => \NormalizeProduct_DatReg[126]_i_84_n_0\
    );
\NormalizeProduct_DatReg[126]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[59]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[60]\,
      O => \NormalizeProduct_DatReg[126]_i_85_n_0\
    );
\NormalizeProduct_DatReg[126]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[57]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[58]\,
      O => \NormalizeProduct_DatReg[126]_i_86_n_0\
    );
\NormalizeProduct_DatReg[126]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[56]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[55]\,
      O => \NormalizeProduct_DatReg[126]_i_88_n_0\
    );
\NormalizeProduct_DatReg[126]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[54]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[53]\,
      O => \NormalizeProduct_DatReg[126]_i_89_n_0\
    );
\NormalizeProduct_DatReg[126]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[126]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[125]\,
      O => \NormalizeProduct_DatReg[126]_i_9_n_0\
    );
\NormalizeProduct_DatReg[126]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[52]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[51]\,
      O => \NormalizeProduct_DatReg[126]_i_90_n_0\
    );
\NormalizeProduct_DatReg[126]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[50]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[49]\,
      O => \NormalizeProduct_DatReg[126]_i_91_n_0\
    );
\NormalizeProduct_DatReg[126]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[55]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[56]\,
      O => \NormalizeProduct_DatReg[126]_i_92_n_0\
    );
\NormalizeProduct_DatReg[126]_i_93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[53]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[54]\,
      O => \NormalizeProduct_DatReg[126]_i_93_n_0\
    );
\NormalizeProduct_DatReg[126]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[51]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[52]\,
      O => \NormalizeProduct_DatReg[126]_i_94_n_0\
    );
\NormalizeProduct_DatReg[126]_i_95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[49]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[50]\,
      O => \NormalizeProduct_DatReg[126]_i_95_n_0\
    );
\NormalizeProduct_DatReg[126]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[48]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[47]\,
      O => \NormalizeProduct_DatReg[126]_i_97_n_0\
    );
\NormalizeProduct_DatReg[126]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[46]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[45]\,
      O => \NormalizeProduct_DatReg[126]_i_98_n_0\
    );
\NormalizeProduct_DatReg[126]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[44]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[43]\,
      O => \NormalizeProduct_DatReg[126]_i_99_n_0\
    );
\NormalizeProduct_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[11]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[12]\,
      O => \NormalizeProduct_DatReg[12]_i_1_n_0\
    );
\NormalizeProduct_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[12]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[13]\,
      O => \NormalizeProduct_DatReg[13]_i_1_n_0\
    );
\NormalizeProduct_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[13]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[14]\,
      O => \NormalizeProduct_DatReg[14]_i_1_n_0\
    );
\NormalizeProduct_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[14]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[15]\,
      O => \NormalizeProduct_DatReg[15]_i_1_n_0\
    );
\NormalizeProduct_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[15]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[16]\,
      O => \NormalizeProduct_DatReg[16]_i_1_n_0\
    );
\NormalizeProduct_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[16]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[17]\,
      O => \NormalizeProduct_DatReg[17]_i_1_n_0\
    );
\NormalizeProduct_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[17]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[18]\,
      O => \NormalizeProduct_DatReg[18]_i_1_n_0\
    );
\NormalizeProduct_DatReg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[18]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[19]\,
      O => \NormalizeProduct_DatReg[19]_i_1_n_0\
    );
\NormalizeProduct_DatReg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[19]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[20]\,
      O => \NormalizeProduct_DatReg[20]_i_1_n_0\
    );
\NormalizeProduct_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[20]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[21]\,
      O => \NormalizeProduct_DatReg[21]_i_1_n_0\
    );
\NormalizeProduct_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[21]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[22]\,
      O => \NormalizeProduct_DatReg[22]_i_1_n_0\
    );
\NormalizeProduct_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[22]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[23]\,
      O => \NormalizeProduct_DatReg[23]_i_1_n_0\
    );
\NormalizeProduct_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[23]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[24]\,
      O => \NormalizeProduct_DatReg[24]_i_1_n_0\
    );
\NormalizeProduct_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[24]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[25]\,
      O => \NormalizeProduct_DatReg[25]_i_1_n_0\
    );
\NormalizeProduct_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[25]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[26]\,
      O => \NormalizeProduct_DatReg[26]_i_1_n_0\
    );
\NormalizeProduct_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[26]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[27]\,
      O => \NormalizeProduct_DatReg[27]_i_1_n_0\
    );
\NormalizeProduct_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[27]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[28]\,
      O => \NormalizeProduct_DatReg[28]_i_1_n_0\
    );
\NormalizeProduct_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[28]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[29]\,
      O => \NormalizeProduct_DatReg[29]_i_1_n_0\
    );
\NormalizeProduct_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[29]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[30]\,
      O => \NormalizeProduct_DatReg[30]_i_1_n_0\
    );
\NormalizeProduct_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[30]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[31]\,
      O => \NormalizeProduct_DatReg[31]_i_1_n_0\
    );
\NormalizeProduct_DatReg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[31]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[32]\,
      O => \NormalizeProduct_DatReg[32]_i_1_n_0\
    );
\NormalizeProduct_DatReg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[32]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[33]\,
      O => \NormalizeProduct_DatReg[33]_i_1_n_0\
    );
\NormalizeProduct_DatReg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[33]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[34]\,
      O => \NormalizeProduct_DatReg[34]_i_1_n_0\
    );
\NormalizeProduct_DatReg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[34]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[35]\,
      O => \NormalizeProduct_DatReg[35]_i_1_n_0\
    );
\NormalizeProduct_DatReg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[35]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[36]\,
      O => \NormalizeProduct_DatReg[36]_i_1_n_0\
    );
\NormalizeProduct_DatReg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[36]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[37]\,
      O => \NormalizeProduct_DatReg[37]_i_1_n_0\
    );
\NormalizeProduct_DatReg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[37]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[38]\,
      O => \NormalizeProduct_DatReg[38]_i_1_n_0\
    );
\NormalizeProduct_DatReg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[38]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[39]\,
      O => \NormalizeProduct_DatReg[39]_i_1_n_0\
    );
\NormalizeProduct_DatReg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[39]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[40]\,
      O => \NormalizeProduct_DatReg[40]_i_1_n_0\
    );
\NormalizeProduct_DatReg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => DriftCalcState_StaReg(2),
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[40]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[41]\,
      O => \NormalizeProduct_DatReg[41]_i_1_n_0\
    );
\NormalizeProduct_DatReg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[41]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[42]\,
      O => \NormalizeProduct_DatReg[42]_i_1_n_0\
    );
\NormalizeProduct_DatReg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[42]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[43]\,
      O => \NormalizeProduct_DatReg[43]_i_1_n_0\
    );
\NormalizeProduct_DatReg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[43]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[44]\,
      O => \NormalizeProduct_DatReg[44]_i_1_n_0\
    );
\NormalizeProduct_DatReg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[44]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[45]\,
      O => \NormalizeProduct_DatReg[45]_i_1_n_0\
    );
\NormalizeProduct_DatReg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[45]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[46]\,
      O => \NormalizeProduct_DatReg[46]_i_1_n_0\
    );
\NormalizeProduct_DatReg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[46]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[47]\,
      O => \NormalizeProduct_DatReg[47]_i_1_n_0\
    );
\NormalizeProduct_DatReg[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[47]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[48]\,
      O => \NormalizeProduct_DatReg[48]_i_1_n_0\
    );
\NormalizeProduct_DatReg[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[48]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[49]\,
      O => \NormalizeProduct_DatReg[49]_i_1_n_0\
    );
\NormalizeProduct_DatReg[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[49]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[50]\,
      O => \NormalizeProduct_DatReg[50]_i_1_n_0\
    );
\NormalizeProduct_DatReg[51]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[50]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[51]\,
      O => \NormalizeProduct_DatReg[51]_i_1_n_0\
    );
\NormalizeProduct_DatReg[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[51]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[52]\,
      O => \NormalizeProduct_DatReg[52]_i_1_n_0\
    );
\NormalizeProduct_DatReg[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[52]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[53]\,
      O => \NormalizeProduct_DatReg[53]_i_1_n_0\
    );
\NormalizeProduct_DatReg[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[53]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[54]\,
      O => \NormalizeProduct_DatReg[54]_i_1_n_0\
    );
\NormalizeProduct_DatReg[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[54]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[55]\,
      O => \NormalizeProduct_DatReg[55]_i_1_n_0\
    );
\NormalizeProduct_DatReg[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[55]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[56]\,
      O => \NormalizeProduct_DatReg[56]_i_1_n_0\
    );
\NormalizeProduct_DatReg[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[56]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[57]\,
      O => \NormalizeProduct_DatReg[57]_i_1_n_0\
    );
\NormalizeProduct_DatReg[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[57]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[58]\,
      O => \NormalizeProduct_DatReg[58]_i_1_n_0\
    );
\NormalizeProduct_DatReg[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[58]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[59]\,
      O => \NormalizeProduct_DatReg[59]_i_1_n_0\
    );
\NormalizeProduct_DatReg[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[59]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[60]\,
      O => \NormalizeProduct_DatReg[60]_i_1_n_0\
    );
\NormalizeProduct_DatReg[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[60]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[61]\,
      O => \NormalizeProduct_DatReg[61]_i_1_n_0\
    );
\NormalizeProduct_DatReg[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[61]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[62]\,
      O => \NormalizeProduct_DatReg[62]_i_1_n_0\
    );
\NormalizeProduct_DatReg[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF202020"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \NormalizeProduct_DatReg_reg_n_0_[62]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I4 => \Normalizer1_Result_DatReg_reg_n_0_[63]\,
      O => \NormalizeProduct_DatReg[63]_i_1_n_0\
    );
\NormalizeProduct_DatReg[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[63]\,
      I1 => NormalizeProduct_DatReg0(64),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[64]_i_1_n_0\
    );
\NormalizeProduct_DatReg[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[64]\,
      I1 => NormalizeProduct_DatReg0(65),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[65]_i_1_n_0\
    );
\NormalizeProduct_DatReg[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[65]\,
      I1 => NormalizeProduct_DatReg0(66),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[66]_i_1_n_0\
    );
\NormalizeProduct_DatReg[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[66]\,
      I1 => NormalizeProduct_DatReg0(67),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[67]_i_1_n_0\
    );
\NormalizeProduct_DatReg[67]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[67]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[66]\,
      O => \NormalizeProduct_DatReg[67]_i_3_n_0\
    );
\NormalizeProduct_DatReg[67]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[66]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[65]\,
      O => \NormalizeProduct_DatReg[67]_i_4_n_0\
    );
\NormalizeProduct_DatReg[67]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[65]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[64]\,
      O => \NormalizeProduct_DatReg[67]_i_5_n_0\
    );
\NormalizeProduct_DatReg[67]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[64]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[63]\,
      O => \NormalizeProduct_DatReg[67]_i_6_n_0\
    );
\NormalizeProduct_DatReg[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[67]\,
      I1 => NormalizeProduct_DatReg0(68),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[68]_i_1_n_0\
    );
\NormalizeProduct_DatReg[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[68]\,
      I1 => NormalizeProduct_DatReg0(69),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[69]_i_1_n_0\
    );
\NormalizeProduct_DatReg[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[69]\,
      I1 => NormalizeProduct_DatReg0(70),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[70]_i_1_n_0\
    );
\NormalizeProduct_DatReg[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[70]\,
      I1 => NormalizeProduct_DatReg0(71),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[71]_i_1_n_0\
    );
\NormalizeProduct_DatReg[71]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[71]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[70]\,
      O => \NormalizeProduct_DatReg[71]_i_3_n_0\
    );
\NormalizeProduct_DatReg[71]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[70]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[69]\,
      O => \NormalizeProduct_DatReg[71]_i_4_n_0\
    );
\NormalizeProduct_DatReg[71]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[69]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[68]\,
      O => \NormalizeProduct_DatReg[71]_i_5_n_0\
    );
\NormalizeProduct_DatReg[71]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[68]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[67]\,
      O => \NormalizeProduct_DatReg[71]_i_6_n_0\
    );
\NormalizeProduct_DatReg[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[71]\,
      I1 => NormalizeProduct_DatReg0(72),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[72]_i_1_n_0\
    );
\NormalizeProduct_DatReg[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[72]\,
      I1 => NormalizeProduct_DatReg0(73),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[73]_i_1_n_0\
    );
\NormalizeProduct_DatReg[74]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[73]\,
      I1 => NormalizeProduct_DatReg0(74),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[74]_i_1_n_0\
    );
\NormalizeProduct_DatReg[75]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[74]\,
      I1 => NormalizeProduct_DatReg0(75),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[75]_i_1_n_0\
    );
\NormalizeProduct_DatReg[75]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[75]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[74]\,
      O => \NormalizeProduct_DatReg[75]_i_3_n_0\
    );
\NormalizeProduct_DatReg[75]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[74]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[73]\,
      O => \NormalizeProduct_DatReg[75]_i_4_n_0\
    );
\NormalizeProduct_DatReg[75]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[73]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[72]\,
      O => \NormalizeProduct_DatReg[75]_i_5_n_0\
    );
\NormalizeProduct_DatReg[75]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[72]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[71]\,
      O => \NormalizeProduct_DatReg[75]_i_6_n_0\
    );
\NormalizeProduct_DatReg[76]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[75]\,
      I1 => NormalizeProduct_DatReg0(76),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[76]_i_1_n_0\
    );
\NormalizeProduct_DatReg[77]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[76]\,
      I1 => NormalizeProduct_DatReg0(77),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[77]_i_1_n_0\
    );
\NormalizeProduct_DatReg[78]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[77]\,
      I1 => NormalizeProduct_DatReg0(78),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[78]_i_1_n_0\
    );
\NormalizeProduct_DatReg[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[78]\,
      I1 => NormalizeProduct_DatReg0(79),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[79]_i_1_n_0\
    );
\NormalizeProduct_DatReg[79]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[79]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[78]\,
      O => \NormalizeProduct_DatReg[79]_i_3_n_0\
    );
\NormalizeProduct_DatReg[79]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[78]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[77]\,
      O => \NormalizeProduct_DatReg[79]_i_4_n_0\
    );
\NormalizeProduct_DatReg[79]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[77]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[76]\,
      O => \NormalizeProduct_DatReg[79]_i_5_n_0\
    );
\NormalizeProduct_DatReg[79]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[76]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[75]\,
      O => \NormalizeProduct_DatReg[79]_i_6_n_0\
    );
\NormalizeProduct_DatReg[80]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[79]\,
      I1 => NormalizeProduct_DatReg0(80),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[80]_i_1_n_0\
    );
\NormalizeProduct_DatReg[81]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[80]\,
      I1 => NormalizeProduct_DatReg0(81),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[81]_i_1_n_0\
    );
\NormalizeProduct_DatReg[82]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[81]\,
      I1 => NormalizeProduct_DatReg0(82),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[82]_i_1_n_0\
    );
\NormalizeProduct_DatReg[83]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[82]\,
      I1 => NormalizeProduct_DatReg0(83),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[83]_i_1_n_0\
    );
\NormalizeProduct_DatReg[83]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[83]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[82]\,
      O => \NormalizeProduct_DatReg[83]_i_3_n_0\
    );
\NormalizeProduct_DatReg[83]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[82]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[81]\,
      O => \NormalizeProduct_DatReg[83]_i_4_n_0\
    );
\NormalizeProduct_DatReg[83]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[81]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[80]\,
      O => \NormalizeProduct_DatReg[83]_i_5_n_0\
    );
\NormalizeProduct_DatReg[83]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[80]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[79]\,
      O => \NormalizeProduct_DatReg[83]_i_6_n_0\
    );
\NormalizeProduct_DatReg[84]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[83]\,
      I1 => NormalizeProduct_DatReg0(84),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[84]_i_1_n_0\
    );
\NormalizeProduct_DatReg[85]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[84]\,
      I1 => NormalizeProduct_DatReg0(85),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[85]_i_1_n_0\
    );
\NormalizeProduct_DatReg[86]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[85]\,
      I1 => NormalizeProduct_DatReg0(86),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[86]_i_1_n_0\
    );
\NormalizeProduct_DatReg[87]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[86]\,
      I1 => NormalizeProduct_DatReg0(87),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[87]_i_1_n_0\
    );
\NormalizeProduct_DatReg[87]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[87]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[86]\,
      O => \NormalizeProduct_DatReg[87]_i_3_n_0\
    );
\NormalizeProduct_DatReg[87]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[86]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[85]\,
      O => \NormalizeProduct_DatReg[87]_i_4_n_0\
    );
\NormalizeProduct_DatReg[87]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[85]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[84]\,
      O => \NormalizeProduct_DatReg[87]_i_5_n_0\
    );
\NormalizeProduct_DatReg[87]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[84]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[83]\,
      O => \NormalizeProduct_DatReg[87]_i_6_n_0\
    );
\NormalizeProduct_DatReg[88]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[87]\,
      I1 => NormalizeProduct_DatReg0(88),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[88]_i_1_n_0\
    );
\NormalizeProduct_DatReg[89]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[88]\,
      I1 => NormalizeProduct_DatReg0(89),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[89]_i_1_n_0\
    );
\NormalizeProduct_DatReg[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[89]\,
      I1 => NormalizeProduct_DatReg0(90),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[90]_i_1_n_0\
    );
\NormalizeProduct_DatReg[91]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[90]\,
      I1 => NormalizeProduct_DatReg0(91),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[91]_i_1_n_0\
    );
\NormalizeProduct_DatReg[91]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[91]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[90]\,
      O => \NormalizeProduct_DatReg[91]_i_3_n_0\
    );
\NormalizeProduct_DatReg[91]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[90]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[89]\,
      O => \NormalizeProduct_DatReg[91]_i_4_n_0\
    );
\NormalizeProduct_DatReg[91]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[89]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[88]\,
      O => \NormalizeProduct_DatReg[91]_i_5_n_0\
    );
\NormalizeProduct_DatReg[91]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[88]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[87]\,
      O => \NormalizeProduct_DatReg[91]_i_6_n_0\
    );
\NormalizeProduct_DatReg[92]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[91]\,
      I1 => NormalizeProduct_DatReg0(92),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[92]_i_1_n_0\
    );
\NormalizeProduct_DatReg[93]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[92]\,
      I1 => NormalizeProduct_DatReg0(93),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[93]_i_1_n_0\
    );
\NormalizeProduct_DatReg[94]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[93]\,
      I1 => NormalizeProduct_DatReg0(94),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[94]_i_1_n_0\
    );
\NormalizeProduct_DatReg[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[94]\,
      I1 => NormalizeProduct_DatReg0(95),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[95]_i_1_n_0\
    );
\NormalizeProduct_DatReg[95]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[95]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[94]\,
      O => \NormalizeProduct_DatReg[95]_i_3_n_0\
    );
\NormalizeProduct_DatReg[95]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[94]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[93]\,
      O => \NormalizeProduct_DatReg[95]_i_4_n_0\
    );
\NormalizeProduct_DatReg[95]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[93]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[92]\,
      O => \NormalizeProduct_DatReg[95]_i_5_n_0\
    );
\NormalizeProduct_DatReg[95]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Normalizer2_DatReg_reg_n_0_[92]\,
      I1 => \NormalizeProduct_DatReg_reg_n_0_[91]\,
      O => \NormalizeProduct_DatReg[95]_i_6_n_0\
    );
\NormalizeProduct_DatReg[96]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[95]\,
      I1 => NormalizeProduct_DatReg0(96),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[96]_i_1_n_0\
    );
\NormalizeProduct_DatReg[97]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[96]\,
      I1 => NormalizeProduct_DatReg0(97),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[97]_i_1_n_0\
    );
\NormalizeProduct_DatReg[98]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[97]\,
      I1 => NormalizeProduct_DatReg0(98),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[98]_i_1_n_0\
    );
\NormalizeProduct_DatReg[99]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CA00"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[98]\,
      I1 => NormalizeProduct_DatReg0(99),
      I2 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      O => \NormalizeProduct_DatReg[99]_i_1_n_0\
    );
\NormalizeProduct_DatReg[99]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[98]\,
      O => \NormalizeProduct_DatReg[99]_i_3_n_0\
    );
\NormalizeProduct_DatReg[99]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[97]\,
      O => \NormalizeProduct_DatReg[99]_i_4_n_0\
    );
\NormalizeProduct_DatReg[99]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[96]\,
      O => \NormalizeProduct_DatReg[99]_i_5_n_0\
    );
\NormalizeProduct_DatReg[99]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg_n_0_[95]\,
      O => \NormalizeProduct_DatReg[99]_i_6_n_0\
    );
\NormalizeProduct_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[9]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => \NormalizeProduct_DatReg[9]_i_1_n_0\
    );
\NormalizeProduct_DatReg_reg[100]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[100]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[100]\
    );
\NormalizeProduct_DatReg_reg[101]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[101]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[101]\
    );
\NormalizeProduct_DatReg_reg[102]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[102]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[102]\
    );
\NormalizeProduct_DatReg_reg[103]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[103]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[103]\
    );
\NormalizeProduct_DatReg_reg[103]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[99]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[103]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[103]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[103]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[103]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[102]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[101]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[100]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[99]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(103 downto 100),
      S(3) => \NormalizeProduct_DatReg[103]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[103]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[103]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[103]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[104]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[104]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[104]\
    );
\NormalizeProduct_DatReg_reg[105]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[105]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[105]\
    );
\NormalizeProduct_DatReg_reg[106]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[106]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[106]\
    );
\NormalizeProduct_DatReg_reg[107]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[107]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[107]\
    );
\NormalizeProduct_DatReg_reg[107]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[103]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[107]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[107]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[107]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[107]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[106]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[105]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[104]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[103]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(107 downto 104),
      S(3) => \NormalizeProduct_DatReg[107]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[107]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[107]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[107]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[108]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[108]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[108]\
    );
\NormalizeProduct_DatReg_reg[109]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[109]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[109]\
    );
\NormalizeProduct_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[10]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[10]\
    );
\NormalizeProduct_DatReg_reg[110]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[110]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[110]\
    );
\NormalizeProduct_DatReg_reg[111]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[111]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[111]\
    );
\NormalizeProduct_DatReg_reg[111]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[107]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[111]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[111]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[111]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[111]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[110]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[109]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[108]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[107]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(111 downto 108),
      S(3) => \NormalizeProduct_DatReg[111]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[111]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[111]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[111]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[112]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[112]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[112]\
    );
\NormalizeProduct_DatReg_reg[113]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[113]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[113]\
    );
\NormalizeProduct_DatReg_reg[114]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[114]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[114]\
    );
\NormalizeProduct_DatReg_reg[115]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[115]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[115]\
    );
\NormalizeProduct_DatReg_reg[115]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[111]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[115]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[115]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[115]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[115]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[114]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[113]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[112]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[111]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(115 downto 112),
      S(3) => \NormalizeProduct_DatReg[115]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[115]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[115]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[115]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[116]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[116]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[116]\
    );
\NormalizeProduct_DatReg_reg[117]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[117]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[117]\
    );
\NormalizeProduct_DatReg_reg[118]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[118]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[118]\
    );
\NormalizeProduct_DatReg_reg[119]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[119]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[119]\
    );
\NormalizeProduct_DatReg_reg[119]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[115]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[119]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[119]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[119]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[119]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[118]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[117]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[116]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[115]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(119 downto 116),
      S(3) => \NormalizeProduct_DatReg[119]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[119]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[119]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[119]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[11]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[11]\
    );
\NormalizeProduct_DatReg_reg[120]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[120]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[120]\
    );
\NormalizeProduct_DatReg_reg[121]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[121]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[121]\
    );
\NormalizeProduct_DatReg_reg[122]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[122]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[122]\
    );
\NormalizeProduct_DatReg_reg[123]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[123]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[123]\
    );
\NormalizeProduct_DatReg_reg[123]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[119]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[123]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[123]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[123]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[123]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[122]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[121]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[120]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[119]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(123 downto 120),
      S(3) => \NormalizeProduct_DatReg[123]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[123]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[123]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[123]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[124]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[124]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[124]\
    );
\NormalizeProduct_DatReg_reg[125]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[125]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[125]\
    );
\NormalizeProduct_DatReg_reg[126]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[126]_i_2_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[126]\
    );
\NormalizeProduct_DatReg_reg[126]_i_105\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_114_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_105_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_105_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_105_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_105_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_115_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_116_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_117_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_118_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_105_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_119_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_120_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_121_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_122_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_114\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_123_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_114_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_114_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_114_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_114_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_124_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_125_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_126_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_127_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_114_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_128_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_129_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_130_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_131_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_123\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_123_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_123_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_123_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_123_n_3\,
      CYINIT => '1',
      DI(3) => \NormalizeProduct_DatReg[126]_i_132_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_133_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_134_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_135_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_123_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_136_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_137_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_138_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_139_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_24_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_15_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_15_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_15_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_25_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_26_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_27_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_28_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_29_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_30_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_31_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_32_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_33_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_24_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_24_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_24_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_34_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_35_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_36_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_37_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_38_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_39_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_40_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_41_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[123]_i_2_n_0\,
      CO(3 downto 2) => \NLW_NormalizeProduct_DatReg_reg[126]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_3_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[124]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[123]\,
      O(3) => \NLW_NormalizeProduct_DatReg_reg[126]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => NormalizeProduct_DatReg0(126 downto 124),
      S(3) => '0',
      S(2) => \NormalizeProduct_DatReg[126]_i_5_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_6_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_7_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_42_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_33_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_33_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_33_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_43_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_44_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_45_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_46_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_47_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_48_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_49_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_50_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_8_n_0\,
      CO(3) => \NLW_NormalizeProduct_DatReg_reg[126]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_4_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \NormalizeProduct_DatReg[126]_i_9_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_10_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_11_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \NormalizeProduct_DatReg[126]_i_12_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_13_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_14_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_51_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_42_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_42_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_42_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_52_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_53_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_54_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_55_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_56_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_57_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_58_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_59_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_51\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_60_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_51_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_51_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_51_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_51_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_61_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_62_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_63_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_64_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_51_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_65_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_66_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_67_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_68_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_60\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_69_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_60_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_60_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_60_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_60_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_70_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_71_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_72_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_73_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_60_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_74_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_75_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_76_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_77_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_69\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_78_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_69_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_69_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_69_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_69_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_79_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_80_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_81_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_82_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_69_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_83_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_84_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_85_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_86_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_78\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_87_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_78_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_78_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_78_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_78_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_88_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_89_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_90_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_91_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_78_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_92_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_93_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_94_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_95_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_15_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_8_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_8_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_8_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_16_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_17_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_18_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_19_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_20_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_21_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_22_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_23_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_87\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_96_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_87_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_87_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_87_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_87_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_97_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_98_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_99_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_100_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_87_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_101_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_102_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_103_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_104_n_0\
    );
\NormalizeProduct_DatReg_reg[126]_i_96\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[126]_i_105_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[126]_i_96_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[126]_i_96_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[126]_i_96_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[126]_i_96_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg[126]_i_106_n_0\,
      DI(2) => \NormalizeProduct_DatReg[126]_i_107_n_0\,
      DI(1) => \NormalizeProduct_DatReg[126]_i_108_n_0\,
      DI(0) => \NormalizeProduct_DatReg[126]_i_109_n_0\,
      O(3 downto 0) => \NLW_NormalizeProduct_DatReg_reg[126]_i_96_O_UNCONNECTED\(3 downto 0),
      S(3) => \NormalizeProduct_DatReg[126]_i_110_n_0\,
      S(2) => \NormalizeProduct_DatReg[126]_i_111_n_0\,
      S(1) => \NormalizeProduct_DatReg[126]_i_112_n_0\,
      S(0) => \NormalizeProduct_DatReg[126]_i_113_n_0\
    );
\NormalizeProduct_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[12]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[12]\
    );
\NormalizeProduct_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[13]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[13]\
    );
\NormalizeProduct_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[14]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[14]\
    );
\NormalizeProduct_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[15]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[15]\
    );
\NormalizeProduct_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[16]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[16]\
    );
\NormalizeProduct_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[17]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[17]\
    );
\NormalizeProduct_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[18]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[18]\
    );
\NormalizeProduct_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[19]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[19]\
    );
\NormalizeProduct_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[20]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[20]\
    );
\NormalizeProduct_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[21]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[21]\
    );
\NormalizeProduct_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[22]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[22]\
    );
\NormalizeProduct_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[23]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[23]\
    );
\NormalizeProduct_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[24]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[24]\
    );
\NormalizeProduct_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[25]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[25]\
    );
\NormalizeProduct_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[26]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[26]\
    );
\NormalizeProduct_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[27]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[27]\
    );
\NormalizeProduct_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[28]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[28]\
    );
\NormalizeProduct_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[29]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[29]\
    );
\NormalizeProduct_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[30]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[30]\
    );
\NormalizeProduct_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[31]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[31]\
    );
\NormalizeProduct_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[32]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[32]\
    );
\NormalizeProduct_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[33]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[33]\
    );
\NormalizeProduct_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[34]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[34]\
    );
\NormalizeProduct_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[35]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[35]\
    );
\NormalizeProduct_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[36]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[36]\
    );
\NormalizeProduct_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[37]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[37]\
    );
\NormalizeProduct_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[38]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[38]\
    );
\NormalizeProduct_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[39]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[39]\
    );
\NormalizeProduct_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[40]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[40]\
    );
\NormalizeProduct_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[41]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[41]\
    );
\NormalizeProduct_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[42]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[42]\
    );
\NormalizeProduct_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[43]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[43]\
    );
\NormalizeProduct_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[44]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[44]\
    );
\NormalizeProduct_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[45]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[45]\
    );
\NormalizeProduct_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[46]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[46]\
    );
\NormalizeProduct_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[47]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[47]\
    );
\NormalizeProduct_DatReg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[48]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[48]\
    );
\NormalizeProduct_DatReg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[49]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[49]\
    );
\NormalizeProduct_DatReg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[50]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[50]\
    );
\NormalizeProduct_DatReg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[51]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[51]\
    );
\NormalizeProduct_DatReg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[52]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[52]\
    );
\NormalizeProduct_DatReg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[53]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[53]\
    );
\NormalizeProduct_DatReg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[54]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[54]\
    );
\NormalizeProduct_DatReg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[55]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[55]\
    );
\NormalizeProduct_DatReg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[56]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[56]\
    );
\NormalizeProduct_DatReg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[57]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[57]\
    );
\NormalizeProduct_DatReg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[58]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[58]\
    );
\NormalizeProduct_DatReg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[59]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[59]\
    );
\NormalizeProduct_DatReg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[60]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[60]\
    );
\NormalizeProduct_DatReg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[61]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[61]\
    );
\NormalizeProduct_DatReg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[62]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[62]\
    );
\NormalizeProduct_DatReg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[63]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[63]\
    );
\NormalizeProduct_DatReg_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[64]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[64]\
    );
\NormalizeProduct_DatReg_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[65]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[65]\
    );
\NormalizeProduct_DatReg_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[66]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[66]\
    );
\NormalizeProduct_DatReg_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[67]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[67]\
    );
\NormalizeProduct_DatReg_reg[67]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NormalizeProduct_DatReg_reg[67]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[67]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[67]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[67]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[66]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[65]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[64]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[63]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(67 downto 64),
      S(3) => \NormalizeProduct_DatReg[67]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[67]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[67]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[67]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[68]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[68]\
    );
\NormalizeProduct_DatReg_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[69]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[69]\
    );
\NormalizeProduct_DatReg_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[70]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[70]\
    );
\NormalizeProduct_DatReg_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[71]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[71]\
    );
\NormalizeProduct_DatReg_reg[71]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[67]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[71]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[71]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[71]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[71]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[70]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[69]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[68]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[67]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(71 downto 68),
      S(3) => \NormalizeProduct_DatReg[71]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[71]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[71]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[71]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[72]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[72]\
    );
\NormalizeProduct_DatReg_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[73]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[73]\
    );
\NormalizeProduct_DatReg_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[74]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[74]\
    );
\NormalizeProduct_DatReg_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[75]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[75]\
    );
\NormalizeProduct_DatReg_reg[75]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[71]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[75]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[75]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[75]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[75]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[74]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[73]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[72]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[71]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(75 downto 72),
      S(3) => \NormalizeProduct_DatReg[75]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[75]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[75]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[75]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[76]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[76]\
    );
\NormalizeProduct_DatReg_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[77]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[77]\
    );
\NormalizeProduct_DatReg_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[78]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[78]\
    );
\NormalizeProduct_DatReg_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[79]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[79]\
    );
\NormalizeProduct_DatReg_reg[79]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[75]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[79]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[79]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[79]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[79]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[78]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[77]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[76]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[75]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(79 downto 76),
      S(3) => \NormalizeProduct_DatReg[79]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[79]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[79]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[79]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[80]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[80]\
    );
\NormalizeProduct_DatReg_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[81]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[81]\
    );
\NormalizeProduct_DatReg_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[82]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[82]\
    );
\NormalizeProduct_DatReg_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[83]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[83]\
    );
\NormalizeProduct_DatReg_reg[83]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[79]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[83]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[83]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[83]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[83]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[82]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[81]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[80]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[79]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(83 downto 80),
      S(3) => \NormalizeProduct_DatReg[83]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[83]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[83]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[83]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[84]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[84]\
    );
\NormalizeProduct_DatReg_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[85]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[85]\
    );
\NormalizeProduct_DatReg_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[86]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[86]\
    );
\NormalizeProduct_DatReg_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[87]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[87]\
    );
\NormalizeProduct_DatReg_reg[87]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[83]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[87]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[87]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[87]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[87]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[86]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[85]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[84]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[83]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(87 downto 84),
      S(3) => \NormalizeProduct_DatReg[87]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[87]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[87]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[87]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[88]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[88]\
    );
\NormalizeProduct_DatReg_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[89]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[89]\
    );
\NormalizeProduct_DatReg_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[90]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[90]\
    );
\NormalizeProduct_DatReg_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[91]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[91]\
    );
\NormalizeProduct_DatReg_reg[91]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[87]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[91]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[91]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[91]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[91]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[90]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[89]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[88]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[87]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(91 downto 88),
      S(3) => \NormalizeProduct_DatReg[91]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[91]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[91]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[91]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[92]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[92]\
    );
\NormalizeProduct_DatReg_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[93]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[93]\
    );
\NormalizeProduct_DatReg_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[94]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[94]\
    );
\NormalizeProduct_DatReg_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[95]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[95]\
    );
\NormalizeProduct_DatReg_reg[95]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[91]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[95]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[95]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[95]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[95]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[94]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[93]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[92]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[91]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(95 downto 92),
      S(3) => \NormalizeProduct_DatReg[95]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[95]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[95]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[95]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[96]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[96]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[96]\
    );
\NormalizeProduct_DatReg_reg[97]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[97]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[97]\
    );
\NormalizeProduct_DatReg_reg[98]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[98]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[98]\
    );
\NormalizeProduct_DatReg_reg[99]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[99]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[99]\
    );
\NormalizeProduct_DatReg_reg[99]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \NormalizeProduct_DatReg_reg[95]_i_2_n_0\,
      CO(3) => \NormalizeProduct_DatReg_reg[99]_i_2_n_0\,
      CO(2) => \NormalizeProduct_DatReg_reg[99]_i_2_n_1\,
      CO(1) => \NormalizeProduct_DatReg_reg[99]_i_2_n_2\,
      CO(0) => \NormalizeProduct_DatReg_reg[99]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \NormalizeProduct_DatReg_reg_n_0_[98]\,
      DI(2) => \NormalizeProduct_DatReg_reg_n_0_[97]\,
      DI(1) => \NormalizeProduct_DatReg_reg_n_0_[96]\,
      DI(0) => \NormalizeProduct_DatReg_reg_n_0_[95]\,
      O(3 downto 0) => NormalizeProduct_DatReg0(99 downto 96),
      S(3) => \NormalizeProduct_DatReg[99]_i_3_n_0\,
      S(2) => \NormalizeProduct_DatReg[99]_i_4_n_0\,
      S(1) => \NormalizeProduct_DatReg[99]_i_5_n_0\,
      S(0) => \NormalizeProduct_DatReg[99]_i_6_n_0\
    );
\NormalizeProduct_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => NormalizeProduct_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \NormalizeProduct_DatReg[9]_i_1_n_0\,
      Q => \NormalizeProduct_DatReg_reg_n_0_[9]\
    );
\Normalizer1_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[9]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(10)
    );
\Normalizer1_DatReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[10]\,
      O => Normalizer1_DatReg0_in(11)
    );
\Normalizer1_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[11]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(12)
    );
\Normalizer1_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[12]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(13)
    );
\Normalizer1_DatReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[13]\,
      O => Normalizer1_DatReg0_in(14)
    );
\Normalizer1_DatReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[14]\,
      O => Normalizer1_DatReg0_in(15)
    );
\Normalizer1_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[15]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(16)
    );
\Normalizer1_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[16]\,
      O => Normalizer1_DatReg0_in(17)
    );
\Normalizer1_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[17]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(18)
    );
\Normalizer1_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[18]\,
      O => Normalizer1_DatReg0_in(19)
    );
\Normalizer1_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[19]\,
      O => Normalizer1_DatReg0_in(20)
    );
\Normalizer1_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[20]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(21)
    );
\Normalizer1_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[21]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(22)
    );
\Normalizer1_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[22]\,
      O => Normalizer1_DatReg0_in(23)
    );
\Normalizer1_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[23]\,
      O => Normalizer1_DatReg0_in(24)
    );
\Normalizer1_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[24]\,
      O => Normalizer1_DatReg0_in(25)
    );
\Normalizer1_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[25]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(26)
    );
\Normalizer1_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[26]\,
      O => Normalizer1_DatReg0_in(27)
    );
\Normalizer1_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[27]\,
      O => Normalizer1_DatReg0_in(28)
    );
\Normalizer1_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => \Normalizer1_DatReg_reg_n_0_[28]\,
      O => Normalizer1_DatReg0_in(29)
    );
\Normalizer1_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[29]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(30)
    );
\Normalizer1_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[30]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(31)
    );
\Normalizer1_DatReg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[31]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(32)
    );
\Normalizer1_DatReg[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[32]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(33)
    );
\Normalizer1_DatReg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[33]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(34)
    );
\Normalizer1_DatReg[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[34]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(35)
    );
\Normalizer1_DatReg[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[35]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(36)
    );
\Normalizer1_DatReg[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[36]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(37)
    );
\Normalizer1_DatReg[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[37]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(38)
    );
\Normalizer1_DatReg[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[38]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(39)
    );
\Normalizer1_DatReg[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[39]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(40)
    );
\Normalizer1_DatReg[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[40]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(41)
    );
\Normalizer1_DatReg[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[41]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(42)
    );
\Normalizer1_DatReg[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[42]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(43)
    );
\Normalizer1_DatReg[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[43]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(44)
    );
\Normalizer1_DatReg[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[44]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(45)
    );
\Normalizer1_DatReg[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[45]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(46)
    );
\Normalizer1_DatReg[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[46]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(47)
    );
\Normalizer1_DatReg[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[47]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(48)
    );
\Normalizer1_DatReg[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[48]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(49)
    );
\Normalizer1_DatReg[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[49]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(50)
    );
\Normalizer1_DatReg[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[50]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(51)
    );
\Normalizer1_DatReg[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[51]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(52)
    );
\Normalizer1_DatReg[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[52]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(53)
    );
\Normalizer1_DatReg[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[53]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(54)
    );
\Normalizer1_DatReg[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[54]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(55)
    );
\Normalizer1_DatReg[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[55]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(56)
    );
\Normalizer1_DatReg[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[56]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(57)
    );
\Normalizer1_DatReg[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[57]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(58)
    );
\Normalizer1_DatReg[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[58]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(59)
    );
\Normalizer1_DatReg[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[59]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(60)
    );
\Normalizer1_DatReg[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[60]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(61)
    );
\Normalizer1_DatReg[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[61]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(62)
    );
\Normalizer1_DatReg[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4055"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => NormalizeActive1_ValReg_reg_n_0,
      I2 => DriftCalcState_StaReg(1),
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_DatReg[63]_i_1_n_0\
    );
\Normalizer1_DatReg[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[62]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(63)
    );
\Normalizer1_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer1_DatReg0_in(9)
    );
\Normalizer1_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(10),
      Q => \Normalizer1_DatReg_reg_n_0_[10]\
    );
\Normalizer1_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(11),
      Q => \Normalizer1_DatReg_reg_n_0_[11]\
    );
\Normalizer1_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(12),
      Q => \Normalizer1_DatReg_reg_n_0_[12]\
    );
\Normalizer1_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(13),
      Q => \Normalizer1_DatReg_reg_n_0_[13]\
    );
\Normalizer1_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(14),
      Q => \Normalizer1_DatReg_reg_n_0_[14]\
    );
\Normalizer1_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(15),
      Q => \Normalizer1_DatReg_reg_n_0_[15]\
    );
\Normalizer1_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(16),
      Q => \Normalizer1_DatReg_reg_n_0_[16]\
    );
\Normalizer1_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(17),
      Q => \Normalizer1_DatReg_reg_n_0_[17]\
    );
\Normalizer1_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(18),
      Q => \Normalizer1_DatReg_reg_n_0_[18]\
    );
\Normalizer1_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(19),
      Q => \Normalizer1_DatReg_reg_n_0_[19]\
    );
\Normalizer1_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(20),
      Q => \Normalizer1_DatReg_reg_n_0_[20]\
    );
\Normalizer1_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(21),
      Q => \Normalizer1_DatReg_reg_n_0_[21]\
    );
\Normalizer1_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(22),
      Q => \Normalizer1_DatReg_reg_n_0_[22]\
    );
\Normalizer1_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(23),
      Q => \Normalizer1_DatReg_reg_n_0_[23]\
    );
\Normalizer1_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(24),
      Q => \Normalizer1_DatReg_reg_n_0_[24]\
    );
\Normalizer1_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(25),
      Q => \Normalizer1_DatReg_reg_n_0_[25]\
    );
\Normalizer1_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(26),
      Q => \Normalizer1_DatReg_reg_n_0_[26]\
    );
\Normalizer1_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(27),
      Q => \Normalizer1_DatReg_reg_n_0_[27]\
    );
\Normalizer1_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(28),
      Q => \Normalizer1_DatReg_reg_n_0_[28]\
    );
\Normalizer1_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(29),
      Q => \Normalizer1_DatReg_reg_n_0_[29]\
    );
\Normalizer1_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(30),
      Q => \Normalizer1_DatReg_reg_n_0_[30]\
    );
\Normalizer1_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(31),
      Q => \Normalizer1_DatReg_reg_n_0_[31]\
    );
\Normalizer1_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(32),
      Q => \Normalizer1_DatReg_reg_n_0_[32]\
    );
\Normalizer1_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(33),
      Q => \Normalizer1_DatReg_reg_n_0_[33]\
    );
\Normalizer1_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(34),
      Q => \Normalizer1_DatReg_reg_n_0_[34]\
    );
\Normalizer1_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(35),
      Q => \Normalizer1_DatReg_reg_n_0_[35]\
    );
\Normalizer1_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(36),
      Q => \Normalizer1_DatReg_reg_n_0_[36]\
    );
\Normalizer1_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(37),
      Q => \Normalizer1_DatReg_reg_n_0_[37]\
    );
\Normalizer1_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(38),
      Q => \Normalizer1_DatReg_reg_n_0_[38]\
    );
\Normalizer1_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(39),
      Q => \Normalizer1_DatReg_reg_n_0_[39]\
    );
\Normalizer1_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(40),
      Q => \Normalizer1_DatReg_reg_n_0_[40]\
    );
\Normalizer1_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(41),
      Q => \Normalizer1_DatReg_reg_n_0_[41]\
    );
\Normalizer1_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(42),
      Q => \Normalizer1_DatReg_reg_n_0_[42]\
    );
\Normalizer1_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(43),
      Q => \Normalizer1_DatReg_reg_n_0_[43]\
    );
\Normalizer1_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(44),
      Q => \Normalizer1_DatReg_reg_n_0_[44]\
    );
\Normalizer1_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(45),
      Q => \Normalizer1_DatReg_reg_n_0_[45]\
    );
\Normalizer1_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(46),
      Q => \Normalizer1_DatReg_reg_n_0_[46]\
    );
\Normalizer1_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(47),
      Q => \Normalizer1_DatReg_reg_n_0_[47]\
    );
\Normalizer1_DatReg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(48),
      Q => \Normalizer1_DatReg_reg_n_0_[48]\
    );
\Normalizer1_DatReg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(49),
      Q => \Normalizer1_DatReg_reg_n_0_[49]\
    );
\Normalizer1_DatReg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(50),
      Q => \Normalizer1_DatReg_reg_n_0_[50]\
    );
\Normalizer1_DatReg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(51),
      Q => \Normalizer1_DatReg_reg_n_0_[51]\
    );
\Normalizer1_DatReg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(52),
      Q => \Normalizer1_DatReg_reg_n_0_[52]\
    );
\Normalizer1_DatReg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(53),
      Q => \Normalizer1_DatReg_reg_n_0_[53]\
    );
\Normalizer1_DatReg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(54),
      Q => \Normalizer1_DatReg_reg_n_0_[54]\
    );
\Normalizer1_DatReg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(55),
      Q => \Normalizer1_DatReg_reg_n_0_[55]\
    );
\Normalizer1_DatReg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(56),
      Q => \Normalizer1_DatReg_reg_n_0_[56]\
    );
\Normalizer1_DatReg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(57),
      Q => \Normalizer1_DatReg_reg_n_0_[57]\
    );
\Normalizer1_DatReg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(58),
      Q => \Normalizer1_DatReg_reg_n_0_[58]\
    );
\Normalizer1_DatReg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(59),
      Q => \Normalizer1_DatReg_reg_n_0_[59]\
    );
\Normalizer1_DatReg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(60),
      Q => \Normalizer1_DatReg_reg_n_0_[60]\
    );
\Normalizer1_DatReg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(61),
      Q => \Normalizer1_DatReg_reg_n_0_[61]\
    );
\Normalizer1_DatReg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(62),
      Q => \Normalizer1_DatReg_reg_n_0_[62]\
    );
\Normalizer1_DatReg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(63),
      Q => \Normalizer1_DatReg_reg_n_0_[63]\
    );
\Normalizer1_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer1_DatReg0_in(9),
      Q => \Normalizer1_DatReg_reg_n_0_[9]\
    );
\Normalizer1_Result_DatReg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(10),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[10]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(11),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[11]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(12),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[12]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[12]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[12]\,
      O => \Normalizer1_Result_DatReg[12]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[11]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[11]\,
      O => \Normalizer1_Result_DatReg[12]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[10]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[10]\,
      O => \Normalizer1_Result_DatReg[12]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[9]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[9]\,
      O => \Normalizer1_Result_DatReg[12]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(13),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[13]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(14),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[14]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(15),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[15]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(16),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[16]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[16]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[16]\,
      O => \Normalizer1_Result_DatReg[16]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[15]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[15]\,
      O => \Normalizer1_Result_DatReg[16]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[14]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[14]\,
      O => \Normalizer1_Result_DatReg[16]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[13]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[13]\,
      O => \Normalizer1_Result_DatReg[16]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(17),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[17]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(18),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[18]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(19),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[19]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(20),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[20]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[20]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[20]\,
      O => \Normalizer1_Result_DatReg[20]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[19]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[19]\,
      O => \Normalizer1_Result_DatReg[20]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[18]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[18]\,
      O => \Normalizer1_Result_DatReg[20]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[17]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[17]\,
      O => \Normalizer1_Result_DatReg[20]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(21),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[21]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(22),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[22]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(23),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[23]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(24),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[24]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[24]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[24]\,
      O => \Normalizer1_Result_DatReg[24]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[23]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[23]\,
      O => \Normalizer1_Result_DatReg[24]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[22]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[22]\,
      O => \Normalizer1_Result_DatReg[24]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[21]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[21]\,
      O => \Normalizer1_Result_DatReg[24]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(25),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[25]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(26),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[26]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(27),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[27]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(28),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[28]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[28]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[28]\,
      O => \Normalizer1_Result_DatReg[28]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[27]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[27]\,
      O => \Normalizer1_Result_DatReg[28]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[26]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[26]\,
      O => \Normalizer1_Result_DatReg[28]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[28]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[25]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[25]\,
      O => \Normalizer1_Result_DatReg[28]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(29),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[29]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(30),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[30]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[31]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(32),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[32]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[32]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[32]\,
      O => \Normalizer1_Result_DatReg[32]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[31]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[31]\,
      O => \Normalizer1_Result_DatReg[32]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[30]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[30]\,
      O => \Normalizer1_Result_DatReg[32]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[29]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[29]\,
      O => \Normalizer1_Result_DatReg[32]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(33),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[33]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(34),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[34]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(35),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[35]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(36),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[36]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[36]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[36]\,
      O => \Normalizer1_Result_DatReg[36]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[35]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[35]\,
      O => \Normalizer1_Result_DatReg[36]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[34]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[34]\,
      O => \Normalizer1_Result_DatReg[36]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[36]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[33]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[33]\,
      O => \Normalizer1_Result_DatReg[36]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(37),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[37]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(38),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[38]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(39),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[39]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(40),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[40]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[40]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[40]\,
      O => \Normalizer1_Result_DatReg[40]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[39]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[39]\,
      O => \Normalizer1_Result_DatReg[40]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[38]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[38]\,
      O => \Normalizer1_Result_DatReg[40]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[37]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[37]\,
      O => \Normalizer1_Result_DatReg[40]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(41),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[41]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(42),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[42]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(43),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[43]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(44),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[44]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[44]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[44]\,
      O => \Normalizer1_Result_DatReg[44]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[43]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[43]\,
      O => \Normalizer1_Result_DatReg[44]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[42]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[42]\,
      O => \Normalizer1_Result_DatReg[44]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[44]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[41]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[41]\,
      O => \Normalizer1_Result_DatReg[44]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(45),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[45]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(46),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[46]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(47),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[47]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(48),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[48]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[48]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[48]\,
      O => \Normalizer1_Result_DatReg[48]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[47]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[47]\,
      O => \Normalizer1_Result_DatReg[48]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[46]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[46]\,
      O => \Normalizer1_Result_DatReg[48]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[45]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[45]\,
      O => \Normalizer1_Result_DatReg[48]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(49),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[49]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(50),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[50]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(51),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[51]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(52),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[52]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[52]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[52]\,
      O => \Normalizer1_Result_DatReg[52]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[51]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[51]\,
      O => \Normalizer1_Result_DatReg[52]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[52]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[50]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[50]\,
      O => \Normalizer1_Result_DatReg[52]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[52]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[49]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[49]\,
      O => \Normalizer1_Result_DatReg[52]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(53),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[53]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(54),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[54]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(55),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[55]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(56),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[56]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[56]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[56]\,
      O => \Normalizer1_Result_DatReg[56]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[55]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[55]\,
      O => \Normalizer1_Result_DatReg[56]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[54]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[54]\,
      O => \Normalizer1_Result_DatReg[56]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[53]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[53]\,
      O => \Normalizer1_Result_DatReg[56]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(57),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[57]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(58),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[58]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(59),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[59]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(60),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[60]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[60]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[60]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[60]\,
      O => \Normalizer1_Result_DatReg[60]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[60]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[59]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[59]\,
      O => \Normalizer1_Result_DatReg[60]_i_4_n_0\
    );
\Normalizer1_Result_DatReg[60]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[58]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[58]\,
      O => \Normalizer1_Result_DatReg[60]_i_5_n_0\
    );
\Normalizer1_Result_DatReg[60]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[57]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[57]\,
      O => \Normalizer1_Result_DatReg[60]_i_6_n_0\
    );
\Normalizer1_Result_DatReg[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(61),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[61]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(62),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[62]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40005555"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \Normalizer1_Result_DatReg[63]_i_3_n_0\,
      I3 => NormalizeActive1_ValReg_reg_n_0,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[63]_i_1_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[62]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[62]\,
      O => \Normalizer1_Result_DatReg[63]_i_10_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg_n_0_[61]\,
      I1 => \Normalizer1_DatReg_reg_n_0_[61]\,
      O => \Normalizer1_Result_DatReg[63]_i_11_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \Normalizer1_Result_DatReg[63]_i_12_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \Normalizer1_Result_DatReg[63]_i_13_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \Normalizer1_Result_DatReg[63]_i_14_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \Normalizer1_Result_DatReg[63]_i_15_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \Normalizer1_Result_DatReg[63]_i_16_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \Normalizer1_Result_DatReg[63]_i_17_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \Normalizer1_Result_DatReg[63]_i_18_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I4 => \Step_CntReg_reg_n_0_[0]\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \Normalizer1_Result_DatReg[63]_i_19_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(63),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[63]_i_2_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Normalizer1_Result_DatReg_reg[63]_i_5_n_0\,
      I1 => \Normalizer1_Result_DatReg_reg[63]_i_6_n_0\,
      I2 => \Step_CntReg_reg_n_0_[4]\,
      I3 => \Normalizer1_Result_DatReg_reg[63]_i_7_n_0\,
      I4 => \Step_CntReg_reg_n_0_[3]\,
      I5 => \Normalizer1_Result_DatReg_reg[63]_i_8_n_0\,
      O => \Normalizer1_Result_DatReg[63]_i_3_n_0\
    );
\Normalizer1_Result_DatReg[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Normalizer1_DatReg_reg_n_0_[63]\,
      I1 => \Normalizer1_Result_DatReg_reg_n_0_[63]\,
      O => \Normalizer1_Result_DatReg[63]_i_9_n_0\
    );
\Normalizer1_Result_DatReg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in36(9),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => \Normalizer1_Result_DatReg[9]_i_1_n_0\
    );
\Normalizer1_Result_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[10]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[10]\
    );
\Normalizer1_Result_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[11]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[11]\
    );
\Normalizer1_Result_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[12]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[12]\
    );
\Normalizer1_Result_DatReg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Normalizer1_Result_DatReg_reg[12]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[12]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[12]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[12]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[11]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[10]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[9]\,
      O(3 downto 0) => in36(12 downto 9),
      S(3) => \Normalizer1_Result_DatReg[12]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[12]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[12]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[12]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[13]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[13]\
    );
\Normalizer1_Result_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[14]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[14]\
    );
\Normalizer1_Result_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[15]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[15]\
    );
\Normalizer1_Result_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[16]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[16]\
    );
\Normalizer1_Result_DatReg_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[12]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[16]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[16]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[16]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[16]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[15]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[14]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[13]\,
      O(3 downto 0) => in36(16 downto 13),
      S(3) => \Normalizer1_Result_DatReg[16]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[16]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[16]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[16]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[17]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[17]\
    );
\Normalizer1_Result_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[18]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[18]\
    );
\Normalizer1_Result_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[19]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[19]\
    );
\Normalizer1_Result_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[20]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[20]\
    );
\Normalizer1_Result_DatReg_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[16]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[20]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[20]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[20]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[20]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[19]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[18]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[17]\,
      O(3 downto 0) => in36(20 downto 17),
      S(3) => \Normalizer1_Result_DatReg[20]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[20]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[20]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[20]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[21]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[21]\
    );
\Normalizer1_Result_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[22]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[22]\
    );
\Normalizer1_Result_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[23]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[23]\
    );
\Normalizer1_Result_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[24]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[24]\
    );
\Normalizer1_Result_DatReg_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[20]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[24]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[24]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[24]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[24]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[23]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[22]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[21]\,
      O(3 downto 0) => in36(24 downto 21),
      S(3) => \Normalizer1_Result_DatReg[24]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[24]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[24]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[24]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[25]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[25]\
    );
\Normalizer1_Result_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[26]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[26]\
    );
\Normalizer1_Result_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[27]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[27]\
    );
\Normalizer1_Result_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[28]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[28]\
    );
\Normalizer1_Result_DatReg_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[24]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[28]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[28]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[28]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[28]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[27]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[26]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[25]\,
      O(3 downto 0) => in36(28 downto 25),
      S(3) => \Normalizer1_Result_DatReg[28]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[28]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[28]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[28]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[29]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[29]\
    );
\Normalizer1_Result_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[30]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[30]\
    );
\Normalizer1_Result_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[31]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[31]\
    );
\Normalizer1_Result_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[32]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[32]\
    );
\Normalizer1_Result_DatReg_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[28]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[32]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[32]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[32]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[32]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[32]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[31]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[30]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[29]\,
      O(3 downto 0) => in36(32 downto 29),
      S(3) => \Normalizer1_Result_DatReg[32]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[32]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[32]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[32]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[33]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[33]\
    );
\Normalizer1_Result_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[34]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[34]\
    );
\Normalizer1_Result_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[35]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[35]\
    );
\Normalizer1_Result_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[36]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[36]\
    );
\Normalizer1_Result_DatReg_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[32]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[36]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[36]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[36]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[36]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[35]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[34]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[33]\,
      O(3 downto 0) => in36(36 downto 33),
      S(3) => \Normalizer1_Result_DatReg[36]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[36]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[36]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[36]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[37]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[37]\
    );
\Normalizer1_Result_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[38]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[38]\
    );
\Normalizer1_Result_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[39]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[39]\
    );
\Normalizer1_Result_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[40]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[40]\
    );
\Normalizer1_Result_DatReg_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[36]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[40]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[40]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[40]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[40]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[39]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[38]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[37]\,
      O(3 downto 0) => in36(40 downto 37),
      S(3) => \Normalizer1_Result_DatReg[40]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[40]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[40]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[40]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[41]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[41]\
    );
\Normalizer1_Result_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[42]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[42]\
    );
\Normalizer1_Result_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[43]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[43]\
    );
\Normalizer1_Result_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[44]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[44]\
    );
\Normalizer1_Result_DatReg_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[40]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[44]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[44]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[44]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[44]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[43]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[42]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[41]\,
      O(3 downto 0) => in36(44 downto 41),
      S(3) => \Normalizer1_Result_DatReg[44]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[44]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[44]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[44]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[45]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[45]\
    );
\Normalizer1_Result_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[46]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[46]\
    );
\Normalizer1_Result_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[47]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[47]\
    );
\Normalizer1_Result_DatReg_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[48]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[48]\
    );
\Normalizer1_Result_DatReg_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[44]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[48]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[48]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[48]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[48]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[48]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[47]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[46]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[45]\,
      O(3 downto 0) => in36(48 downto 45),
      S(3) => \Normalizer1_Result_DatReg[48]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[48]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[48]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[48]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[49]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[49]\
    );
\Normalizer1_Result_DatReg_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[50]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[50]\
    );
\Normalizer1_Result_DatReg_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[51]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[51]\
    );
\Normalizer1_Result_DatReg_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[52]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[52]\
    );
\Normalizer1_Result_DatReg_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[48]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[52]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[52]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[52]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[52]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[52]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[51]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[50]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[49]\,
      O(3 downto 0) => in36(52 downto 49),
      S(3) => \Normalizer1_Result_DatReg[52]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[52]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[52]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[52]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[53]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[53]\
    );
\Normalizer1_Result_DatReg_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[54]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[54]\
    );
\Normalizer1_Result_DatReg_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[55]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[55]\
    );
\Normalizer1_Result_DatReg_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[56]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[56]\
    );
\Normalizer1_Result_DatReg_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[52]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[56]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[56]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[56]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[56]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[56]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[55]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[54]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[53]\,
      O(3 downto 0) => in36(56 downto 53),
      S(3) => \Normalizer1_Result_DatReg[56]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[56]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[56]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[56]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[57]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[57]\
    );
\Normalizer1_Result_DatReg_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[58]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[58]\
    );
\Normalizer1_Result_DatReg_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[59]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[59]\
    );
\Normalizer1_Result_DatReg_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[60]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[60]\
    );
\Normalizer1_Result_DatReg_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[56]_i_2_n_0\,
      CO(3) => \Normalizer1_Result_DatReg_reg[60]_i_2_n_0\,
      CO(2) => \Normalizer1_Result_DatReg_reg[60]_i_2_n_1\,
      CO(1) => \Normalizer1_Result_DatReg_reg[60]_i_2_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[60]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Normalizer1_Result_DatReg_reg_n_0_[60]\,
      DI(2) => \Normalizer1_Result_DatReg_reg_n_0_[59]\,
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[58]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[57]\,
      O(3 downto 0) => in36(60 downto 57),
      S(3) => \Normalizer1_Result_DatReg[60]_i_3_n_0\,
      S(2) => \Normalizer1_Result_DatReg[60]_i_4_n_0\,
      S(1) => \Normalizer1_Result_DatReg[60]_i_5_n_0\,
      S(0) => \Normalizer1_Result_DatReg[60]_i_6_n_0\
    );
\Normalizer1_Result_DatReg_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[61]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[61]\
    );
\Normalizer1_Result_DatReg_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[62]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[62]\
    );
\Normalizer1_Result_DatReg_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[63]_i_2_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[63]\
    );
\Normalizer1_Result_DatReg_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Normalizer1_Result_DatReg_reg[60]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Normalizer1_Result_DatReg_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Normalizer1_Result_DatReg_reg[63]_i_4_n_2\,
      CO(0) => \Normalizer1_Result_DatReg_reg[63]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \Normalizer1_Result_DatReg_reg_n_0_[62]\,
      DI(0) => \Normalizer1_Result_DatReg_reg_n_0_[61]\,
      O(3) => \NLW_Normalizer1_Result_DatReg_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => in36(63 downto 61),
      S(3) => '0',
      S(2) => \Normalizer1_Result_DatReg[63]_i_9_n_0\,
      S(1) => \Normalizer1_Result_DatReg[63]_i_10_n_0\,
      S(0) => \Normalizer1_Result_DatReg[63]_i_11_n_0\
    );
\Normalizer1_Result_DatReg_reg[63]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Normalizer1_Result_DatReg[63]_i_12_n_0\,
      I1 => \Normalizer1_Result_DatReg[63]_i_13_n_0\,
      O => \Normalizer1_Result_DatReg_reg[63]_i_5_n_0\,
      S => \Step_CntReg_reg_n_0_[2]\
    );
\Normalizer1_Result_DatReg_reg[63]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Normalizer1_Result_DatReg[63]_i_14_n_0\,
      I1 => \Normalizer1_Result_DatReg[63]_i_15_n_0\,
      O => \Normalizer1_Result_DatReg_reg[63]_i_6_n_0\,
      S => \Step_CntReg_reg_n_0_[2]\
    );
\Normalizer1_Result_DatReg_reg[63]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Normalizer1_Result_DatReg[63]_i_16_n_0\,
      I1 => \Normalizer1_Result_DatReg[63]_i_17_n_0\,
      O => \Normalizer1_Result_DatReg_reg[63]_i_7_n_0\,
      S => \Step_CntReg_reg_n_0_[2]\
    );
\Normalizer1_Result_DatReg_reg[63]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Normalizer1_Result_DatReg[63]_i_18_n_0\,
      I1 => \Normalizer1_Result_DatReg[63]_i_19_n_0\,
      O => \Normalizer1_Result_DatReg_reg[63]_i_8_n_0\,
      S => \Step_CntReg_reg_n_0_[2]\
    );
\Normalizer1_Result_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Normalizer1_Result_DatReg[63]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer1_Result_DatReg[9]_i_1_n_0\,
      Q => \Normalizer1_Result_DatReg_reg_n_0_[9]\
    );
\Normalizer2_DatReg[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[0]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(64)
    );
\Normalizer2_DatReg[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[1]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(65)
    );
\Normalizer2_DatReg[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[2]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(66)
    );
\Normalizer2_DatReg[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[3]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(67)
    );
\Normalizer2_DatReg[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[4]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(68)
    );
\Normalizer2_DatReg[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[5]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(69)
    );
\Normalizer2_DatReg[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[6]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(70)
    );
\Normalizer2_DatReg[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[7]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(71)
    );
\Normalizer2_DatReg[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[8]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(72)
    );
\Normalizer2_DatReg[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[9]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(73)
    );
\Normalizer2_DatReg[74]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[10]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(74)
    );
\Normalizer2_DatReg[75]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[11]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(75)
    );
\Normalizer2_DatReg[76]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[12]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(76)
    );
\Normalizer2_DatReg[77]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[13]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(77)
    );
\Normalizer2_DatReg[78]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[14]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(78)
    );
\Normalizer2_DatReg[79]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[15]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(79)
    );
\Normalizer2_DatReg[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[16]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(80)
    );
\Normalizer2_DatReg[81]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[17]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(81)
    );
\Normalizer2_DatReg[82]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[18]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(82)
    );
\Normalizer2_DatReg[83]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[19]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(83)
    );
\Normalizer2_DatReg[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[20]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(84)
    );
\Normalizer2_DatReg[85]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[21]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(85)
    );
\Normalizer2_DatReg[86]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[22]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(86)
    );
\Normalizer2_DatReg[87]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[23]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(87)
    );
\Normalizer2_DatReg[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[24]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(88)
    );
\Normalizer2_DatReg[89]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[25]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(89)
    );
\Normalizer2_DatReg[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[26]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(90)
    );
\Normalizer2_DatReg[91]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[27]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(91)
    );
\Normalizer2_DatReg[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[28]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(92)
    );
\Normalizer2_DatReg[93]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[29]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(93)
    );
\Normalizer2_DatReg[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[30]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(94)
    );
\Normalizer2_DatReg[95]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C0455"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I2 => NormalizeActive1_ValReg_reg_n_0,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      O => Normalizer2_DatReg
    );
\Normalizer2_DatReg[95]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DriftAdjustment_Interval_DatReg_reg_n_0_[31]\,
      I1 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      O => Normalizer2_DatReg0_in(95)
    );
\Normalizer2_DatReg_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(64),
      Q => \Normalizer2_DatReg_reg_n_0_[64]\
    );
\Normalizer2_DatReg_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(65),
      Q => \Normalizer2_DatReg_reg_n_0_[65]\
    );
\Normalizer2_DatReg_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(66),
      Q => \Normalizer2_DatReg_reg_n_0_[66]\
    );
\Normalizer2_DatReg_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(67),
      Q => \Normalizer2_DatReg_reg_n_0_[67]\
    );
\Normalizer2_DatReg_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(68),
      Q => \Normalizer2_DatReg_reg_n_0_[68]\
    );
\Normalizer2_DatReg_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(69),
      Q => \Normalizer2_DatReg_reg_n_0_[69]\
    );
\Normalizer2_DatReg_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(70),
      Q => \Normalizer2_DatReg_reg_n_0_[70]\
    );
\Normalizer2_DatReg_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(71),
      Q => \Normalizer2_DatReg_reg_n_0_[71]\
    );
\Normalizer2_DatReg_reg[72]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(72),
      Q => \Normalizer2_DatReg_reg_n_0_[72]\
    );
\Normalizer2_DatReg_reg[73]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(73),
      Q => \Normalizer2_DatReg_reg_n_0_[73]\
    );
\Normalizer2_DatReg_reg[74]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(74),
      Q => \Normalizer2_DatReg_reg_n_0_[74]\
    );
\Normalizer2_DatReg_reg[75]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(75),
      Q => \Normalizer2_DatReg_reg_n_0_[75]\
    );
\Normalizer2_DatReg_reg[76]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(76),
      Q => \Normalizer2_DatReg_reg_n_0_[76]\
    );
\Normalizer2_DatReg_reg[77]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(77),
      Q => \Normalizer2_DatReg_reg_n_0_[77]\
    );
\Normalizer2_DatReg_reg[78]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(78),
      Q => \Normalizer2_DatReg_reg_n_0_[78]\
    );
\Normalizer2_DatReg_reg[79]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(79),
      Q => \Normalizer2_DatReg_reg_n_0_[79]\
    );
\Normalizer2_DatReg_reg[80]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(80),
      Q => \Normalizer2_DatReg_reg_n_0_[80]\
    );
\Normalizer2_DatReg_reg[81]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(81),
      Q => \Normalizer2_DatReg_reg_n_0_[81]\
    );
\Normalizer2_DatReg_reg[82]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(82),
      Q => \Normalizer2_DatReg_reg_n_0_[82]\
    );
\Normalizer2_DatReg_reg[83]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(83),
      Q => \Normalizer2_DatReg_reg_n_0_[83]\
    );
\Normalizer2_DatReg_reg[84]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(84),
      Q => \Normalizer2_DatReg_reg_n_0_[84]\
    );
\Normalizer2_DatReg_reg[85]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(85),
      Q => \Normalizer2_DatReg_reg_n_0_[85]\
    );
\Normalizer2_DatReg_reg[86]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(86),
      Q => \Normalizer2_DatReg_reg_n_0_[86]\
    );
\Normalizer2_DatReg_reg[87]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(87),
      Q => \Normalizer2_DatReg_reg_n_0_[87]\
    );
\Normalizer2_DatReg_reg[88]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(88),
      Q => \Normalizer2_DatReg_reg_n_0_[88]\
    );
\Normalizer2_DatReg_reg[89]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(89),
      Q => \Normalizer2_DatReg_reg_n_0_[89]\
    );
\Normalizer2_DatReg_reg[90]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(90),
      Q => \Normalizer2_DatReg_reg_n_0_[90]\
    );
\Normalizer2_DatReg_reg[91]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(91),
      Q => \Normalizer2_DatReg_reg_n_0_[91]\
    );
\Normalizer2_DatReg_reg[92]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(92),
      Q => \Normalizer2_DatReg_reg_n_0_[92]\
    );
\Normalizer2_DatReg_reg[93]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(93),
      Q => \Normalizer2_DatReg_reg_n_0_[93]\
    );
\Normalizer2_DatReg_reg[94]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(94),
      Q => \Normalizer2_DatReg_reg_n_0_[94]\
    );
\Normalizer2_DatReg_reg[95]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Normalizer2_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Normalizer2_DatReg0_in(95),
      Q => \Normalizer2_DatReg_reg_n_0_[95]\
    );
\Normalizer2_Result_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFAFA08000A0A"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => NormalizeActive2_ValReg_reg_n_0,
      I2 => NormalizeActive2_ValReg_i_3_n_0,
      I3 => NormalizeActive2_ValReg_i_2_n_0,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[0]\,
      O => \Normalizer2_Result_DatReg[0]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[26]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[10]\,
      O => \Normalizer2_Result_DatReg[10]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[27]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[11]\,
      O => \Normalizer2_Result_DatReg[11]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[28]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[12]\,
      O => \Normalizer2_Result_DatReg[12]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[29]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[13]\,
      O => \Normalizer2_Result_DatReg[13]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[30]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[14]\,
      O => \Normalizer2_Result_DatReg[14]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[15]\,
      O => \Normalizer2_Result_DatReg[15]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[3]\,
      I1 => \Step_CntReg_reg_n_0_[4]\,
      I2 => NormalizeActive2_ValReg_reg_n_0,
      I3 => \Step_CntReg_reg_n_0_[5]\,
      O => \Normalizer2_Result_DatReg[15]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Step_CntReg[5]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[16]\,
      O => \Normalizer2_Result_DatReg[16]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[25]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[17]\,
      O => \Normalizer2_Result_DatReg[17]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[26]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[18]\,
      O => \Normalizer2_Result_DatReg[18]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[27]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[19]\,
      O => \Normalizer2_Result_DatReg[19]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[25]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[1]\,
      O => \Normalizer2_Result_DatReg[1]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[28]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[20]\,
      O => \Normalizer2_Result_DatReg[20]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[29]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[21]\,
      O => \Normalizer2_Result_DatReg[21]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[30]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[22]\,
      O => \Normalizer2_Result_DatReg[22]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[23]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[23]\,
      O => \Normalizer2_Result_DatReg[23]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[4]\,
      I1 => \Step_CntReg_reg_n_0_[3]\,
      I2 => NormalizeActive2_ValReg_reg_n_0,
      I3 => \Step_CntReg_reg_n_0_[5]\,
      O => \Normalizer2_Result_DatReg[23]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Step_CntReg[5]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[24]\,
      O => \Normalizer2_Result_DatReg[24]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I3 => \Normalizer2_Result_DatReg[25]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[25]\,
      O => \Normalizer2_Result_DatReg[25]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[0]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      O => \Normalizer2_Result_DatReg[25]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I3 => \Normalizer2_Result_DatReg[26]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[26]\,
      O => \Normalizer2_Result_DatReg[26]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      O => \Normalizer2_Result_DatReg[26]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I3 => \Normalizer2_Result_DatReg[27]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[27]\,
      O => \Normalizer2_Result_DatReg[27]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      O => \Normalizer2_Result_DatReg[27]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[28]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[28]\,
      O => \Normalizer2_Result_DatReg[28]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[1]\,
      I1 => \Step_CntReg_reg_n_0_[0]\,
      I2 => \Step_CntReg_reg_n_0_[2]\,
      O => \Normalizer2_Result_DatReg[28]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I3 => \Normalizer2_Result_DatReg[29]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[29]\,
      O => \Normalizer2_Result_DatReg[29]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[0]\,
      I2 => \Step_CntReg_reg_n_0_[1]\,
      O => \Normalizer2_Result_DatReg[29]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[26]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[2]\,
      O => \Normalizer2_Result_DatReg[2]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I3 => \Normalizer2_Result_DatReg[30]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[30]\,
      O => \Normalizer2_Result_DatReg[30]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      O => \Normalizer2_Result_DatReg[30]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEE0000A222"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[31]_i_4_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[31]\,
      O => \Normalizer2_Result_DatReg[31]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \NormalizeProduct_DatReg_reg[126]_i_4_n_1\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => Normalizer2_Result_DatReg(31)
    );
\Normalizer2_Result_DatReg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[2]\,
      I1 => \Step_CntReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      O => \Normalizer2_Result_DatReg[31]_i_3_n_0\
    );
\Normalizer2_Result_DatReg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[4]\,
      I1 => \Step_CntReg_reg_n_0_[3]\,
      I2 => NormalizeActive2_ValReg_reg_n_0,
      I3 => \Step_CntReg_reg_n_0_[5]\,
      O => \Normalizer2_Result_DatReg[31]_i_4_n_0\
    );
\Normalizer2_Result_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[27]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[3]\,
      O => \Normalizer2_Result_DatReg[3]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[28]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[4]\,
      O => \Normalizer2_Result_DatReg[4]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[29]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[5]\,
      O => \Normalizer2_Result_DatReg[5]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[30]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[6]\,
      O => \Normalizer2_Result_DatReg[6]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[31]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[7]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[7]\,
      O => \Normalizer2_Result_DatReg[7]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[4]\,
      I1 => \Step_CntReg_reg_n_0_[3]\,
      I2 => NormalizeActive2_ValReg_reg_n_0,
      I3 => \Step_CntReg_reg_n_0_[5]\,
      O => \Normalizer2_Result_DatReg[7]_i_2_n_0\
    );
\Normalizer2_Result_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Step_CntReg[5]_i_3_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[8]\,
      O => \Normalizer2_Result_DatReg[8]_i_1_n_0\
    );
\Normalizer2_Result_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEAE000022A2"
    )
        port map (
      I0 => Normalizer2_Result_DatReg(31),
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \Normalizer2_Result_DatReg[25]_i_2_n_0\,
      I3 => \Normalizer2_Result_DatReg[15]_i_2_n_0\,
      I4 => NormalizeActive2_ValReg_i_3_n_0,
      I5 => \Normalizer2_Result_DatReg_reg_n_0_[9]\,
      O => \Normalizer2_Result_DatReg[9]_i_1_n_0\
    );
\Normalizer2_Result_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[0]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[0]\
    );
\Normalizer2_Result_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[10]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[10]\
    );
\Normalizer2_Result_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[11]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[11]\
    );
\Normalizer2_Result_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[12]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[12]\
    );
\Normalizer2_Result_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[13]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[13]\
    );
\Normalizer2_Result_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[14]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[14]\
    );
\Normalizer2_Result_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[15]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[15]\
    );
\Normalizer2_Result_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[16]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[16]\
    );
\Normalizer2_Result_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[17]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[17]\
    );
\Normalizer2_Result_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[18]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[18]\
    );
\Normalizer2_Result_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[19]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[19]\
    );
\Normalizer2_Result_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[1]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[1]\
    );
\Normalizer2_Result_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[20]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[20]\
    );
\Normalizer2_Result_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[21]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[21]\
    );
\Normalizer2_Result_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[22]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[22]\
    );
\Normalizer2_Result_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[23]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[23]\
    );
\Normalizer2_Result_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[24]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[24]\
    );
\Normalizer2_Result_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[25]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[25]\
    );
\Normalizer2_Result_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[26]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[26]\
    );
\Normalizer2_Result_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[27]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[27]\
    );
\Normalizer2_Result_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[28]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[28]\
    );
\Normalizer2_Result_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[29]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[29]\
    );
\Normalizer2_Result_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[2]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[2]\
    );
\Normalizer2_Result_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[30]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[30]\
    );
\Normalizer2_Result_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[31]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[31]\
    );
\Normalizer2_Result_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[3]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[3]\
    );
\Normalizer2_Result_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[4]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[4]\
    );
\Normalizer2_Result_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[5]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[5]\
    );
\Normalizer2_Result_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[6]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[6]\
    );
\Normalizer2_Result_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[7]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[7]\
    );
\Normalizer2_Result_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[8]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[8]\
    );
\Normalizer2_Result_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Normalizer2_Result_DatReg[9]_i_1_n_0\,
      Q => \Normalizer2_Result_DatReg_reg_n_0_[9]\
    );
OffsetAdjustmentInvalid_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F44004400440044"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => Timestamp_ValReg,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => WaitTimer_CntReg_reg(4),
      I5 => NewMillisecond_DatReg,
      O => OffsetAdjustmentInvalid_ValReg_i_1_n_0
    );
OffsetAdjustmentInvalid_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetAdjustmentInvalid_ValReg_i_1_n_0,
      Q => OffsetAdjustmentInvalid_ValReg_reg_n_0
    );
\OffsetAdjustment_Interval_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^driftadjustment_valout\,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetCalcActive_ValReg,
      I3 => OffsetAdjustment_ValReg_i_1_n_0,
      I4 => \OffsetAdjustment_Interval_DatReg__0\(29),
      O => \OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustment_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_ValReg_i_1_n_0,
      I3 => \OffsetAdjustment_Interval_DatReg__0\(31),
      O => \OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustment_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\,
      Q => \OffsetAdjustment_Interval_DatReg__0\(29)
    );
\OffsetAdjustment_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\,
      Q => \OffsetAdjustment_Interval_DatReg__0\(31)
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCA00CA00CA00"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(0),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(0),
      I2 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I3 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => \OffsetAdjustment_Nanosecond_DatReg[0]_i_4_n_0\,
      I5 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \^driftadjustment_nanosecond_datout\(2),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \^driftadjustment_nanosecond_datout\(1),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \^driftadjustment_nanosecond_datout\(0),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \^driftadjustment_nanosecond_datout\(3),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \^driftadjustment_nanosecond_datout\(2),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \^driftadjustment_nanosecond_datout\(1),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \^driftadjustment_nanosecond_datout\(0),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_4_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(3),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(2),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(1),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(0),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \^driftadjustment_nanosecond_datout\(3),
      O => \OffsetAdjustment_Nanosecond_DatReg[0]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(10),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(10),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(10),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(10),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(11),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(11),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \^driftadjustment_nanosecond_datout\(11),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \^driftadjustment_nanosecond_datout\(10),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \^driftadjustment_nanosecond_datout\(9),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \^driftadjustment_nanosecond_datout\(8),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(11),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(10),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(9),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(8),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_17_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \^driftadjustment_nanosecond_datout\(11),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_18_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \^driftadjustment_nanosecond_datout\(10),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_19_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(11),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \^driftadjustment_nanosecond_datout\(9),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \^driftadjustment_nanosecond_datout\(8),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_21_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \^driftadjustment_nanosecond_datout\(7),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_22_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \^driftadjustment_nanosecond_datout\(6),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_23_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \^driftadjustment_nanosecond_datout\(5),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_24_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \^driftadjustment_nanosecond_datout\(4),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_25_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(11),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(10),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(9),
      O => \OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(12),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(12),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(12),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(12),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[12]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(13),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(13),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(13),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(13),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(14),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(14),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(14),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(14),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(15),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(15),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \^driftadjustment_nanosecond_datout\(14),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \^driftadjustment_nanosecond_datout\(13),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \^driftadjustment_nanosecond_datout\(12),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(15),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(14),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(13),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(12),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \^driftadjustment_nanosecond_datout\(15),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_17_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \^driftadjustment_nanosecond_datout\(14),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_18_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \^driftadjustment_nanosecond_datout\(13),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_19_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(15),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \^driftadjustment_nanosecond_datout\(12),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(15),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(13),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(12),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \^driftadjustment_nanosecond_datout\(15),
      O => \OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(16),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(16),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(16),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(16),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[16]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(17),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(17),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(17),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(17),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(18),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(18),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(18),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(18),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(19),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(19),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[19]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \^driftadjustment_nanosecond_datout\(18),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \^driftadjustment_nanosecond_datout\(17),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \^driftadjustment_nanosecond_datout\(16),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(19),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(18),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(17),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(16),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \^driftadjustment_nanosecond_datout\(19),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_17_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \^driftadjustment_nanosecond_datout\(18),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_18_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \^driftadjustment_nanosecond_datout\(17),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_19_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(19),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \^driftadjustment_nanosecond_datout\(16),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(19),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(18),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(16),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \^driftadjustment_nanosecond_datout\(19),
      O => \OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(1),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(1),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(1),
      O => \OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(20),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(20),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(20),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(20),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[20]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(21),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(21),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(21),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(21),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(22),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(22),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(22),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(22),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(23),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(23),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \^driftadjustment_nanosecond_datout\(22),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \^driftadjustment_nanosecond_datout\(21),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \^driftadjustment_nanosecond_datout\(20),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(23),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(22),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(21),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(20),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \^driftadjustment_nanosecond_datout\(23),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_17_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \^driftadjustment_nanosecond_datout\(22),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_18_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \^driftadjustment_nanosecond_datout\(21),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_19_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(23),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \^driftadjustment_nanosecond_datout\(20),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(23),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(22),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(21),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \^driftadjustment_nanosecond_datout\(23),
      O => \OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(24),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(24),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(24),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(24),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[24]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(25),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(25),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(25),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(25),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(26),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(26),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(26),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D000D00000"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I1 => OffsetAdjustment_Nanosecond_DatReg01_in(26),
      I2 => OffsetCalcActive_ValReg,
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      I5 => OffsetAdjustment_Sign_DatReg_i_4_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\,
      I2 => OffsetAdjustment_Nanosecond_DatReg0(27),
      I3 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I4 => \OffsetAdjustment_Second_DatReg1__0\(27),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \^driftadjustment_nanosecond_datout\(24),
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(27),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetCalcActive_ValReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(27),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(26),
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \^driftadjustment_nanosecond_datout\(27),
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \^driftadjustment_nanosecond_datout\(26),
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \^driftadjustment_nanosecond_datout\(25),
      O => \OffsetAdjustment_Nanosecond_DatReg[27]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(28),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(28),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(28),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(28),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[28]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[28]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\,
      I2 => \OffsetAdjustment_Second_DatReg1__0\(29),
      I3 => OffsetAdjustment_Nanosecond_DatReg0(29),
      I4 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[29]_i_5_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F77F"
    )
        port map (
      I0 => OffsetCalcState_StaReg_reg_n_0,
      I1 => \^driftadjustment_valout\,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(30),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(31),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF808080808080"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(29),
      I1 => \OffsetAdjustment_Nanosecond_DatReg[0]_i_4_n_0\,
      I2 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I3 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg__0\(29),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \^driftadjustment_nanosecond_datout\(31),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \^driftadjustment_nanosecond_datout\(30),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \^driftadjustment_nanosecond_datout\(29),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[29]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \^driftadjustment_nanosecond_datout\(28),
      O => \OffsetAdjustment_Nanosecond_DatReg[29]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(2),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(2),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(2),
      O => \OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4400F000"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(30),
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(30),
      I3 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => OffsetAdjustment_Nanosecond_DatReg01_in(30),
      O => \OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4400F000"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(31),
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(31),
      I3 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(30),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(29),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(28),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(31),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \^driftadjustment_nanosecond_datout\(30),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \^driftadjustment_nanosecond_datout\(29),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \^driftadjustment_nanosecond_datout\(28),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(27),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(26),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(25),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(24),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \^driftadjustment_nanosecond_datout\(27),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \^driftadjustment_nanosecond_datout\(26),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \^driftadjustment_nanosecond_datout\(25),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \^driftadjustment_nanosecond_datout\(24),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^driftadjustment_valout\,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => OffsetAdjustment_Nanosecond_DatReg01_in(31),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(31),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(30),
      O => \OffsetAdjustment_Nanosecond_DatReg[31]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetCalcActive_ValReg,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I5 => OffsetAdjustment_Nanosecond_DatReg01_in(3),
      O => \OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BE820000"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(3),
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(3),
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(4),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(4),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(4),
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_4_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[4]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[4]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(5),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(5),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(5),
      O => \OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(6),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(6),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(6),
      O => \OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20222000"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => OffsetAdjustment_Nanosecond_DatReg01_in(7),
      I3 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(6),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(5),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(4),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \^driftadjustment_nanosecond_datout\(7),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \^driftadjustment_nanosecond_datout\(6),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_14_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \^driftadjustment_nanosecond_datout\(5),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_15_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \^driftadjustment_nanosecond_datout\(4),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80C0C08080000080"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg__0\(7),
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(7),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_4_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_5_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => OffsetAdjustment_Nanosecond_DatReg1,
      I2 => \^driftadjustment_nanosecond_datout\(7),
      O => \OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(8),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(8),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(8),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(8),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54045555"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\,
      I1 => OffsetAdjustment_Nanosecond_DatReg0(9),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(9),
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => \OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\,
      O => \OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09FFFFFF"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => OffsetAdjustment_Sign_DatReg,
      I2 => \OffsetAdjustment_Nanosecond_DatReg__0\(9),
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => \^driftadjustment_valout\,
      O => \OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C00"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg01_in(9),
      I1 => OffsetCalcActive_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      O => \OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_5_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_6_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_7_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_8_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(3 downto 0),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_9_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_10_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_11_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(3 downto 0),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_13_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_14_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_15_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[0]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \OffsetAdjustment_Second_DatReg1__0\(10 downto 9),
      DI(0) => '0',
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(11 downto 8),
      S(3) => \OffsetAdjustment_Second_DatReg1__0\(11),
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\,
      S(0) => \OffsetAdjustment_Second_DatReg1__0\(8)
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(11 downto 8),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_14_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_15_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_16_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_17_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(11 downto 8),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_18_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_19_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_20_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_21_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_3_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(7 downto 4),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_22_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_23_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_24_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[11]_i_25_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[12]_i_5_n_0\,
      DI(1) => '0',
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[12]_i_6_n_0\,
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(12 downto 9),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[12]_i_7_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[12]_i_8_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(13 downto 12),
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(15 downto 12),
      S(3 downto 2) => \OffsetAdjustment_Second_DatReg1__0\(15 downto 14),
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(15 downto 12),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_14_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_15_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_16_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(15 downto 12),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_17_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_18_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_19_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[15]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[12]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[16]_i_5_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[16]_i_6_n_0\,
      DI(0) => '0',
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(16 downto 13),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[16]_i_7_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      S(1) => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[16]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Second_DatReg1__0\(18),
      DI(1) => '0',
      DI(0) => \OffsetAdjustment_Second_DatReg1__0\(16),
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(19 downto 16),
      S(3) => \OffsetAdjustment_Second_DatReg1__0\(19),
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\,
      S(1) => \OffsetAdjustment_Second_DatReg1__0\(17),
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(19 downto 16),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_14_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_15_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_16_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(19 downto 16),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_17_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_18_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_19_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[19]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[16]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\,
      DI(1) => '0',
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\,
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(20 downto 17),
      S(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      S(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \OffsetAdjustment_Second_DatReg1__0\(22 downto 21),
      DI(0) => '0',
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(23 downto 20),
      S(3) => \OffsetAdjustment_Second_DatReg1__0\(23),
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\,
      S(0) => \OffsetAdjustment_Second_DatReg1__0\(20)
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(23 downto 20),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_14_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_15_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_16_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(23 downto 20),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_17_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_18_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_19_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[23]_i_20_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[24]_i_5_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[24]_i_6_n_0\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(24 downto 21),
      S(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      S(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[24]_i_7_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[24]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Second_DatReg1__0\(26),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(27 downto 24),
      S(3) => \OffsetAdjustment_Second_DatReg1__0\(27),
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\,
      S(1 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(25 downto 24)
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(27 downto 24),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[27]_i_9_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[27]_i_10_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[28]_i_5_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[28]_i_6_n_0\,
      DI(1) => '0',
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[28]_i_7_n_0\,
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(28 downto 25),
      S(3) => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      S(2) => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[28]_i_8_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[29]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(31 downto 28),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[29]_i_6_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[29]_i_7_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[29]_i_8_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[29]_i_9_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[28]_i_4_n_0\,
      CO(3 downto 2) => \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\,
      O(3) => \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_O_UNCONNECTED\(3),
      O(2 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(31 downto 29),
      S(3) => '0',
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Second_DatReg1__0\(30),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg0(31 downto 28),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_8_n_0\,
      S(1 downto 0) => \OffsetAdjustment_Second_DatReg1__0\(29 downto 28)
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      CO(3) => \NLW_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_10_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_12_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(31 downto 28),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(27 downto 24),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_3\,
      CYINIT => \OffsetAdjustment_Nanosecond_DatReg[4]_i_4_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(4 downto 1),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[4]_i_5_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[4]_i_6_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[4]_i_7_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[4]_i_8_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[4]_i_2_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => OffsetAdjustment_Nanosecond_DatReg01_in(8 downto 5),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_4_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_5_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \OffsetAdjustment_Nanosecond_DatReg_reg[0]_i_2_n_0\,
      CO(3) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_0\,
      CO(2) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_1\,
      CO(1) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_2\,
      CO(0) => \OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\,
      O(3 downto 0) => \OffsetAdjustment_Nanosecond_DatReg__0\(7 downto 4),
      S(3) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\,
      S(2) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_14_n_0\,
      S(1) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_15_n_0\,
      S(0) => \OffsetAdjustment_Nanosecond_DatReg[7]_i_16_n_0\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\
    );
\OffsetAdjustment_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\
    );
\OffsetAdjustment_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEE222"
    )
        port map (
      I0 => Timestamp_ValReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => WaitTimer_CntReg_reg(4),
      I3 => NewMillisecond_DatReg,
      I4 => \^driftadjustment_valout\,
      O => OffsetAdjustment_Nanosecond_DatReg
    );
\OffsetAdjustment_Second_DatReg[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14000000"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I1 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => \^driftadjustment_valout\,
      I4 => OffsetCalcState_StaReg_reg_n_0,
      O => \OffsetAdjustment_Second_DatReg[0]_i_2_n_0\
    );
\OffsetAdjustment_Second_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFFFFFF"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(26),
      I1 => \OffsetAdjustment_Second_DatReg[0]_i_4_n_0\,
      I2 => \OffsetAdjustment_Second_DatReg1__0\(27),
      I3 => \OffsetAdjustment_Second_DatReg1__0\(28),
      I4 => \OffsetAdjustment_Second_DatReg1__0\(29),
      I5 => \OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \OffsetAdjustment_Second_DatReg[0]_i_3_n_0\
    );
\OffsetAdjustment_Second_DatReg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(22),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(21),
      I2 => \OffsetAdjustment_Second_DatReg[0]_i_5_n_0\,
      I3 => \OffsetAdjustment_Second_DatReg1__0\(19),
      I4 => \OffsetAdjustment_Second_DatReg1__0\(20),
      I5 => \OffsetAdjustment_Second_DatReg[0]_i_6_n_0\,
      O => \OffsetAdjustment_Second_DatReg[0]_i_4_n_0\
    );
\OffsetAdjustment_Second_DatReg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(18),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(16),
      I2 => \OffsetAdjustment_Second_DatReg1__0\(15),
      I3 => \OffsetAdjustment_Second_DatReg1__0\(14),
      I4 => \OffsetAdjustment_Second_DatReg[0]_i_7_n_0\,
      I5 => \OffsetAdjustment_Second_DatReg1__0\(17),
      O => \OffsetAdjustment_Second_DatReg[0]_i_5_n_0\
    );
\OffsetAdjustment_Second_DatReg[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(25),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(23),
      I2 => \OffsetAdjustment_Second_DatReg1__0\(24),
      O => \OffsetAdjustment_Second_DatReg[0]_i_6_n_0\
    );
\OffsetAdjustment_Second_DatReg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg1__0\(10),
      I1 => \OffsetAdjustment_Second_DatReg1__0\(9),
      I2 => \OffsetAdjustment_Second_DatReg1__0\(11),
      I3 => \OffsetAdjustment_Second_DatReg1__0\(12),
      I4 => \OffsetAdjustment_Second_DatReg1__0\(13),
      O => \OffsetAdjustment_Second_DatReg[0]_i_7_n_0\
    );
\OffsetAdjustment_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => OffsetAdjustment_Nanosecond_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \OffsetAdjustment_Second_DatReg__0\(0)
    );
OffsetAdjustment_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044FFFFF0440000"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I1 => OffsetCalcActive_ValReg,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetCalcState_StaReg_reg_n_0,
      I4 => OffsetAdjustment_Sign_DatReg_i_3_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => OffsetAdjustment_Sign_DatReg_i_1_n_0
    );
OffsetAdjustment_Sign_DatReg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \^driftadjustment_nanosecond_datout\(30),
      I2 => \^driftadjustment_nanosecond_datout\(31),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => OffsetAdjustment_Sign_DatReg_i_10_n_0
    );
OffsetAdjustment_Sign_DatReg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \^driftadjustment_nanosecond_datout\(29),
      I2 => \^driftadjustment_nanosecond_datout\(28),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => OffsetAdjustment_Sign_DatReg_i_11_n_0
    );
OffsetAdjustment_Sign_DatReg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \^driftadjustment_nanosecond_datout\(27),
      I2 => \^driftadjustment_nanosecond_datout\(26),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => OffsetAdjustment_Sign_DatReg_i_12_n_0
    );
OffsetAdjustment_Sign_DatReg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \^driftadjustment_nanosecond_datout\(25),
      I2 => \^driftadjustment_nanosecond_datout\(24),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => OffsetAdjustment_Sign_DatReg_i_13_n_0
    );
OffsetAdjustment_Sign_DatReg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \^driftadjustment_nanosecond_datout\(31),
      I2 => \^driftadjustment_nanosecond_datout\(30),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => OffsetAdjustment_Sign_DatReg_i_14_n_0
    );
OffsetAdjustment_Sign_DatReg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(28),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \^driftadjustment_nanosecond_datout\(29),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => OffsetAdjustment_Sign_DatReg_i_15_n_0
    );
OffsetAdjustment_Sign_DatReg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(26),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \^driftadjustment_nanosecond_datout\(27),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => OffsetAdjustment_Sign_DatReg_i_16_n_0
    );
OffsetAdjustment_Sign_DatReg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(24),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \^driftadjustment_nanosecond_datout\(25),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => OffsetAdjustment_Sign_DatReg_i_17_n_0
    );
OffsetAdjustment_Sign_DatReg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      O => OffsetAdjustment_Sign_DatReg_i_18_n_0
    );
OffsetAdjustment_Sign_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg_i_4_n_0,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => OffsetAdjustment_Sign_DatReg_i_5_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      I5 => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      O => OffsetAdjustment_Sign_DatReg_i_2_n_0
    );
OffsetAdjustment_Sign_DatReg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \^driftadjustment_nanosecond_datout\(23),
      I2 => \^driftadjustment_nanosecond_datout\(22),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => OffsetAdjustment_Sign_DatReg_i_20_n_0
    );
OffsetAdjustment_Sign_DatReg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \^driftadjustment_nanosecond_datout\(21),
      I2 => \^driftadjustment_nanosecond_datout\(20),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => OffsetAdjustment_Sign_DatReg_i_21_n_0
    );
OffsetAdjustment_Sign_DatReg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \^driftadjustment_nanosecond_datout\(19),
      I2 => \^driftadjustment_nanosecond_datout\(18),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => OffsetAdjustment_Sign_DatReg_i_22_n_0
    );
OffsetAdjustment_Sign_DatReg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \^driftadjustment_nanosecond_datout\(17),
      I2 => \^driftadjustment_nanosecond_datout\(16),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => OffsetAdjustment_Sign_DatReg_i_23_n_0
    );
OffsetAdjustment_Sign_DatReg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(22),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \^driftadjustment_nanosecond_datout\(23),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => OffsetAdjustment_Sign_DatReg_i_24_n_0
    );
OffsetAdjustment_Sign_DatReg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(20),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \^driftadjustment_nanosecond_datout\(21),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => OffsetAdjustment_Sign_DatReg_i_25_n_0
    );
OffsetAdjustment_Sign_DatReg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(18),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \^driftadjustment_nanosecond_datout\(19),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => OffsetAdjustment_Sign_DatReg_i_26_n_0
    );
OffsetAdjustment_Sign_DatReg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(16),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \^driftadjustment_nanosecond_datout\(17),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => OffsetAdjustment_Sign_DatReg_i_27_n_0
    );
OffsetAdjustment_Sign_DatReg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \^driftadjustment_nanosecond_datout\(15),
      I2 => \^driftadjustment_nanosecond_datout\(14),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => OffsetAdjustment_Sign_DatReg_i_29_n_0
    );
OffsetAdjustment_Sign_DatReg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AAAAAA20AA20AA"
    )
        port map (
      I0 => OffsetAdjustment_Nanosecond_DatReg,
      I1 => OffsetCalcState_StaReg_reg_n_0,
      I2 => Timestamp_ValReg,
      I3 => \^driftadjustment_valout\,
      I4 => \OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I5 => OffsetAdjustment_Nanosecond_DatReg1,
      O => OffsetAdjustment_Sign_DatReg_i_3_n_0
    );
OffsetAdjustment_Sign_DatReg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \^driftadjustment_nanosecond_datout\(13),
      I2 => \^driftadjustment_nanosecond_datout\(12),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => OffsetAdjustment_Sign_DatReg_i_30_n_0
    );
OffsetAdjustment_Sign_DatReg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \^driftadjustment_nanosecond_datout\(11),
      I2 => \^driftadjustment_nanosecond_datout\(10),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => OffsetAdjustment_Sign_DatReg_i_31_n_0
    );
OffsetAdjustment_Sign_DatReg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \^driftadjustment_nanosecond_datout\(9),
      I2 => \^driftadjustment_nanosecond_datout\(8),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => OffsetAdjustment_Sign_DatReg_i_32_n_0
    );
OffsetAdjustment_Sign_DatReg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(14),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \^driftadjustment_nanosecond_datout\(15),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => OffsetAdjustment_Sign_DatReg_i_33_n_0
    );
OffsetAdjustment_Sign_DatReg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(12),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \^driftadjustment_nanosecond_datout\(13),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => OffsetAdjustment_Sign_DatReg_i_34_n_0
    );
OffsetAdjustment_Sign_DatReg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(10),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \^driftadjustment_nanosecond_datout\(11),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => OffsetAdjustment_Sign_DatReg_i_35_n_0
    );
OffsetAdjustment_Sign_DatReg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(8),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \^driftadjustment_nanosecond_datout\(9),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => OffsetAdjustment_Sign_DatReg_i_36_n_0
    );
OffsetAdjustment_Sign_DatReg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \^driftadjustment_nanosecond_datout\(7),
      I2 => \^driftadjustment_nanosecond_datout\(6),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => OffsetAdjustment_Sign_DatReg_i_37_n_0
    );
OffsetAdjustment_Sign_DatReg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \^driftadjustment_nanosecond_datout\(5),
      I2 => \^driftadjustment_nanosecond_datout\(4),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => OffsetAdjustment_Sign_DatReg_i_38_n_0
    );
OffsetAdjustment_Sign_DatReg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \^driftadjustment_nanosecond_datout\(3),
      I2 => \^driftadjustment_nanosecond_datout\(2),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => OffsetAdjustment_Sign_DatReg_i_39_n_0
    );
OffsetAdjustment_Sign_DatReg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      O => OffsetAdjustment_Sign_DatReg_i_4_n_0
    );
OffsetAdjustment_Sign_DatReg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \^driftadjustment_nanosecond_datout\(1),
      I2 => \^driftadjustment_nanosecond_datout\(0),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => OffsetAdjustment_Sign_DatReg_i_40_n_0
    );
OffsetAdjustment_Sign_DatReg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(7),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => \^driftadjustment_nanosecond_datout\(6),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => OffsetAdjustment_Sign_DatReg_i_41_n_0
    );
OffsetAdjustment_Sign_DatReg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(5),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \^driftadjustment_nanosecond_datout\(4),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => OffsetAdjustment_Sign_DatReg_i_42_n_0
    );
OffsetAdjustment_Sign_DatReg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(3),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \^driftadjustment_nanosecond_datout\(2),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => OffsetAdjustment_Sign_DatReg_i_43_n_0
    );
OffsetAdjustment_Sign_DatReg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(1),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \^driftadjustment_nanosecond_datout\(0),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => OffsetAdjustment_Sign_DatReg_i_44_n_0
    );
OffsetAdjustment_Sign_DatReg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEEEEEEE"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => OffsetAdjustment_Sign_DatReg_i_7_n_0,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      I4 => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      I5 => OffsetAdjustment_Sign_DatReg_i_8_n_0,
      O => OffsetAdjustment_Sign_DatReg_i_5_n_0
    );
OffsetAdjustment_Sign_DatReg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEAAAAAAAA"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      I4 => OffsetAdjustment_Sign_DatReg_i_18_n_0,
      I5 => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      O => OffsetAdjustment_Sign_DatReg_i_7_n_0
    );
OffsetAdjustment_Sign_DatReg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      O => OffsetAdjustment_Sign_DatReg_i_8_n_0
    );
OffsetAdjustment_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetAdjustment_Sign_DatReg_i_1_n_0,
      Q => OffsetAdjustment_Sign_DatReg
    );
OffsetAdjustment_Sign_DatReg_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => OffsetAdjustment_Sign_DatReg_reg_i_28_n_0,
      CO(3) => OffsetAdjustment_Sign_DatReg_reg_i_19_n_0,
      CO(2) => OffsetAdjustment_Sign_DatReg_reg_i_19_n_1,
      CO(1) => OffsetAdjustment_Sign_DatReg_reg_i_19_n_2,
      CO(0) => OffsetAdjustment_Sign_DatReg_reg_i_19_n_3,
      CYINIT => '0',
      DI(3) => OffsetAdjustment_Sign_DatReg_i_29_n_0,
      DI(2) => OffsetAdjustment_Sign_DatReg_i_30_n_0,
      DI(1) => OffsetAdjustment_Sign_DatReg_i_31_n_0,
      DI(0) => OffsetAdjustment_Sign_DatReg_i_32_n_0,
      O(3 downto 0) => NLW_OffsetAdjustment_Sign_DatReg_reg_i_19_O_UNCONNECTED(3 downto 0),
      S(3) => OffsetAdjustment_Sign_DatReg_i_33_n_0,
      S(2) => OffsetAdjustment_Sign_DatReg_i_34_n_0,
      S(1) => OffsetAdjustment_Sign_DatReg_i_35_n_0,
      S(0) => OffsetAdjustment_Sign_DatReg_i_36_n_0
    );
OffsetAdjustment_Sign_DatReg_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => OffsetAdjustment_Sign_DatReg_reg_i_28_n_0,
      CO(2) => OffsetAdjustment_Sign_DatReg_reg_i_28_n_1,
      CO(1) => OffsetAdjustment_Sign_DatReg_reg_i_28_n_2,
      CO(0) => OffsetAdjustment_Sign_DatReg_reg_i_28_n_3,
      CYINIT => '0',
      DI(3) => OffsetAdjustment_Sign_DatReg_i_37_n_0,
      DI(2) => OffsetAdjustment_Sign_DatReg_i_38_n_0,
      DI(1) => OffsetAdjustment_Sign_DatReg_i_39_n_0,
      DI(0) => OffsetAdjustment_Sign_DatReg_i_40_n_0,
      O(3 downto 0) => NLW_OffsetAdjustment_Sign_DatReg_reg_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => OffsetAdjustment_Sign_DatReg_i_41_n_0,
      S(2) => OffsetAdjustment_Sign_DatReg_i_42_n_0,
      S(1) => OffsetAdjustment_Sign_DatReg_i_43_n_0,
      S(0) => OffsetAdjustment_Sign_DatReg_i_44_n_0
    );
OffsetAdjustment_Sign_DatReg_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => OffsetAdjustment_Sign_DatReg_reg_i_9_n_0,
      CO(3) => OffsetAdjustment_Nanosecond_DatReg1,
      CO(2) => OffsetAdjustment_Sign_DatReg_reg_i_6_n_1,
      CO(1) => OffsetAdjustment_Sign_DatReg_reg_i_6_n_2,
      CO(0) => OffsetAdjustment_Sign_DatReg_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => OffsetAdjustment_Sign_DatReg_i_10_n_0,
      DI(2) => OffsetAdjustment_Sign_DatReg_i_11_n_0,
      DI(1) => OffsetAdjustment_Sign_DatReg_i_12_n_0,
      DI(0) => OffsetAdjustment_Sign_DatReg_i_13_n_0,
      O(3 downto 0) => NLW_OffsetAdjustment_Sign_DatReg_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => OffsetAdjustment_Sign_DatReg_i_14_n_0,
      S(2) => OffsetAdjustment_Sign_DatReg_i_15_n_0,
      S(1) => OffsetAdjustment_Sign_DatReg_i_16_n_0,
      S(0) => OffsetAdjustment_Sign_DatReg_i_17_n_0
    );
OffsetAdjustment_Sign_DatReg_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => OffsetAdjustment_Sign_DatReg_reg_i_19_n_0,
      CO(3) => OffsetAdjustment_Sign_DatReg_reg_i_9_n_0,
      CO(2) => OffsetAdjustment_Sign_DatReg_reg_i_9_n_1,
      CO(1) => OffsetAdjustment_Sign_DatReg_reg_i_9_n_2,
      CO(0) => OffsetAdjustment_Sign_DatReg_reg_i_9_n_3,
      CYINIT => '0',
      DI(3) => OffsetAdjustment_Sign_DatReg_i_20_n_0,
      DI(2) => OffsetAdjustment_Sign_DatReg_i_21_n_0,
      DI(1) => OffsetAdjustment_Sign_DatReg_i_22_n_0,
      DI(0) => OffsetAdjustment_Sign_DatReg_i_23_n_0,
      O(3 downto 0) => NLW_OffsetAdjustment_Sign_DatReg_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => OffsetAdjustment_Sign_DatReg_i_24_n_0,
      S(2) => OffsetAdjustment_Sign_DatReg_i_25_n_0,
      S(1) => OffsetAdjustment_Sign_DatReg_i_26_n_0,
      S(0) => OffsetAdjustment_Sign_DatReg_i_27_n_0
    );
OffsetAdjustment_ValOldReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetAdjustment_ValReg_reg_n_0,
      Q => OffsetAdjustment_ValOldReg
    );
OffsetAdjustment_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F800FF0000"
    )
        port map (
      I0 => WaitTimer_CntReg_reg(4),
      I1 => NewMillisecond_DatReg,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetCalcActive_ValReg,
      I4 => Timestamp_ValReg,
      I5 => OffsetCalcState_StaReg_reg_n_0,
      O => OffsetAdjustment_ValReg_i_1_n_0
    );
OffsetAdjustment_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetAdjustment_ValReg_i_1_n_0,
      Q => OffsetAdjustment_ValReg_reg_n_0
    );
OffsetCalcActive_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404AE0404"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => Timestamp_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => PulseWidthError_DatReg_reg_n_0,
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => PeriodError_DatReg_reg_n_0,
      O => OffsetCalcActive_ValReg_i_1_n_0
    );
OffsetCalcActive_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetCalcActive_ValReg_i_1_n_0,
      Q => OffsetCalcActive_ValReg
    );
OffsetCalcState_StaReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808F8F8F8"
    )
        port map (
      I0 => OffsetCalcActive_ValReg,
      I1 => Timestamp_ValReg,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      I3 => WaitTimer_CntReg_reg(4),
      I4 => NewMillisecond_DatReg,
      I5 => \^driftadjustment_valout\,
      O => OffsetCalcState_StaReg_i_1_n_0
    );
OffsetCalcState_StaReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => OffsetCalcState_StaReg_i_1_n_0,
      Q => OffsetCalcState_StaReg_reg_n_0
    );
\OffsetFactorI_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(0),
      Q => OffsetFactorI_DatReg(0)
    );
\OffsetFactorI_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(10),
      Q => OffsetFactorI_DatReg(10)
    );
\OffsetFactorI_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(11),
      Q => OffsetFactorI_DatReg(11)
    );
\OffsetFactorI_DatReg_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoOffsetFactorI_DatIn(12),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => OffsetFactorI_DatReg(12)
    );
\OffsetFactorI_DatReg_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoOffsetFactorI_DatIn(13),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => OffsetFactorI_DatReg(13)
    );
\OffsetFactorI_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(14),
      Q => OffsetFactorI_DatReg(14)
    );
\OffsetFactorI_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(15),
      Q => OffsetFactorI_DatReg(15)
    );
\OffsetFactorI_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(16),
      Q => OffsetFactorI_DatReg(16)
    );
\OffsetFactorI_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(17),
      Q => OffsetFactorI_DatReg(17)
    );
\OffsetFactorI_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(18),
      Q => OffsetFactorI_DatReg(18)
    );
\OffsetFactorI_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(19),
      Q => OffsetFactorI_DatReg(19)
    );
\OffsetFactorI_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(1),
      Q => OffsetFactorI_DatReg(1)
    );
\OffsetFactorI_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(20),
      Q => OffsetFactorI_DatReg(20)
    );
\OffsetFactorI_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(21),
      Q => OffsetFactorI_DatReg(21)
    );
\OffsetFactorI_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(22),
      Q => OffsetFactorI_DatReg(22)
    );
\OffsetFactorI_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(23),
      Q => OffsetFactorI_DatReg(23)
    );
\OffsetFactorI_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(24),
      Q => OffsetFactorI_DatReg(24)
    );
\OffsetFactorI_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(25),
      Q => OffsetFactorI_DatReg(25)
    );
\OffsetFactorI_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(26),
      Q => OffsetFactorI_DatReg(26)
    );
\OffsetFactorI_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(27),
      Q => OffsetFactorI_DatReg(27)
    );
\OffsetFactorI_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(28),
      Q => OffsetFactorI_DatReg(28)
    );
\OffsetFactorI_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(29),
      Q => OffsetFactorI_DatReg(29)
    );
\OffsetFactorI_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(2),
      Q => OffsetFactorI_DatReg(2)
    );
\OffsetFactorI_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(30),
      Q => OffsetFactorI_DatReg(30)
    );
\OffsetFactorI_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(31),
      Q => OffsetFactorI_DatReg(31)
    );
\OffsetFactorI_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(3),
      Q => OffsetFactorI_DatReg(3)
    );
\OffsetFactorI_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(4),
      Q => OffsetFactorI_DatReg(4)
    );
\OffsetFactorI_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(5),
      Q => OffsetFactorI_DatReg(5)
    );
\OffsetFactorI_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(6),
      Q => OffsetFactorI_DatReg(6)
    );
\OffsetFactorI_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(7),
      Q => OffsetFactorI_DatReg(7)
    );
\OffsetFactorI_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(8),
      Q => OffsetFactorI_DatReg(8)
    );
\OffsetFactorI_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorI_DatIn(9),
      Q => OffsetFactorI_DatReg(9)
    );
\OffsetFactorP_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(0),
      Q => OffsetFactorP_DatReg(0)
    );
\OffsetFactorP_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(10),
      Q => OffsetFactorP_DatReg(10)
    );
\OffsetFactorP_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(11),
      Q => OffsetFactorP_DatReg(11)
    );
\OffsetFactorP_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(12),
      Q => OffsetFactorP_DatReg(12)
    );
\OffsetFactorP_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(13),
      Q => OffsetFactorP_DatReg(13)
    );
\OffsetFactorP_DatReg_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoOffsetFactorP_DatIn(14),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => OffsetFactorP_DatReg(14)
    );
\OffsetFactorP_DatReg_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      D => ServoOffsetFactorP_DatIn(15),
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => OffsetFactorP_DatReg(15)
    );
\OffsetFactorP_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(16),
      Q => OffsetFactorP_DatReg(16)
    );
\OffsetFactorP_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(17),
      Q => OffsetFactorP_DatReg(17)
    );
\OffsetFactorP_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(18),
      Q => OffsetFactorP_DatReg(18)
    );
\OffsetFactorP_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(19),
      Q => OffsetFactorP_DatReg(19)
    );
\OffsetFactorP_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(1),
      Q => OffsetFactorP_DatReg(1)
    );
\OffsetFactorP_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(20),
      Q => OffsetFactorP_DatReg(20)
    );
\OffsetFactorP_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(21),
      Q => OffsetFactorP_DatReg(21)
    );
\OffsetFactorP_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(22),
      Q => OffsetFactorP_DatReg(22)
    );
\OffsetFactorP_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(23),
      Q => OffsetFactorP_DatReg(23)
    );
\OffsetFactorP_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(24),
      Q => OffsetFactorP_DatReg(24)
    );
\OffsetFactorP_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(25),
      Q => OffsetFactorP_DatReg(25)
    );
\OffsetFactorP_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(26),
      Q => OffsetFactorP_DatReg(26)
    );
\OffsetFactorP_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(27),
      Q => OffsetFactorP_DatReg(27)
    );
\OffsetFactorP_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(28),
      Q => OffsetFactorP_DatReg(28)
    );
\OffsetFactorP_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(29),
      Q => OffsetFactorP_DatReg(29)
    );
\OffsetFactorP_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(2),
      Q => OffsetFactorP_DatReg(2)
    );
\OffsetFactorP_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(30),
      Q => OffsetFactorP_DatReg(30)
    );
\OffsetFactorP_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(31),
      Q => OffsetFactorP_DatReg(31)
    );
\OffsetFactorP_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(3),
      Q => OffsetFactorP_DatReg(3)
    );
\OffsetFactorP_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(4),
      Q => OffsetFactorP_DatReg(4)
    );
\OffsetFactorP_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(5),
      Q => OffsetFactorP_DatReg(5)
    );
\OffsetFactorP_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(6),
      Q => OffsetFactorP_DatReg(6)
    );
\OffsetFactorP_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(7),
      Q => OffsetFactorP_DatReg(7)
    );
\OffsetFactorP_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(8),
      Q => OffsetFactorP_DatReg(8)
    );
\OffsetFactorP_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Servo_ValIn,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => ServoOffsetFactorP_DatIn(9),
      Q => OffsetFactorP_DatReg(9)
    );
\PI_DriftAdjustment_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => sel,
      I3 => DriftAdjustment_ValReg_reg_n_0,
      I4 => DriftAdjustment_ValOldReg,
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\
    );
\PI_DriftAdjustment_Interval_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[0]\,
      Q => DriftAdjustment_Interval_DatOut(0)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[10]\,
      Q => DriftAdjustment_Interval_DatOut(10)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[11]\,
      Q => DriftAdjustment_Interval_DatOut(11)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[12]\,
      Q => DriftAdjustment_Interval_DatOut(12)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[13]\,
      Q => DriftAdjustment_Interval_DatOut(13)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[14]\,
      Q => DriftAdjustment_Interval_DatOut(14)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[15]\,
      Q => DriftAdjustment_Interval_DatOut(15)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[16]\,
      Q => DriftAdjustment_Interval_DatOut(16)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[17]\,
      Q => DriftAdjustment_Interval_DatOut(17)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[18]\,
      Q => DriftAdjustment_Interval_DatOut(18)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[19]\,
      Q => DriftAdjustment_Interval_DatOut(19)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[1]\,
      Q => DriftAdjustment_Interval_DatOut(1)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[20]\,
      Q => DriftAdjustment_Interval_DatOut(20)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[21]\,
      Q => DriftAdjustment_Interval_DatOut(21)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[22]\,
      Q => DriftAdjustment_Interval_DatOut(22)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[23]\,
      Q => DriftAdjustment_Interval_DatOut(23)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[24]\,
      Q => DriftAdjustment_Interval_DatOut(24)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[25]\,
      Q => DriftAdjustment_Interval_DatOut(25)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[26]\,
      Q => DriftAdjustment_Interval_DatOut(26)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[27]\,
      Q => DriftAdjustment_Interval_DatOut(27)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[28]\,
      Q => DriftAdjustment_Interval_DatOut(28)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[29]\,
      Q => DriftAdjustment_Interval_DatOut(29)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[2]\,
      Q => DriftAdjustment_Interval_DatOut(2)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[30]\,
      Q => DriftAdjustment_Interval_DatOut(30)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[31]\,
      Q => DriftAdjustment_Interval_DatOut(31)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[3]\,
      Q => DriftAdjustment_Interval_DatOut(3)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[4]\,
      Q => DriftAdjustment_Interval_DatOut(4)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[5]\,
      Q => DriftAdjustment_Interval_DatOut(5)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[6]\,
      Q => DriftAdjustment_Interval_DatOut(6)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[7]\,
      Q => DriftAdjustment_Interval_DatOut(7)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[8]\,
      Q => DriftAdjustment_Interval_DatOut(8)
    );
\PI_DriftAdjustment_Interval_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Interval_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \DriftAdjustment_Interval_DatReg_reg_n_0_[9]\,
      Q => DriftAdjustment_Interval_DatOut(9)
    );
\PI_DriftAdjustment_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(0),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(0),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(0),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(0),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\,
      I3 => \PI_DriftState_StaReg__0\(0),
      I4 => in18(10),
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(11),
      I1 => \^driftadjustment_nanosecond_datout\(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(10),
      I1 => \^driftadjustment_nanosecond_datout\(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(9),
      I1 => \^driftadjustment_nanosecond_datout\(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(8),
      I1 => \^driftadjustment_nanosecond_datout\(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(10),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(10),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(10),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(10),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(11),
      I1 => in18(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(10),
      I1 => in18(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(9),
      I1 => in18(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(8),
      I1 => in18(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A888000008880"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD55D"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => PI_DriftAdjustment_Nanosecond_DatReg02_in(11),
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_4_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => PI_DriftAdjustment_Nanosecond_DatReg01_in(11),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(11),
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_4_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in18(11),
      I1 => \^driftadjustment_nanosecond_datout\(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in18(10),
      I1 => \^driftadjustment_nanosecond_datout\(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in18(9),
      I1 => \^driftadjustment_nanosecond_datout\(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => in18(8),
      I1 => \^driftadjustment_nanosecond_datout\(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F07040C0C07040"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(12),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(12),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(12),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(12),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB0000F8C80000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(13),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(13),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(13),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(13),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(13),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A08A80AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => in18(14),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1455FFFF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_3_n_0\,
      I1 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I2 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg02_in(14),
      I4 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(14),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(14),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(15),
      I1 => in18(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(14),
      I1 => in18(14),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(13),
      I1 => in18(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(12),
      I1 => in18(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7C70000F4C40000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(15),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(15),
      I1 => \^driftadjustment_nanosecond_datout\(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(14),
      I1 => \^driftadjustment_nanosecond_datout\(14),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(13),
      I1 => \^driftadjustment_nanosecond_datout\(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(12),
      I1 => \^driftadjustment_nanosecond_datout\(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202AAAAA"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_3_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(15),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(15),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D7D7D7D4D7D"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(15),
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(15),
      I4 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg01_in(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(15),
      I1 => in18(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(14),
      I1 => in18(14),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(13),
      I1 => in18(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(12),
      I1 => in18(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(16),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(16),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(16),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(16),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB0000F8C80000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(17),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(17),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(17),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(17),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(17),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(19),
      I1 => \^driftadjustment_nanosecond_datout\(19),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(18),
      I1 => \^driftadjustment_nanosecond_datout\(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(17),
      I1 => \^driftadjustment_nanosecond_datout\(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(16),
      I1 => \^driftadjustment_nanosecond_datout\(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(18),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(18),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(18),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(18),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(19),
      I1 => in18(19),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(18),
      I1 => in18(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(17),
      I1 => in18(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(16),
      I1 => in18(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A08A80AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => in18(19),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1455FFFF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_3_n_0\,
      I1 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I2 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg02_in(19),
      I4 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(19),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(19),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(19),
      I1 => in18(19),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(18),
      I1 => in18(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(17),
      I1 => in18(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(16),
      I1 => in18(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(1),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(1),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(1),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(1),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB0000F8C80000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(20),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(20),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(20),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(20),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(20),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB0000F8C80000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(21),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(21),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(21),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(21),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(21),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A08A80AAAA8A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => in18(22),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(22),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(22),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(22),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(22),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A80A0A08A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => in18(23),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(23),
      I1 => \^driftadjustment_nanosecond_datout\(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(22),
      I1 => \^driftadjustment_nanosecond_datout\(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(21),
      I1 => \^driftadjustment_nanosecond_datout\(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(20),
      I1 => \^driftadjustment_nanosecond_datout\(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(23),
      I1 => in18(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_15_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(22),
      I1 => in18(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_16_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(21),
      I1 => in18(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_17_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(20),
      I1 => in18(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(23),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(23),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(23),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(23),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(23),
      I1 => \^driftadjustment_nanosecond_datout\(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(22),
      I1 => \^driftadjustment_nanosecond_datout\(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(21),
      I1 => \^driftadjustment_nanosecond_datout\(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(20),
      I1 => \^driftadjustment_nanosecond_datout\(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A888000008880"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(24),
      I1 => in18(24),
      I2 => \^driftadjustment_nanosecond_datout\(25),
      I3 => in18(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(31),
      I1 => in18(31),
      I2 => in18(30),
      I3 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(29),
      I1 => \^driftadjustment_nanosecond_datout\(29),
      I2 => in18(28),
      I3 => \^driftadjustment_nanosecond_datout\(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(27),
      I1 => \^driftadjustment_nanosecond_datout\(27),
      I2 => in18(26),
      I3 => \^driftadjustment_nanosecond_datout\(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(25),
      I1 => \^driftadjustment_nanosecond_datout\(25),
      I2 => in18(24),
      I3 => \^driftadjustment_nanosecond_datout\(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_14_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(22),
      I1 => in18(22),
      I2 => \^driftadjustment_nanosecond_datout\(23),
      I3 => in18(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_16_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(20),
      I1 => in18(20),
      I2 => \^driftadjustment_nanosecond_datout\(21),
      I3 => in18(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_17_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(18),
      I1 => in18(18),
      I2 => \^driftadjustment_nanosecond_datout\(19),
      I3 => in18(19),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(16),
      I1 => in18(16),
      I2 => \^driftadjustment_nanosecond_datout\(17),
      I3 => in18(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_19_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDD555D5"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_3_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(24),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I4 => PI_DriftAdjustment_Nanosecond_DatReg01_in(24),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(23),
      I1 => \^driftadjustment_nanosecond_datout\(23),
      I2 => in18(22),
      I3 => \^driftadjustment_nanosecond_datout\(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_20_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(21),
      I1 => \^driftadjustment_nanosecond_datout\(21),
      I2 => in18(20),
      I3 => \^driftadjustment_nanosecond_datout\(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_21_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(19),
      I1 => \^driftadjustment_nanosecond_datout\(19),
      I2 => in18(18),
      I3 => \^driftadjustment_nanosecond_datout\(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_22_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(17),
      I1 => \^driftadjustment_nanosecond_datout\(17),
      I2 => in18(16),
      I3 => \^driftadjustment_nanosecond_datout\(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_23_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(14),
      I1 => in18(14),
      I2 => \^driftadjustment_nanosecond_datout\(15),
      I3 => in18(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_25_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(12),
      I1 => in18(12),
      I2 => \^driftadjustment_nanosecond_datout\(13),
      I3 => in18(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_26_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(10),
      I1 => in18(10),
      I2 => in18(11),
      I3 => \^driftadjustment_nanosecond_datout\(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_27_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(8),
      I1 => in18(8),
      I2 => in18(9),
      I3 => \^driftadjustment_nanosecond_datout\(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_28_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(15),
      I1 => \^driftadjustment_nanosecond_datout\(15),
      I2 => in18(14),
      I3 => \^driftadjustment_nanosecond_datout\(14),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_29_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(13),
      I1 => \^driftadjustment_nanosecond_datout\(13),
      I2 => in18(12),
      I3 => \^driftadjustment_nanosecond_datout\(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_30_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(11),
      I1 => in18(11),
      I2 => \^driftadjustment_nanosecond_datout\(10),
      I3 => in18(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_31_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(9),
      I1 => in18(9),
      I2 => \^driftadjustment_nanosecond_datout\(8),
      I3 => in18(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_32_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(6),
      I1 => in18(6),
      I2 => \^driftadjustment_nanosecond_datout\(7),
      I3 => in18(7),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_33_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(4),
      I1 => in18(4),
      I2 => \^driftadjustment_nanosecond_datout\(5),
      I3 => in18(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_34_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(2),
      I1 => in18(2),
      I2 => \^driftadjustment_nanosecond_datout\(3),
      I3 => in18(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_35_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(0),
      I1 => in18(0),
      I2 => \^driftadjustment_nanosecond_datout\(1),
      I3 => in18(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_36_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(7),
      I1 => \^driftadjustment_nanosecond_datout\(7),
      I2 => in18(6),
      I3 => \^driftadjustment_nanosecond_datout\(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_37_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(5),
      I1 => \^driftadjustment_nanosecond_datout\(5),
      I2 => in18(4),
      I3 => \^driftadjustment_nanosecond_datout\(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_38_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(3),
      I1 => \^driftadjustment_nanosecond_datout\(3),
      I2 => in18(2),
      I3 => \^driftadjustment_nanosecond_datout\(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_39_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(1),
      I1 => \^driftadjustment_nanosecond_datout\(1),
      I2 => in18(0),
      I3 => \^driftadjustment_nanosecond_datout\(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_40_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(24),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(24),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(31),
      I1 => in18(31),
      I2 => in18(30),
      I3 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(28),
      I1 => in18(28),
      I2 => \^driftadjustment_nanosecond_datout\(29),
      I3 => in18(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(26),
      I1 => in18(26),
      I2 => \^driftadjustment_nanosecond_datout\(27),
      I3 => in18(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBCB0000F8C80000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => in18(25),
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(25),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(25),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(25),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(25),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(26),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(26),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(26),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(26),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(27),
      I1 => \^driftadjustment_nanosecond_datout\(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(26),
      I1 => \^driftadjustment_nanosecond_datout\(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(25),
      I1 => \^driftadjustment_nanosecond_datout\(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(24),
      I1 => \^driftadjustment_nanosecond_datout\(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(27),
      I1 => in18(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_15_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(26),
      I1 => in18(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_16_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(25),
      I1 => in18(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_17_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(24),
      I1 => in18(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(27),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(27),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(27),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(27),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(27),
      I1 => \^driftadjustment_nanosecond_datout\(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(26),
      I1 => \^driftadjustment_nanosecond_datout\(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(25),
      I1 => \^driftadjustment_nanosecond_datout\(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(24),
      I1 => \^driftadjustment_nanosecond_datout\(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A2A2000002A20"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(28),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(28),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FC0CAAAA"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(28),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(28),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(28),
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A2A2000002A20"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(29),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(29),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FC0CAAAA"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(29),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(29),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(29),
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(2),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(2),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(2),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(2),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A08A8000008A8"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202AAAAA"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_3_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(30),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(30),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D7D7D7D4D7D"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(30),
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(30),
      I4 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg01_in(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFFFAF"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(0),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000FC0CAAAA"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(31),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(31),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(31),
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(0),
      I1 => \^driftadjustment_nanosecond_datout\(3),
      I2 => \^driftadjustment_nanosecond_datout\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_33_n_0\,
      I4 => \^driftadjustment_nanosecond_datout\(7),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_34_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(15),
      I1 => \^driftadjustment_nanosecond_datout\(14),
      I2 => \^driftadjustment_nanosecond_datout\(13),
      I3 => \^driftadjustment_nanosecond_datout\(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(23),
      I1 => \^driftadjustment_nanosecond_datout\(19),
      I2 => \^driftadjustment_nanosecond_datout\(22),
      I3 => \^driftadjustment_nanosecond_datout\(20),
      I4 => \^driftadjustment_nanosecond_datout\(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_14_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(31),
      I1 => \^driftadjustment_nanosecond_datout\(31),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_15_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(30),
      I1 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_16_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(29),
      I1 => \^driftadjustment_nanosecond_datout\(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_17_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(28),
      I1 => \^driftadjustment_nanosecond_datout\(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A2A2000002A20"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(31),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => in18(31),
      I1 => \^driftadjustment_nanosecond_datout\(31),
      I2 => \^driftadjustment_nanosecond_datout\(30),
      I3 => in18(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_20_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(28),
      I1 => \^driftadjustment_nanosecond_datout\(28),
      I2 => \^driftadjustment_nanosecond_datout\(29),
      I3 => in18(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_21_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(26),
      I1 => \^driftadjustment_nanosecond_datout\(26),
      I2 => \^driftadjustment_nanosecond_datout\(27),
      I3 => in18(27),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_22_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(24),
      I1 => \^driftadjustment_nanosecond_datout\(24),
      I2 => \^driftadjustment_nanosecond_datout\(25),
      I3 => in18(25),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_23_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(31),
      I1 => in18(31),
      I2 => in18(30),
      I3 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_24_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(29),
      I1 => \^driftadjustment_nanosecond_datout\(29),
      I2 => in18(28),
      I3 => \^driftadjustment_nanosecond_datout\(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_25_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(27),
      I1 => \^driftadjustment_nanosecond_datout\(27),
      I2 => in18(26),
      I3 => \^driftadjustment_nanosecond_datout\(26),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_26_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(25),
      I1 => \^driftadjustment_nanosecond_datout\(25),
      I2 => in18(24),
      I3 => \^driftadjustment_nanosecond_datout\(24),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_27_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(31),
      I1 => \^driftadjustment_nanosecond_datout\(31),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_28_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(30),
      I1 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_29_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEA"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \^driftadjustment_nanosecond_datout\(25),
      I2 => \^driftadjustment_nanosecond_datout\(24),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(29),
      I1 => \^driftadjustment_nanosecond_datout\(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_30_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(28),
      I1 => \^driftadjustment_nanosecond_datout\(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_31_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(6),
      I1 => \^driftadjustment_nanosecond_datout\(4),
      I2 => \^driftadjustment_nanosecond_datout\(5),
      I3 => \^driftadjustment_nanosecond_datout\(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_33_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(11),
      I1 => \^driftadjustment_nanosecond_datout\(10),
      I2 => \^driftadjustment_nanosecond_datout\(9),
      I3 => \^driftadjustment_nanosecond_datout\(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_34_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(22),
      I1 => \^driftadjustment_nanosecond_datout\(22),
      I2 => \^driftadjustment_nanosecond_datout\(23),
      I3 => in18(23),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_36_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(20),
      I1 => \^driftadjustment_nanosecond_datout\(20),
      I2 => \^driftadjustment_nanosecond_datout\(21),
      I3 => in18(21),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_37_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(18),
      I1 => \^driftadjustment_nanosecond_datout\(18),
      I2 => \^driftadjustment_nanosecond_datout\(19),
      I3 => in18(19),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_38_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(16),
      I1 => \^driftadjustment_nanosecond_datout\(16),
      I2 => \^driftadjustment_nanosecond_datout\(17),
      I3 => in18(17),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_39_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel,
      I1 => DriftAdjustment_ValReg_reg_n_0,
      I2 => DriftAdjustment_ValOldReg,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(23),
      I1 => \^driftadjustment_nanosecond_datout\(23),
      I2 => in18(22),
      I3 => \^driftadjustment_nanosecond_datout\(22),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_40_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(21),
      I1 => \^driftadjustment_nanosecond_datout\(21),
      I2 => in18(20),
      I3 => \^driftadjustment_nanosecond_datout\(20),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_41_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(19),
      I1 => \^driftadjustment_nanosecond_datout\(19),
      I2 => in18(18),
      I3 => \^driftadjustment_nanosecond_datout\(18),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_42_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(17),
      I1 => \^driftadjustment_nanosecond_datout\(17),
      I2 => in18(16),
      I3 => \^driftadjustment_nanosecond_datout\(16),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_43_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(31),
      I1 => in18(31),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_44_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(30),
      I1 => in18(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_45_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(29),
      I1 => in18(29),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_46_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(28),
      I1 => in18(28),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_47_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(14),
      I1 => \^driftadjustment_nanosecond_datout\(14),
      I2 => \^driftadjustment_nanosecond_datout\(15),
      I3 => in18(15),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_49_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF47FF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(31),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(31),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(12),
      I1 => \^driftadjustment_nanosecond_datout\(12),
      I2 => \^driftadjustment_nanosecond_datout\(13),
      I3 => in18(13),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_50_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => in18(10),
      I1 => \^driftadjustment_nanosecond_datout\(10),
      I2 => in18(11),
      I3 => \^driftadjustment_nanosecond_datout\(11),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_51_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => in18(8),
      I1 => \^driftadjustment_nanosecond_datout\(8),
      I2 => in18(9),
      I3 => \^driftadjustment_nanosecond_datout\(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_52_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(15),
      I1 => \^driftadjustment_nanosecond_datout\(15),
      I2 => in18(14),
      I3 => \^driftadjustment_nanosecond_datout\(14),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_53_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(13),
      I1 => \^driftadjustment_nanosecond_datout\(13),
      I2 => in18(12),
      I3 => \^driftadjustment_nanosecond_datout\(12),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_54_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(11),
      I1 => in18(11),
      I2 => \^driftadjustment_nanosecond_datout\(10),
      I3 => in18(10),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_55_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(9),
      I1 => in18(9),
      I2 => \^driftadjustment_nanosecond_datout\(8),
      I3 => in18(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_56_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(6),
      I1 => \^driftadjustment_nanosecond_datout\(6),
      I2 => \^driftadjustment_nanosecond_datout\(7),
      I3 => in18(7),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_57_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(4),
      I1 => \^driftadjustment_nanosecond_datout\(4),
      I2 => \^driftadjustment_nanosecond_datout\(5),
      I3 => in18(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_58_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(2),
      I1 => \^driftadjustment_nanosecond_datout\(2),
      I2 => \^driftadjustment_nanosecond_datout\(3),
      I3 => in18(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_59_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(26),
      I1 => \^driftadjustment_nanosecond_datout\(31),
      I2 => \^driftadjustment_nanosecond_datout\(27),
      I3 => \^driftadjustment_nanosecond_datout\(28),
      I4 => \^driftadjustment_nanosecond_datout\(29),
      I5 => \^driftadjustment_nanosecond_datout\(30),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in18(0),
      I1 => \^driftadjustment_nanosecond_datout\(0),
      I2 => \^driftadjustment_nanosecond_datout\(1),
      I3 => in18(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_60_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(7),
      I1 => \^driftadjustment_nanosecond_datout\(7),
      I2 => in18(6),
      I3 => \^driftadjustment_nanosecond_datout\(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_61_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(5),
      I1 => \^driftadjustment_nanosecond_datout\(5),
      I2 => in18(4),
      I3 => \^driftadjustment_nanosecond_datout\(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_62_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(3),
      I1 => \^driftadjustment_nanosecond_datout\(3),
      I2 => in18(2),
      I3 => \^driftadjustment_nanosecond_datout\(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_63_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in18(1),
      I1 => \^driftadjustment_nanosecond_datout\(1),
      I2 => in18(0),
      I3 => \^driftadjustment_nanosecond_datout\(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_64_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA08"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(17),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_12_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_13_n_0\,
      I3 => \^driftadjustment_nanosecond_datout\(16),
      I4 => \^driftadjustment_nanosecond_datout\(18),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_14_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\,
      I3 => \PI_DriftState_StaReg__0\(0),
      I4 => in18(3),
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(3),
      I1 => \^driftadjustment_nanosecond_datout\(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(2),
      I1 => \^driftadjustment_nanosecond_datout\(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(1),
      I1 => \^driftadjustment_nanosecond_datout\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(0),
      I1 => \^driftadjustment_nanosecond_datout\(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(3),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(3),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(3),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(3),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(3),
      I1 => \^driftadjustment_nanosecond_datout\(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(2),
      I1 => \^driftadjustment_nanosecond_datout\(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(1),
      I1 => \^driftadjustment_nanosecond_datout\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(0),
      I1 => \^driftadjustment_nanosecond_datout\(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(4),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(4),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(4),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(4),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A08A8000008A8"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA202AAAAA"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_3_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(5),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(5),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D7D7D7D4D7D"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg02_in(5),
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(5),
      I4 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg01_in(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33E200E200000000"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\,
      I3 => \PI_DriftState_StaReg__0\(0),
      I4 => in18(6),
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(7),
      I1 => \^driftadjustment_nanosecond_datout\(7),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(6),
      I1 => \^driftadjustment_nanosecond_datout\(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(5),
      I1 => \^driftadjustment_nanosecond_datout\(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in18(4),
      I1 => \^driftadjustment_nanosecond_datout\(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(6),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(6),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_5_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(6),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(6),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_5_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(7),
      I1 => in18(7),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(6),
      I1 => in18(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(5),
      I1 => in18(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(4),
      I1 => in18(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A08A80AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => in18(7),
      I2 => \PI_DriftState_StaReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(3),
      I1 => in18(3),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_10_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(2),
      I1 => in18(2),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_11_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(1),
      I1 => in18(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_12_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(0),
      I1 => in18(0),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1455FFFF"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_3_n_0\,
      I1 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I2 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg02_in(7),
      I4 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(7),
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I3 => PI_DriftAdjustment_Nanosecond_DatReg01_in(7),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(7),
      I1 => in18(7),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_6_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(6),
      I1 => in18(6),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_7_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(5),
      I1 => in18(5),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^driftadjustment_nanosecond_datout\(4),
      I1 => in18(4),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(8),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(8),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(8),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(8),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(8),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8A8000008A80"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\,
      I2 => \PI_DriftState_StaReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I4 => \PI_DriftState_StaReg__0\(0),
      I5 => in18(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(9),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => PI_DriftAdjustment_Nanosecond_DatReg01_in(9),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I5 => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_3_n_0\,
      O => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_2_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftAdjustment_Nanosecond_DatReg01_in(9),
      I1 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(9),
      I3 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => PI_DriftAdjustment_Nanosecond_DatReg02_in(9),
      O => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_3_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(0)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(10)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(11 downto 8),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(11 downto 8),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(11 downto 8),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(11 downto 8),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[10]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(11)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(11 downto 8),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(11 downto 8),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_5_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_6_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_7_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[11]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(12)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(13)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(14)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(15 downto 12),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(15 downto 12),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_5_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_6_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_7_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[14]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(15)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(15 downto 12),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(15 downto 12),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[10]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(15 downto 12),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(15 downto 12),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[15]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(16)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(17)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(18)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(19 downto 16),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(19 downto 16),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(19 downto 16),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(19 downto 16),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[18]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(19)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[14]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(19 downto 16),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(19 downto 16),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_5_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_6_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_7_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[19]_i_8_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(1)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(20)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(21)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(22)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(23)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(23 downto 20),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(23 downto 20),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_15_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_16_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_17_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(23 downto 20),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(23 downto 20),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(23 downto 20),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(23 downto 20),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[23]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(24)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_25_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_26_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_27_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_28_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_29_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_30_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_31_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_32_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_33_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_34_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_35_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_36_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_37_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_38_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_39_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_40_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_7_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_8_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_9_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_10_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_11_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_12_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_13_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_14_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_15_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_16_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_17_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_18_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_19_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_20_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_21_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_22_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[24]_i_23_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(25)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(26)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(27)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_14_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(27 downto 24),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(27 downto 24),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_15_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_16_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_17_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(27 downto 24),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(27 downto 24),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(27 downto 24),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(27 downto 24),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[27]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(28)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(29)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(2)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(30)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(31)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => in18(30 downto 28),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(31 downto 28),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_28_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_29_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_30_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_31_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_36_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_37_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_38_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_39_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_40_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_41_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_42_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_43_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_14_n_0\,
      CO(3) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^driftadjustment_nanosecond_datout\(30 downto 28),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(31 downto 28),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_44_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_45_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_46_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_47_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_49_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_50_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_51_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_52_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_53_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_54_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_55_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_56_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_n_3\,
      CYINIT => '1',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_57_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_58_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_59_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_60_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_48_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_61_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_62_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_63_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_64_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^driftadjustment_nanosecond_datout\(30 downto 28),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(31 downto 28),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_15_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_16_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_17_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_18_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_19_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_20_n_0\,
      DI(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_21_n_0\,
      DI(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_22_n_0\,
      DI(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_23_n_0\,
      O(3 downto 0) => \NLW_PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_24_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_25_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_26_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_27_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(3)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => in18(3 downto 0),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[3]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(4)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(5)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(6)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(7 downto 4),
      O(3 downto 0) => \PI_DriftAdjustment_Nanosecond_DatReg0__0\(7 downto 4),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in18(7 downto 4),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg01_in(7 downto 4),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[6]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(7)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(7 downto 4),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(7 downto 4),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_6_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_7_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_8_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_9_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \PI_DriftAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^driftadjustment_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => PI_DriftAdjustment_Nanosecond_DatReg02_in(3 downto 0),
      S(3) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_10_n_0\,
      S(2) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_11_n_0\,
      S(1) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_12_n_0\,
      S(0) => \PI_DriftAdjustment_Nanosecond_DatReg[7]_i_13_n_0\
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(8)
    );
\PI_DriftAdjustment_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftAdjustment_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \^driftadjustment_nanosecond_datout\(9)
    );
PI_DriftAdjustment_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFECFC0000EC0C"
    )
        port map (
      I0 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I1 => PI_DriftAdjustment_Sign_DatReg_i_2_n_0,
      I2 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => PI_DriftAdjustment_Sign_DatReg_i_4_n_0,
      I5 => \^pi_driftadjustment_sign_datreg_reg_0\,
      O => PI_DriftAdjustment_Sign_DatReg_i_1_n_0
    );
PI_DriftAdjustment_Sign_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DC000000000000"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[24]_i_4_n_0\,
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I2 => \^pi_driftadjustment_sign_datreg_reg_0\,
      I3 => \PI_DriftAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I5 => \PI_DriftState_StaReg__0\(1),
      O => PI_DriftAdjustment_Sign_DatReg_i_2_n_0
    );
PI_DriftAdjustment_Sign_DatReg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftState_StaReg__0\(1),
      O => PI_DriftAdjustment_Sign_DatReg_i_3_n_0
    );
PI_DriftAdjustment_Sign_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftState_StaReg__0\(0),
      O => PI_DriftAdjustment_Sign_DatReg_i_4_n_0
    );
PI_DriftAdjustment_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_DriftAdjustment_Sign_DatReg_i_1_n_0,
      Q => \^pi_driftadjustment_sign_datreg_reg_0\
    );
PI_DriftAdjustment_ValReg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(0),
      I1 => \PI_DriftState_StaReg__0\(1),
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => PI_DriftAdjustment_ValReg_i_1_n_0
    );
PI_DriftAdjustment_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_DriftAdjustment_ValReg_i_1_n_0,
      Q => \^driftadjustment_valout\
    );
PI_DriftIntegralSign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AF2200000000"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \p_3_in__0\,
      I3 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I4 => \PI_DriftState_StaReg__0\(1),
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => PI_DriftIntegralSign_DatReg20_out
    );
PI_DriftIntegralSign_DatReg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(32),
      I1 => \PI_DriftIntegral_DatReg__0\(33),
      O => PI_DriftIntegralSign_DatReg_i_10_n_0
    );
PI_DriftIntegralSign_DatReg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \PI_DriftIntegral_DatReg__0\(30),
      I2 => \PI_DriftIntegral_DatReg__0\(31),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => PI_DriftIntegralSign_DatReg_i_12_n_0
    );
PI_DriftIntegralSign_DatReg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \PI_DriftIntegral_DatReg__0\(28),
      I2 => \PI_DriftIntegral_DatReg__0\(29),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => PI_DriftIntegralSign_DatReg_i_13_n_0
    );
PI_DriftIntegralSign_DatReg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \PI_DriftIntegral_DatReg__0\(26),
      I2 => \PI_DriftIntegral_DatReg__0\(27),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => PI_DriftIntegralSign_DatReg_i_14_n_0
    );
PI_DriftIntegralSign_DatReg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \PI_DriftIntegral_DatReg__0\(24),
      I2 => \PI_DriftIntegral_DatReg__0\(25),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => PI_DriftIntegralSign_DatReg_i_15_n_0
    );
PI_DriftIntegralSign_DatReg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(31),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \PI_DriftIntegral_DatReg__0\(30),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => PI_DriftIntegralSign_DatReg_i_16_n_0
    );
PI_DriftIntegralSign_DatReg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(29),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \PI_DriftIntegral_DatReg__0\(28),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => PI_DriftIntegralSign_DatReg_i_17_n_0
    );
PI_DriftIntegralSign_DatReg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(27),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_DriftIntegral_DatReg__0\(26),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => PI_DriftIntegralSign_DatReg_i_18_n_0
    );
PI_DriftIntegralSign_DatReg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(25),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \PI_DriftIntegral_DatReg__0\(24),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => PI_DriftIntegralSign_DatReg_i_19_n_0
    );
PI_DriftIntegralSign_DatReg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \PI_DriftIntegral_DatReg__0\(22),
      I2 => \PI_DriftIntegral_DatReg__0\(23),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => PI_DriftIntegralSign_DatReg_i_21_n_0
    );
PI_DriftIntegralSign_DatReg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \PI_DriftIntegral_DatReg__0\(20),
      I2 => \PI_DriftIntegral_DatReg__0\(21),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => PI_DriftIntegralSign_DatReg_i_22_n_0
    );
PI_DriftIntegralSign_DatReg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \PI_DriftIntegral_DatReg__0\(18),
      I2 => \PI_DriftIntegral_DatReg__0\(19),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => PI_DriftIntegralSign_DatReg_i_23_n_0
    );
PI_DriftIntegralSign_DatReg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \PI_DriftIntegral_DatReg__0\(16),
      I2 => \PI_DriftIntegral_DatReg__0\(17),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => PI_DriftIntegralSign_DatReg_i_24_n_0
    );
PI_DriftIntegralSign_DatReg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \PI_DriftIntegral_DatReg__0\(23),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => \PI_DriftIntegral_DatReg__0\(22),
      O => PI_DriftIntegralSign_DatReg_i_25_n_0
    );
PI_DriftIntegralSign_DatReg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \PI_DriftIntegral_DatReg__0\(21),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => \PI_DriftIntegral_DatReg__0\(20),
      O => PI_DriftIntegralSign_DatReg_i_26_n_0
    );
PI_DriftIntegralSign_DatReg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \PI_DriftIntegral_DatReg__0\(19),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => \PI_DriftIntegral_DatReg__0\(18),
      O => PI_DriftIntegralSign_DatReg_i_27_n_0
    );
PI_DriftIntegralSign_DatReg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \PI_DriftIntegral_DatReg__0\(17),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => \PI_DriftIntegral_DatReg__0\(16),
      O => PI_DriftIntegralSign_DatReg_i_28_n_0
    );
PI_DriftIntegralSign_DatReg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \PI_DriftIntegral_DatReg__0\(14),
      I2 => \PI_DriftIntegral_DatReg__0\(15),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => PI_DriftIntegralSign_DatReg_i_30_n_0
    );
PI_DriftIntegralSign_DatReg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \PI_DriftIntegral_DatReg__0\(12),
      I2 => \PI_DriftIntegral_DatReg__0\(13),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => PI_DriftIntegralSign_DatReg_i_31_n_0
    );
PI_DriftIntegralSign_DatReg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \PI_DriftIntegral_DatReg__0\(10),
      I2 => \PI_DriftIntegral_DatReg__0\(11),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => PI_DriftIntegralSign_DatReg_i_32_n_0
    );
PI_DriftIntegralSign_DatReg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \PI_DriftIntegral_DatReg__0\(8),
      I2 => \PI_DriftIntegral_DatReg__0\(9),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => PI_DriftIntegralSign_DatReg_i_33_n_0
    );
PI_DriftIntegralSign_DatReg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(15),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \PI_DriftIntegral_DatReg__0\(14),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => PI_DriftIntegralSign_DatReg_i_34_n_0
    );
PI_DriftIntegralSign_DatReg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(13),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \PI_DriftIntegral_DatReg__0\(12),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => PI_DriftIntegralSign_DatReg_i_35_n_0
    );
PI_DriftIntegralSign_DatReg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(11),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \PI_DriftIntegral_DatReg__0\(10),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => PI_DriftIntegralSign_DatReg_i_36_n_0
    );
PI_DriftIntegralSign_DatReg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(9),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \PI_DriftIntegral_DatReg__0\(8),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => PI_DriftIntegralSign_DatReg_i_37_n_0
    );
PI_DriftIntegralSign_DatReg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \PI_DriftIntegral_DatReg__0\(6),
      I2 => \PI_DriftIntegral_DatReg__0\(7),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => PI_DriftIntegralSign_DatReg_i_38_n_0
    );
PI_DriftIntegralSign_DatReg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \PI_DriftIntegral_DatReg__0\(4),
      I2 => \PI_DriftIntegral_DatReg__0\(5),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => PI_DriftIntegralSign_DatReg_i_39_n_0
    );
PI_DriftIntegralSign_DatReg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(42),
      I1 => \PI_DriftIntegral_DatReg__0\(43),
      O => PI_DriftIntegralSign_DatReg_i_4_n_0
    );
PI_DriftIntegralSign_DatReg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \PI_DriftIntegral_DatReg__0\(2),
      I2 => \PI_DriftIntegral_DatReg__0\(3),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => PI_DriftIntegralSign_DatReg_i_40_n_0
    );
PI_DriftIntegralSign_DatReg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \PI_DriftIntegral_DatReg__0\(0),
      I2 => \PI_DriftIntegral_DatReg__0\(1),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => PI_DriftIntegralSign_DatReg_i_41_n_0
    );
PI_DriftIntegralSign_DatReg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \PI_DriftIntegral_DatReg__0\(7),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => \PI_DriftIntegral_DatReg__0\(6),
      O => PI_DriftIntegralSign_DatReg_i_42_n_0
    );
PI_DriftIntegralSign_DatReg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \PI_DriftIntegral_DatReg__0\(5),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \PI_DriftIntegral_DatReg__0\(4),
      O => PI_DriftIntegralSign_DatReg_i_43_n_0
    );
PI_DriftIntegralSign_DatReg_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(3),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \PI_DriftIntegral_DatReg__0\(2),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => PI_DriftIntegralSign_DatReg_i_44_n_0
    );
PI_DriftIntegralSign_DatReg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(1),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \PI_DriftIntegral_DatReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => PI_DriftIntegralSign_DatReg_i_45_n_0
    );
PI_DriftIntegralSign_DatReg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(40),
      I1 => \PI_DriftIntegral_DatReg__0\(41),
      O => PI_DriftIntegralSign_DatReg_i_5_n_0
    );
PI_DriftIntegralSign_DatReg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(38),
      I1 => \PI_DriftIntegral_DatReg__0\(39),
      O => PI_DriftIntegralSign_DatReg_i_7_n_0
    );
PI_DriftIntegralSign_DatReg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(36),
      I1 => \PI_DriftIntegral_DatReg__0\(37),
      O => PI_DriftIntegralSign_DatReg_i_8_n_0
    );
PI_DriftIntegralSign_DatReg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(34),
      I1 => \PI_DriftIntegral_DatReg__0\(35),
      O => PI_DriftIntegralSign_DatReg_i_9_n_0
    );
PI_DriftIntegralSign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_DriftIntegralSign_DatReg20_out,
      Q => PI_DriftIntegralSign_DatReg_reg_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => PI_DriftIntegralSign_DatReg_reg_i_20_n_0,
      CO(3) => PI_DriftIntegralSign_DatReg_reg_i_11_n_0,
      CO(2) => PI_DriftIntegralSign_DatReg_reg_i_11_n_1,
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_11_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => PI_DriftIntegralSign_DatReg_i_21_n_0,
      DI(2) => PI_DriftIntegralSign_DatReg_i_22_n_0,
      DI(1) => PI_DriftIntegralSign_DatReg_i_23_n_0,
      DI(0) => PI_DriftIntegralSign_DatReg_i_24_n_0,
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => PI_DriftIntegralSign_DatReg_i_25_n_0,
      S(2) => PI_DriftIntegralSign_DatReg_i_26_n_0,
      S(1) => PI_DriftIntegralSign_DatReg_i_27_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_28_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => PI_DriftIntegralSign_DatReg_reg_i_3_n_0,
      CO(3 downto 2) => NLW_PI_DriftIntegralSign_DatReg_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => PI_DriftIntegralSign_DatReg_i_4_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_5_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => PI_DriftIntegralSign_DatReg_reg_i_29_n_0,
      CO(3) => PI_DriftIntegralSign_DatReg_reg_i_20_n_0,
      CO(2) => PI_DriftIntegralSign_DatReg_reg_i_20_n_1,
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_20_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => PI_DriftIntegralSign_DatReg_i_30_n_0,
      DI(2) => PI_DriftIntegralSign_DatReg_i_31_n_0,
      DI(1) => PI_DriftIntegralSign_DatReg_i_32_n_0,
      DI(0) => PI_DriftIntegralSign_DatReg_i_33_n_0,
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => PI_DriftIntegralSign_DatReg_i_34_n_0,
      S(2) => PI_DriftIntegralSign_DatReg_i_35_n_0,
      S(1) => PI_DriftIntegralSign_DatReg_i_36_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_37_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PI_DriftIntegralSign_DatReg_reg_i_29_n_0,
      CO(2) => PI_DriftIntegralSign_DatReg_reg_i_29_n_1,
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_29_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_29_n_3,
      CYINIT => '1',
      DI(3) => PI_DriftIntegralSign_DatReg_i_38_n_0,
      DI(2) => PI_DriftIntegralSign_DatReg_i_39_n_0,
      DI(1) => PI_DriftIntegralSign_DatReg_i_40_n_0,
      DI(0) => PI_DriftIntegralSign_DatReg_i_41_n_0,
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3) => PI_DriftIntegralSign_DatReg_i_42_n_0,
      S(2) => PI_DriftIntegralSign_DatReg_i_43_n_0,
      S(1) => PI_DriftIntegralSign_DatReg_i_44_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_45_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => PI_DriftIntegralSign_DatReg_reg_i_6_n_0,
      CO(3) => PI_DriftIntegralSign_DatReg_reg_i_3_n_0,
      CO(2) => PI_DriftIntegralSign_DatReg_reg_i_3_n_1,
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_3_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => PI_DriftIntegralSign_DatReg_i_7_n_0,
      S(2) => PI_DriftIntegralSign_DatReg_i_8_n_0,
      S(1) => PI_DriftIntegralSign_DatReg_i_9_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_10_n_0
    );
PI_DriftIntegralSign_DatReg_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => PI_DriftIntegralSign_DatReg_reg_i_11_n_0,
      CO(3) => PI_DriftIntegralSign_DatReg_reg_i_6_n_0,
      CO(2) => PI_DriftIntegralSign_DatReg_reg_i_6_n_1,
      CO(1) => PI_DriftIntegralSign_DatReg_reg_i_6_n_2,
      CO(0) => PI_DriftIntegralSign_DatReg_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => PI_DriftIntegralSign_DatReg_i_12_n_0,
      DI(2) => PI_DriftIntegralSign_DatReg_i_13_n_0,
      DI(1) => PI_DriftIntegralSign_DatReg_i_14_n_0,
      DI(0) => PI_DriftIntegralSign_DatReg_i_15_n_0,
      O(3 downto 0) => NLW_PI_DriftIntegralSign_DatReg_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3) => PI_DriftIntegralSign_DatReg_i_16_n_0,
      S(2) => PI_DriftIntegralSign_DatReg_i_17_n_0,
      S(1) => PI_DriftIntegralSign_DatReg_i_18_n_0,
      S(0) => PI_DriftIntegralSign_DatReg_i_19_n_0
    );
\PI_DriftIntegral_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404440404040"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PI_DriftIntegral_DatReg[0]_i_2_n_0\,
      I3 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_7\,
      O => \PI_DriftIntegral_DatReg[0]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \p_3_in__0\,
      I1 => PI_DriftIntegral_DatReg01_in(0),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => \PI_DriftIntegral_DatReg0__0\(0),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => DriftAdjustment_Sign_DatReg_reg_n_0,
      O => \PI_DriftIntegral_DatReg[0]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[10]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[10]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[10]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3500FFFF35FF"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg0__0\(10),
      I1 => PI_DriftIntegral_DatReg01_in(10),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_5\,
      O => \PI_DriftIntegral_DatReg[10]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(10),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(10),
      O => \PI_DriftIntegral_DatReg[10]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[11]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(11),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(11),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[11]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(11),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \PI_DriftIntegral_DatReg[11]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(10),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \PI_DriftIntegral_DatReg[11]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(9),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \PI_DriftIntegral_DatReg[11]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(8),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \PI_DriftIntegral_DatReg[11]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \PI_DriftIntegral_DatReg__0\(11),
      O => \PI_DriftIntegral_DatReg[11]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \PI_DriftIntegral_DatReg__0\(10),
      O => \PI_DriftIntegral_DatReg[11]_i_15_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \PI_DriftIntegral_DatReg__0\(9),
      O => \PI_DriftIntegral_DatReg[11]_i_16_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \PI_DriftIntegral_DatReg__0\(8),
      O => \PI_DriftIntegral_DatReg[11]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(11),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(11),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_4\,
      O => \PI_DriftIntegral_DatReg[11]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(11),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \PI_DriftIntegral_DatReg[11]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(10),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \PI_DriftIntegral_DatReg[11]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(9),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \PI_DriftIntegral_DatReg[11]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(8),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \PI_DriftIntegral_DatReg[11]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[12]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(12),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(12),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[12]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(12),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(12),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_7\,
      O => \PI_DriftIntegral_DatReg[12]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[13]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(13),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(13),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[13]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(13),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(13),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_6\,
      O => \PI_DriftIntegral_DatReg[13]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[14]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(14),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(14),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[14]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(14),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(14),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_5\,
      O => \PI_DriftIntegral_DatReg[14]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[15]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(15),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(15),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[15]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(15),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \PI_DriftIntegral_DatReg[15]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(14),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \PI_DriftIntegral_DatReg[15]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(13),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \PI_DriftIntegral_DatReg[15]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(12),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \PI_DriftIntegral_DatReg[15]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \PI_DriftIntegral_DatReg__0\(15),
      O => \PI_DriftIntegral_DatReg[15]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \PI_DriftIntegral_DatReg__0\(14),
      O => \PI_DriftIntegral_DatReg[15]_i_15_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \PI_DriftIntegral_DatReg__0\(13),
      O => \PI_DriftIntegral_DatReg[15]_i_16_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \PI_DriftIntegral_DatReg__0\(12),
      O => \PI_DriftIntegral_DatReg[15]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(15),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(15),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_4\,
      O => \PI_DriftIntegral_DatReg[15]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(15),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \PI_DriftIntegral_DatReg[15]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(14),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \PI_DriftIntegral_DatReg[15]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(13),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \PI_DriftIntegral_DatReg[15]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(12),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \PI_DriftIntegral_DatReg[15]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[16]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(16),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(16),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[16]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(16),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(16),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[16]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[17]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(17),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(17),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[17]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(17),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(17),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[17]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[18]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(18),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(18),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[18]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(18),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \PI_DriftIntegral_DatReg[18]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(17),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \PI_DriftIntegral_DatReg[18]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(16),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \PI_DriftIntegral_DatReg[18]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(18),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(18),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[18]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \PI_DriftIntegral_DatReg__0\(19),
      O => \PI_DriftIntegral_DatReg[18]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \PI_DriftIntegral_DatReg__0\(18),
      O => \PI_DriftIntegral_DatReg[18]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \PI_DriftIntegral_DatReg__0\(17),
      O => \PI_DriftIntegral_DatReg[18]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \PI_DriftIntegral_DatReg__0\(16),
      O => \PI_DriftIntegral_DatReg[18]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(19),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \PI_DriftIntegral_DatReg[18]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[19]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[19]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[19]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(19),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(19),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_4\,
      O => \PI_DriftIntegral_DatReg[19]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(19),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(19),
      O => \PI_DriftIntegral_DatReg[19]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(19),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \PI_DriftIntegral_DatReg[19]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(18),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \PI_DriftIntegral_DatReg[19]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(17),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \PI_DriftIntegral_DatReg[19]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(16),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \PI_DriftIntegral_DatReg[19]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[1]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(1),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(1),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[1]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(1),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(1),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_6\,
      O => \PI_DriftIntegral_DatReg[1]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[20]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(20),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(20),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[20]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(20),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(20),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[20]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[21]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(21),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(21),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[21]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(21),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(21),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[21]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[22]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(22),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(22),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[22]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(22),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \PI_DriftIntegral_DatReg[22]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(21),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \PI_DriftIntegral_DatReg[22]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(20),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \PI_DriftIntegral_DatReg[22]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(22),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(22),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[22]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \PI_DriftIntegral_DatReg__0\(23),
      O => \PI_DriftIntegral_DatReg[22]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \PI_DriftIntegral_DatReg__0\(22),
      O => \PI_DriftIntegral_DatReg[22]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \PI_DriftIntegral_DatReg__0\(21),
      O => \PI_DriftIntegral_DatReg[22]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \PI_DriftIntegral_DatReg__0\(20),
      O => \PI_DriftIntegral_DatReg[22]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[22]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(23),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \PI_DriftIntegral_DatReg[22]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[23]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[23]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[23]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(23),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(23),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_4\,
      O => \PI_DriftIntegral_DatReg[23]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(23),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(23),
      O => \PI_DriftIntegral_DatReg[23]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(23),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \PI_DriftIntegral_DatReg[23]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(22),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \PI_DriftIntegral_DatReg[23]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(21),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \PI_DriftIntegral_DatReg[23]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(20),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \PI_DriftIntegral_DatReg[23]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[24]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(24),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(24),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[24]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(24),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(24),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_7\,
      O => \PI_DriftIntegral_DatReg[24]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[25]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(25),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(25),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[25]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(25),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(25),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_6\,
      O => \PI_DriftIntegral_DatReg[25]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[26]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[26]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[26]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3500FFFF35FF"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg0__0\(26),
      I1 => PI_DriftIntegral_DatReg01_in(26),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_5\,
      O => \PI_DriftIntegral_DatReg[26]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(26),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(26),
      O => \PI_DriftIntegral_DatReg[26]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[27]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(27),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(27),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[27]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(27),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \PI_DriftIntegral_DatReg[27]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(26),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \PI_DriftIntegral_DatReg[27]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(25),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \PI_DriftIntegral_DatReg[27]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(24),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \PI_DriftIntegral_DatReg[27]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \PI_DriftIntegral_DatReg__0\(27),
      O => \PI_DriftIntegral_DatReg[27]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \PI_DriftIntegral_DatReg__0\(26),
      O => \PI_DriftIntegral_DatReg[27]_i_15_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \PI_DriftIntegral_DatReg__0\(25),
      O => \PI_DriftIntegral_DatReg[27]_i_16_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \PI_DriftIntegral_DatReg__0\(24),
      O => \PI_DriftIntegral_DatReg[27]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(27),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(27),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_4\,
      O => \PI_DriftIntegral_DatReg[27]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(27),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \PI_DriftIntegral_DatReg[27]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(26),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \PI_DriftIntegral_DatReg[27]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(25),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \PI_DriftIntegral_DatReg[27]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(24),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \PI_DriftIntegral_DatReg[27]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[28]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[28]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[28]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3500FFFF35FF"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg0__0\(28),
      I1 => PI_DriftIntegral_DatReg01_in(28),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[28]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(28),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(28),
      O => \PI_DriftIntegral_DatReg[28]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[29]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[29]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[29]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(29),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(29),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[29]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(29),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(29),
      O => \PI_DriftIntegral_DatReg[29]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440404440404040"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PI_DriftIntegral_DatReg[2]_i_2_n_0\,
      I3 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_5\,
      O => \PI_DriftIntegral_DatReg[2]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \p_3_in__0\,
      I1 => PI_DriftIntegral_DatReg01_in(2),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => \PI_DriftIntegral_DatReg0__0\(2),
      I4 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I5 => DriftAdjustment_Sign_DatReg_reg_n_0,
      O => \PI_DriftIntegral_DatReg[2]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \PI_DriftIntegral_DatReg__0\(3),
      O => \PI_DriftIntegral_DatReg[2]_i_4_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \PI_DriftIntegral_DatReg__0\(2),
      O => \PI_DriftIntegral_DatReg[2]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \PI_DriftIntegral_DatReg__0\(1),
      O => \PI_DriftIntegral_DatReg[2]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \PI_DriftIntegral_DatReg__0\(0),
      O => \PI_DriftIntegral_DatReg[2]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[30]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[30]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[30]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3500FFFF35FF"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg0__0\(30),
      I1 => PI_DriftIntegral_DatReg01_in(30),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[30]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(30),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(30),
      O => \PI_DriftIntegral_DatReg[30]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[31]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[31]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[31]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(31),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(31),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_4\,
      O => \PI_DriftIntegral_DatReg[31]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(31),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(31),
      O => \PI_DriftIntegral_DatReg[31]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \PI_DriftIntegral_DatReg__0\(31),
      O => \PI_DriftIntegral_DatReg[31]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \PI_DriftIntegral_DatReg__0\(30),
      O => \PI_DriftIntegral_DatReg[31]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \PI_DriftIntegral_DatReg__0\(29),
      O => \PI_DriftIntegral_DatReg[31]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \PI_DriftIntegral_DatReg__0\(28),
      O => \PI_DriftIntegral_DatReg[31]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[32]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(32),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(32),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[32]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(32),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(32),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[32]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[33]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[33]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[33]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(33),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(33),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[33]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(33),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(33),
      O => \PI_DriftIntegral_DatReg[33]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[34]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(34),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(34),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[34]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(35),
      O => \PI_DriftIntegral_DatReg[34]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(34),
      O => \PI_DriftIntegral_DatReg[34]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(33),
      O => \PI_DriftIntegral_DatReg[34]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(32),
      O => \PI_DriftIntegral_DatReg[34]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(31),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \PI_DriftIntegral_DatReg[34]_i_15_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(30),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \PI_DriftIntegral_DatReg[34]_i_16_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(29),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \PI_DriftIntegral_DatReg[34]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(28),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \PI_DriftIntegral_DatReg[34]_i_18_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(31),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \PI_DriftIntegral_DatReg[34]_i_19_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(34),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(34),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[34]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(30),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \PI_DriftIntegral_DatReg[34]_i_20_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(29),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \PI_DriftIntegral_DatReg[34]_i_21_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(28),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \PI_DriftIntegral_DatReg[34]_i_22_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(35),
      O => \PI_DriftIntegral_DatReg[34]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(34),
      O => \PI_DriftIntegral_DatReg[34]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(33),
      O => \PI_DriftIntegral_DatReg[34]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[34]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(32),
      O => \PI_DriftIntegral_DatReg[34]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[35]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[35]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[35]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(35),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(35),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_4\,
      O => \PI_DriftIntegral_DatReg[35]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(35),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(35),
      O => \PI_DriftIntegral_DatReg[35]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[36]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(36),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(36),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[36]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(36),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(36),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[36]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[37]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[37]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[37]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(37),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(37),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[37]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(37),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(37),
      O => \PI_DriftIntegral_DatReg[37]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[38]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(38),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(38),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[38]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(38),
      O => \PI_DriftIntegral_DatReg[38]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(37),
      O => \PI_DriftIntegral_DatReg[38]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(36),
      O => \PI_DriftIntegral_DatReg[38]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(38),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(38),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[38]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(39),
      O => \PI_DriftIntegral_DatReg[38]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(38),
      O => \PI_DriftIntegral_DatReg[38]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(37),
      O => \PI_DriftIntegral_DatReg[38]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(36),
      O => \PI_DriftIntegral_DatReg[38]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[38]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(39),
      O => \PI_DriftIntegral_DatReg[38]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[39]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[39]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[39]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF4700FFFF47FF"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(39),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(39),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_4\,
      O => \PI_DriftIntegral_DatReg[39]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(39),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(39),
      O => \PI_DriftIntegral_DatReg[39]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[3]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(3),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(3),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[3]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(2),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \PI_DriftIntegral_DatReg[3]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(1),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \PI_DriftIntegral_DatReg[3]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(0),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \PI_DriftIntegral_DatReg[3]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(3),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(3),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_4\,
      O => \PI_DriftIntegral_DatReg[3]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(3),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \PI_DriftIntegral_DatReg[3]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(2),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \PI_DriftIntegral_DatReg[3]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(1),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \PI_DriftIntegral_DatReg[3]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(0),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \PI_DriftIntegral_DatReg[3]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(3),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \PI_DriftIntegral_DatReg[3]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[40]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(40),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(40),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[40]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(40),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(40),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_7\,
      O => \PI_DriftIntegral_DatReg[40]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[41]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(41),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(41),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[41]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(41),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(41),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_6\,
      O => \PI_DriftIntegral_DatReg[41]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[42]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[42]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[42]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF3500FFFF35FF"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg0__0\(42),
      I1 => PI_DriftIntegral_DatReg01_in(42),
      I2 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_5\,
      O => \PI_DriftIntegral_DatReg[42]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(42),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(42),
      O => \PI_DriftIntegral_DatReg[42]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB3333F3"
    )
        port map (
      I0 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PI_DriftAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I3 => \PI_DriftState_StaReg__0\(0),
      I4 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[43]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(42),
      O => \PI_DriftIntegral_DatReg[43]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(41),
      O => \PI_DriftIntegral_DatReg[43]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(40),
      O => \PI_DriftIntegral_DatReg[43]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(43),
      I1 => \PI_DriftIntegral_DatReg__0\(42),
      O => \PI_DriftIntegral_DatReg[43]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(41),
      I1 => \PI_DriftIntegral_DatReg__0\(40),
      O => \PI_DriftIntegral_DatReg[43]_i_15_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(42),
      I1 => \PI_DriftIntegral_DatReg__0\(43),
      O => \PI_DriftIntegral_DatReg[43]_i_16_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(40),
      I1 => \PI_DriftIntegral_DatReg__0\(41),
      O => \PI_DriftIntegral_DatReg[43]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(43),
      O => \PI_DriftIntegral_DatReg[43]_i_18_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(42),
      O => \PI_DriftIntegral_DatReg[43]_i_19_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[43]_i_3_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(43),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(43),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[43]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(41),
      O => \PI_DriftIntegral_DatReg[43]_i_20_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(40),
      O => \PI_DriftIntegral_DatReg[43]_i_21_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(39),
      I1 => \PI_DriftIntegral_DatReg__0\(38),
      O => \PI_DriftIntegral_DatReg[43]_i_23_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(37),
      I1 => \PI_DriftIntegral_DatReg__0\(36),
      O => \PI_DriftIntegral_DatReg[43]_i_24_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(35),
      I1 => \PI_DriftIntegral_DatReg__0\(34),
      O => \PI_DriftIntegral_DatReg[43]_i_25_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(33),
      I1 => \PI_DriftIntegral_DatReg__0\(32),
      O => \PI_DriftIntegral_DatReg[43]_i_26_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(38),
      I1 => \PI_DriftIntegral_DatReg__0\(39),
      O => \PI_DriftIntegral_DatReg[43]_i_27_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(36),
      I1 => \PI_DriftIntegral_DatReg__0\(37),
      O => \PI_DriftIntegral_DatReg[43]_i_28_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(34),
      I1 => \PI_DriftIntegral_DatReg__0\(35),
      O => \PI_DriftIntegral_DatReg[43]_i_29_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(43),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(43),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_4\,
      O => \PI_DriftIntegral_DatReg[43]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(32),
      I1 => \PI_DriftIntegral_DatReg__0\(33),
      O => \PI_DriftIntegral_DatReg[43]_i_30_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(30),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => \PI_DriftIntegral_DatReg__0\(31),
      O => \PI_DriftIntegral_DatReg[43]_i_32_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(28),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => \PI_DriftIntegral_DatReg__0\(29),
      O => \PI_DriftIntegral_DatReg[43]_i_33_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(26),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => \PI_DriftIntegral_DatReg__0\(27),
      O => \PI_DriftIntegral_DatReg[43]_i_34_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(24),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => \PI_DriftIntegral_DatReg__0\(25),
      O => \PI_DriftIntegral_DatReg[43]_i_35_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(31),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \PI_DriftIntegral_DatReg__0\(30),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \PI_DriftIntegral_DatReg[43]_i_36_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(29),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \PI_DriftIntegral_DatReg__0\(28),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \PI_DriftIntegral_DatReg[43]_i_37_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(27),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_DriftIntegral_DatReg__0\(26),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \PI_DriftIntegral_DatReg[43]_i_38_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(25),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \PI_DriftIntegral_DatReg__0\(24),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \PI_DriftIntegral_DatReg[43]_i_39_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I1 => PI_DriftIntegralSign_DatReg_reg_n_0,
      O => \PI_DriftIntegral_DatReg[43]_i_4_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(22),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => \PI_DriftIntegral_DatReg__0\(23),
      O => \PI_DriftIntegral_DatReg[43]_i_41_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(20),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => \PI_DriftIntegral_DatReg__0\(21),
      O => \PI_DriftIntegral_DatReg[43]_i_42_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(18),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => \PI_DriftIntegral_DatReg__0\(19),
      O => \PI_DriftIntegral_DatReg[43]_i_43_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(16),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => \PI_DriftIntegral_DatReg__0\(17),
      O => \PI_DriftIntegral_DatReg[43]_i_44_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \PI_DriftIntegral_DatReg__0\(23),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I3 => \PI_DriftIntegral_DatReg__0\(22),
      O => \PI_DriftIntegral_DatReg[43]_i_45_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \PI_DriftIntegral_DatReg__0\(21),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I3 => \PI_DriftIntegral_DatReg__0\(20),
      O => \PI_DriftIntegral_DatReg[43]_i_46_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \PI_DriftIntegral_DatReg__0\(19),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I3 => \PI_DriftIntegral_DatReg__0\(18),
      O => \PI_DriftIntegral_DatReg[43]_i_47_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \PI_DriftIntegral_DatReg__0\(17),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I3 => \PI_DriftIntegral_DatReg__0\(16),
      O => \PI_DriftIntegral_DatReg[43]_i_48_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(14),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => \PI_DriftIntegral_DatReg__0\(15),
      O => \PI_DriftIntegral_DatReg[43]_i_50_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(12),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => \PI_DriftIntegral_DatReg__0\(13),
      O => \PI_DriftIntegral_DatReg[43]_i_51_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(10),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => \PI_DriftIntegral_DatReg__0\(11),
      O => \PI_DriftIntegral_DatReg[43]_i_52_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(8),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => \PI_DriftIntegral_DatReg__0\(9),
      O => \PI_DriftIntegral_DatReg[43]_i_53_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(15),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \PI_DriftIntegral_DatReg__0\(14),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \PI_DriftIntegral_DatReg[43]_i_54_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(13),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \PI_DriftIntegral_DatReg__0\(12),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \PI_DriftIntegral_DatReg[43]_i_55_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(11),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \PI_DriftIntegral_DatReg__0\(10),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \PI_DriftIntegral_DatReg[43]_i_56_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(9),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \PI_DriftIntegral_DatReg__0\(8),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \PI_DriftIntegral_DatReg[43]_i_57_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(6),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => \PI_DriftIntegral_DatReg__0\(7),
      O => \PI_DriftIntegral_DatReg[43]_i_58_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(4),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => \PI_DriftIntegral_DatReg__0\(5),
      O => \PI_DriftIntegral_DatReg[43]_i_59_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(2),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => \PI_DriftIntegral_DatReg__0\(3),
      O => \PI_DriftIntegral_DatReg[43]_i_60_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(0),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \PI_DriftIntegral_DatReg__0\(1),
      O => \PI_DriftIntegral_DatReg[43]_i_61_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \PI_DriftIntegral_DatReg__0\(7),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I3 => \PI_DriftIntegral_DatReg__0\(6),
      O => \PI_DriftIntegral_DatReg[43]_i_62_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \PI_DriftIntegral_DatReg__0\(5),
      I2 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \PI_DriftIntegral_DatReg__0\(4),
      O => \PI_DriftIntegral_DatReg[43]_i_63_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(3),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \PI_DriftIntegral_DatReg__0\(2),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \PI_DriftIntegral_DatReg[43]_i_64_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(1),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \PI_DriftIntegral_DatReg__0\(0),
      I3 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \PI_DriftIntegral_DatReg[43]_i_65_n_0\
    );
\PI_DriftIntegral_DatReg[43]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(43),
      O => \PI_DriftIntegral_DatReg[43]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[4]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(4),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(4),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[4]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(4),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(4),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_7\,
      O => \PI_DriftIntegral_DatReg[4]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[5]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(5),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(5),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[5]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(5),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(5),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_6\,
      O => \PI_DriftIntegral_DatReg[5]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[6]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(6),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(6),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[6]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(6),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \PI_DriftIntegral_DatReg[6]_i_10_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(5),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \PI_DriftIntegral_DatReg[6]_i_11_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(4),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \PI_DriftIntegral_DatReg[6]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(6),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(6),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_5\,
      O => \PI_DriftIntegral_DatReg[6]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \PI_DriftIntegral_DatReg__0\(7),
      O => \PI_DriftIntegral_DatReg[6]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \PI_DriftIntegral_DatReg__0\(6),
      O => \PI_DriftIntegral_DatReg[6]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \PI_DriftIntegral_DatReg__0\(5),
      O => \PI_DriftIntegral_DatReg[6]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \PI_DriftIntegral_DatReg__0\(4),
      O => \PI_DriftIntegral_DatReg[6]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(7),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \PI_DriftIntegral_DatReg[6]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PI_DriftIntegral_DatReg[7]_i_2_n_0\,
      I2 => \PI_DriftIntegral_DatReg[7]_i_3_n_0\,
      I3 => \PI_DriftState_StaReg__0\(1),
      O => \PI_DriftIntegral_DatReg[7]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D4D4D7D7D7D4D7D"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_4\,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I3 => \PI_DriftIntegral_DatReg0__0\(7),
      I4 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I5 => PI_DriftIntegral_DatReg01_in(7),
      O => \PI_DriftIntegral_DatReg[7]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I1 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I2 => PI_DriftIntegral_DatReg01_in(7),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(7),
      O => \PI_DriftIntegral_DatReg[7]_i_3_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(7),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \PI_DriftIntegral_DatReg[7]_i_5_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(6),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \PI_DriftIntegral_DatReg[7]_i_6_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(5),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \PI_DriftIntegral_DatReg[7]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg__0\(4),
      I1 => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \PI_DriftIntegral_DatReg[7]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[8]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(8),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(8),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[8]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(8),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(8),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_7\,
      O => \PI_DriftIntegral_DatReg[8]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => \PI_DriftIntegral_DatReg[9]_i_2_n_0\,
      I1 => \PI_DriftIntegral_DatReg[43]_i_4_n_0\,
      I2 => PI_DriftIntegral_DatReg01_in(9),
      I3 => \p_3_in__0\,
      I4 => \PI_DriftIntegral_DatReg0__0\(9),
      I5 => PI_DriftAdjustment_Sign_DatReg_i_3_n_0,
      O => \PI_DriftIntegral_DatReg[9]_i_1_n_0\
    );
\PI_DriftIntegral_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_DriftIntegral_DatReg01_in(9),
      I1 => PI_DriftIntegralSign_DatReg_reg_i_2_n_2,
      I2 => \PI_DriftIntegral_DatReg0__0\(9),
      I3 => PI_DriftIntegralSign_DatReg_reg_n_0,
      I4 => DriftAdjustment_Sign_DatReg_reg_n_0,
      I5 => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_6\,
      O => \PI_DriftIntegral_DatReg[9]_i_2_n_0\
    );
\PI_DriftIntegral_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[0]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(0)
    );
\PI_DriftIntegral_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[10]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(10)
    );
\PI_DriftIntegral_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[11]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(11)
    );
\PI_DriftIntegral_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[6]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(11 downto 8),
      S(3) => \PI_DriftIntegral_DatReg[11]_i_6_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[11]_i_7_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[11]_i_8_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[11]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[6]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[11]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[11]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[11]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(11 downto 8),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(11 downto 8),
      S(3) => \PI_DriftIntegral_DatReg[11]_i_10_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[11]_i_11_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[11]_i_12_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[11]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(11 downto 8),
      O(3) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[11]_i_14_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[11]_i_15_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[11]_i_16_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[11]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[12]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(12)
    );
\PI_DriftIntegral_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[13]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(13)
    );
\PI_DriftIntegral_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[14]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(14)
    );
\PI_DriftIntegral_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[15]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(15)
    );
\PI_DriftIntegral_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(15 downto 12),
      S(3) => \PI_DriftIntegral_DatReg[15]_i_6_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[15]_i_7_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[15]_i_8_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[15]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[11]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(15 downto 12),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(15 downto 12),
      S(3) => \PI_DriftIntegral_DatReg[15]_i_10_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[15]_i_11_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[15]_i_12_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[15]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(15 downto 12),
      O(3) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[15]_i_14_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[15]_i_15_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[15]_i_16_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[15]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[16]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(16)
    );
\PI_DriftIntegral_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[17]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(17)
    );
\PI_DriftIntegral_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[18]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(18)
    );
\PI_DriftIntegral_DatReg_reg[18]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[18]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[18]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[18]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[18]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(19 downto 16),
      S(3) => \PI_DriftIntegral_DatReg[18]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[18]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[18]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[18]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[18]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[18]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[18]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[18]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(19 downto 16),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(19 downto 16),
      S(3) => \PI_DriftIntegral_DatReg[18]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[18]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[18]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[18]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[19]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(19)
    );
\PI_DriftIntegral_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(19 downto 16),
      O(3) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[19]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[19]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[19]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[19]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[1]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(1)
    );
\PI_DriftIntegral_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[20]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(20)
    );
\PI_DriftIntegral_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[21]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(21)
    );
\PI_DriftIntegral_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[22]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(22)
    );
\PI_DriftIntegral_DatReg_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[18]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[22]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[22]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[22]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(23 downto 20),
      S(3) => \PI_DriftIntegral_DatReg[22]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[22]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[22]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[22]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[22]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[18]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[22]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[22]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[22]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[22]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(23 downto 20),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(23 downto 20),
      S(3) => \PI_DriftIntegral_DatReg[22]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[22]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[22]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[22]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[23]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(23)
    );
\PI_DriftIntegral_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(23 downto 20),
      O(3) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[23]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[23]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[23]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[23]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[24]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(24)
    );
\PI_DriftIntegral_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[25]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(25)
    );
\PI_DriftIntegral_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[26]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(26)
    );
\PI_DriftIntegral_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[27]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(27)
    );
\PI_DriftIntegral_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[22]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(27 downto 24),
      S(3) => \PI_DriftIntegral_DatReg[27]_i_6_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[27]_i_7_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[27]_i_8_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[27]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[22]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(27 downto 24),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(27 downto 24),
      S(3) => \PI_DriftIntegral_DatReg[27]_i_10_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[27]_i_11_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[27]_i_12_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[27]_i_13_n_0\
    );
\PI_DriftIntegral_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(27 downto 24),
      O(3) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[27]_i_14_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[27]_i_15_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[27]_i_16_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[27]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[28]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(28)
    );
\PI_DriftIntegral_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[29]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(29)
    );
\PI_DriftIntegral_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[2]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(2)
    );
\PI_DriftIntegral_DatReg_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(3 downto 0),
      O(3) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[2]_i_4_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[2]_i_5_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[2]_i_6_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[2]_i_7_n_0\
    );
\PI_DriftIntegral_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[30]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(30)
    );
\PI_DriftIntegral_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[31]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(31)
    );
\PI_DriftIntegral_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(31 downto 28),
      O(3) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[31]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[31]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[31]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[31]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[32]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(32)
    );
\PI_DriftIntegral_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[33]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(33)
    );
\PI_DriftIntegral_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[34]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(34)
    );
\PI_DriftIntegral_DatReg_reg[34]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[34]_i_10_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[34]_i_10_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[34]_i_10_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[34]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(31 downto 28),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(31 downto 28),
      S(3) => \PI_DriftIntegral_DatReg[34]_i_19_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[34]_i_20_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[34]_i_21_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[34]_i_22_n_0\
    );
\PI_DriftIntegral_DatReg_reg[34]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[34]_i_5_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[34]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[34]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[34]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[34]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(35 downto 32),
      S(3) => \PI_DriftIntegral_DatReg[34]_i_6_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[34]_i_7_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[34]_i_8_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[34]_i_9_n_0\
    );
\PI_DriftIntegral_DatReg_reg[34]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[34]_i_10_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[34]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[34]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[34]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[34]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(35 downto 32),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(35 downto 32),
      S(3) => \PI_DriftIntegral_DatReg[34]_i_11_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[34]_i_12_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[34]_i_13_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[34]_i_14_n_0\
    );
\PI_DriftIntegral_DatReg_reg[34]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[34]_i_5_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[34]_i_5_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[34]_i_5_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[34]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(31 downto 28),
      S(3) => \PI_DriftIntegral_DatReg[34]_i_15_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[34]_i_16_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[34]_i_17_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[34]_i_18_n_0\
    );
\PI_DriftIntegral_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[35]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(35)
    );
\PI_DriftIntegral_DatReg_reg[35]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[31]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_7\,
      S(3 downto 0) => \PI_DriftIntegral_DatReg__0\(35 downto 32)
    );
\PI_DriftIntegral_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[36]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(36)
    );
\PI_DriftIntegral_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[37]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(37)
    );
\PI_DriftIntegral_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[38]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(38)
    );
\PI_DriftIntegral_DatReg_reg[38]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[34]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[38]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[38]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[38]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[38]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(39 downto 36),
      S(3) => \PI_DriftIntegral_DatReg[38]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[38]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[38]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[38]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[38]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[34]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[38]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[38]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[38]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[38]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(39 downto 36),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(39 downto 36),
      S(3) => \PI_DriftIntegral_DatReg[38]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[38]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[38]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[38]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[39]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(39)
    );
\PI_DriftIntegral_DatReg_reg[39]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[35]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_7\,
      S(3 downto 0) => \PI_DriftIntegral_DatReg__0\(39 downto 36)
    );
\PI_DriftIntegral_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[3]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(3)
    );
\PI_DriftIntegral_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftIntegral_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[3]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[3]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[3]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[3]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftIntegral_DatReg_reg[3]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[3]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[3]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(3 downto 0),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[3]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[3]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[3]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[3]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[40]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(40)
    );
\PI_DriftIntegral_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[41]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(41)
    );
\PI_DriftIntegral_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[42]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(42)
    );
\PI_DriftIntegral_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[43]_i_2_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(43)
    );
\PI_DriftIntegral_DatReg_reg[43]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[43]_i_22_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[43]_i_13_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_13_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_13_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftIntegral_DatReg[43]_i_23_n_0\,
      DI(2) => \PI_DriftIntegral_DatReg[43]_i_24_n_0\,
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_25_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_26_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_27_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_28_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_29_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_30_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[43]_i_31_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[43]_i_22_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_22_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_22_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftIntegral_DatReg[43]_i_32_n_0\,
      DI(2) => \PI_DriftIntegral_DatReg[43]_i_33_n_0\,
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_34_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_35_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_36_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_37_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_38_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_39_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[43]_i_40_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[43]_i_31_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_31_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_31_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftIntegral_DatReg[43]_i_41_n_0\,
      DI(2) => \PI_DriftIntegral_DatReg[43]_i_42_n_0\,
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_43_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_44_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_45_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_46_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_47_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_48_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[43]_i_49_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[43]_i_40_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_40_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_40_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftIntegral_DatReg[43]_i_50_n_0\,
      DI(2) => \PI_DriftIntegral_DatReg[43]_i_51_n_0\,
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_52_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_53_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_54_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_55_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_56_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_57_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftIntegral_DatReg_reg[43]_i_49_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_49_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_49_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_49_n_3\,
      CYINIT => '1',
      DI(3) => \PI_DriftIntegral_DatReg[43]_i_58_n_0\,
      DI(2) => \PI_DriftIntegral_DatReg[43]_i_59_n_0\,
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_60_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_61_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_62_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_63_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_64_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_65_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[38]_i_3_n_0\,
      CO(3) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_5_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_5_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(43 downto 40),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[43]_i_13_n_0\,
      CO(3 downto 2) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_3_in__0\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PI_DriftIntegral_DatReg[43]_i_14_n_0\,
      DI(0) => \PI_DriftIntegral_DatReg[43]_i_15_n_0\,
      O(3 downto 0) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \PI_DriftIntegral_DatReg[43]_i_16_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_17_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[38]_i_4_n_0\,
      CO(3) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_7_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_7_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \PI_DriftIntegral_DatReg__0\(42 downto 40),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(43 downto 40),
      S(3) => \PI_DriftIntegral_DatReg[43]_i_18_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[43]_i_19_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[43]_i_20_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[43]_i_21_n_0\
    );
\PI_DriftIntegral_DatReg_reg[43]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[39]_i_4_n_0\,
      CO(3) => \NLW_PI_DriftIntegral_DatReg_reg[43]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[43]_i_8_n_7\,
      S(3 downto 0) => \PI_DriftIntegral_DatReg__0\(43 downto 40)
    );
\PI_DriftIntegral_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[4]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(4)
    );
\PI_DriftIntegral_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[5]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(5)
    );
\PI_DriftIntegral_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[6]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(6)
    );
\PI_DriftIntegral_DatReg_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[6]_i_3_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[6]_i_3_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[6]_i_3_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => PI_DriftIntegral_DatReg01_in(7 downto 4),
      S(3) => \PI_DriftIntegral_DatReg[6]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[6]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[6]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[6]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[6]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[3]_i_4_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[6]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[6]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[6]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[6]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(7 downto 4),
      O(3 downto 0) => \PI_DriftIntegral_DatReg0__0\(7 downto 4),
      S(3) => \PI_DriftIntegral_DatReg[6]_i_9_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[6]_i_10_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[6]_i_11_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[6]_i_12_n_0\
    );
\PI_DriftIntegral_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[7]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(7)
    );
\PI_DriftIntegral_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftIntegral_DatReg_reg[2]_i_3_n_0\,
      CO(3) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_0\,
      CO(2) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_DriftIntegral_DatReg__0\(7 downto 4),
      O(3) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_4\,
      O(2) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_5\,
      O(1) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_6\,
      O(0) => \PI_DriftIntegral_DatReg_reg[7]_i_4_n_7\,
      S(3) => \PI_DriftIntegral_DatReg[7]_i_5_n_0\,
      S(2) => \PI_DriftIntegral_DatReg[7]_i_6_n_0\,
      S(1) => \PI_DriftIntegral_DatReg[7]_i_7_n_0\,
      S(0) => \PI_DriftIntegral_DatReg[7]_i_8_n_0\
    );
\PI_DriftIntegral_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[8]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(8)
    );
\PI_DriftIntegral_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftIntegral_DatReg[9]_i_1_n_0\,
      Q => \PI_DriftIntegral_DatReg__0\(9)
    );
PI_DriftMul_DatReg0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_DriftIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_PI_DriftMul_DatReg0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_PI_DriftMul_DatReg0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_PI_DriftMul_DatReg0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_PI_DriftMul_DatReg0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_PI_DriftMul_DatReg0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_PI_DriftMul_DatReg0_OVERFLOW_UNCONNECTED,
      P(47) => PI_DriftMul_DatReg0_n_58,
      P(46) => PI_DriftMul_DatReg0_n_59,
      P(45) => PI_DriftMul_DatReg0_n_60,
      P(44) => PI_DriftMul_DatReg0_n_61,
      P(43) => PI_DriftMul_DatReg0_n_62,
      P(42) => PI_DriftMul_DatReg0_n_63,
      P(41) => PI_DriftMul_DatReg0_n_64,
      P(40) => PI_DriftMul_DatReg0_n_65,
      P(39) => PI_DriftMul_DatReg0_n_66,
      P(38) => PI_DriftMul_DatReg0_n_67,
      P(37) => PI_DriftMul_DatReg0_n_68,
      P(36) => PI_DriftMul_DatReg0_n_69,
      P(35) => PI_DriftMul_DatReg0_n_70,
      P(34) => PI_DriftMul_DatReg0_n_71,
      P(33) => PI_DriftMul_DatReg0_n_72,
      P(32) => PI_DriftMul_DatReg0_n_73,
      P(31) => PI_DriftMul_DatReg0_n_74,
      P(30) => PI_DriftMul_DatReg0_n_75,
      P(29) => PI_DriftMul_DatReg0_n_76,
      P(28) => PI_DriftMul_DatReg0_n_77,
      P(27) => PI_DriftMul_DatReg0_n_78,
      P(26) => PI_DriftMul_DatReg0_n_79,
      P(25) => PI_DriftMul_DatReg0_n_80,
      P(24) => PI_DriftMul_DatReg0_n_81,
      P(23) => PI_DriftMul_DatReg0_n_82,
      P(22) => PI_DriftMul_DatReg0_n_83,
      P(21) => PI_DriftMul_DatReg0_n_84,
      P(20) => PI_DriftMul_DatReg0_n_85,
      P(19) => PI_DriftMul_DatReg0_n_86,
      P(18) => PI_DriftMul_DatReg0_n_87,
      P(17) => PI_DriftMul_DatReg0_n_88,
      P(16) => PI_DriftMul_DatReg0_n_89,
      P(15) => PI_DriftMul_DatReg0_n_90,
      P(14) => PI_DriftMul_DatReg0_n_91,
      P(13) => PI_DriftMul_DatReg0_n_92,
      P(12) => PI_DriftMul_DatReg0_n_93,
      P(11) => PI_DriftMul_DatReg0_n_94,
      P(10) => PI_DriftMul_DatReg0_n_95,
      P(9) => PI_DriftMul_DatReg0_n_96,
      P(8) => PI_DriftMul_DatReg0_n_97,
      P(7) => PI_DriftMul_DatReg0_n_98,
      P(6) => PI_DriftMul_DatReg0_n_99,
      P(5) => PI_DriftMul_DatReg0_n_100,
      P(4) => PI_DriftMul_DatReg0_n_101,
      P(3) => PI_DriftMul_DatReg0_n_102,
      P(2) => PI_DriftMul_DatReg0_n_103,
      P(1) => PI_DriftMul_DatReg0_n_104,
      P(0) => PI_DriftMul_DatReg0_n_105,
      PATTERNBDETECT => NLW_PI_DriftMul_DatReg0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_PI_DriftMul_DatReg0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => PI_DriftMul_DatReg0_n_106,
      PCOUT(46) => PI_DriftMul_DatReg0_n_107,
      PCOUT(45) => PI_DriftMul_DatReg0_n_108,
      PCOUT(44) => PI_DriftMul_DatReg0_n_109,
      PCOUT(43) => PI_DriftMul_DatReg0_n_110,
      PCOUT(42) => PI_DriftMul_DatReg0_n_111,
      PCOUT(41) => PI_DriftMul_DatReg0_n_112,
      PCOUT(40) => PI_DriftMul_DatReg0_n_113,
      PCOUT(39) => PI_DriftMul_DatReg0_n_114,
      PCOUT(38) => PI_DriftMul_DatReg0_n_115,
      PCOUT(37) => PI_DriftMul_DatReg0_n_116,
      PCOUT(36) => PI_DriftMul_DatReg0_n_117,
      PCOUT(35) => PI_DriftMul_DatReg0_n_118,
      PCOUT(34) => PI_DriftMul_DatReg0_n_119,
      PCOUT(33) => PI_DriftMul_DatReg0_n_120,
      PCOUT(32) => PI_DriftMul_DatReg0_n_121,
      PCOUT(31) => PI_DriftMul_DatReg0_n_122,
      PCOUT(30) => PI_DriftMul_DatReg0_n_123,
      PCOUT(29) => PI_DriftMul_DatReg0_n_124,
      PCOUT(28) => PI_DriftMul_DatReg0_n_125,
      PCOUT(27) => PI_DriftMul_DatReg0_n_126,
      PCOUT(26) => PI_DriftMul_DatReg0_n_127,
      PCOUT(25) => PI_DriftMul_DatReg0_n_128,
      PCOUT(24) => PI_DriftMul_DatReg0_n_129,
      PCOUT(23) => PI_DriftMul_DatReg0_n_130,
      PCOUT(22) => PI_DriftMul_DatReg0_n_131,
      PCOUT(21) => PI_DriftMul_DatReg0_n_132,
      PCOUT(20) => PI_DriftMul_DatReg0_n_133,
      PCOUT(19) => PI_DriftMul_DatReg0_n_134,
      PCOUT(18) => PI_DriftMul_DatReg0_n_135,
      PCOUT(17) => PI_DriftMul_DatReg0_n_136,
      PCOUT(16) => PI_DriftMul_DatReg0_n_137,
      PCOUT(15) => PI_DriftMul_DatReg0_n_138,
      PCOUT(14) => PI_DriftMul_DatReg0_n_139,
      PCOUT(13) => PI_DriftMul_DatReg0_n_140,
      PCOUT(12) => PI_DriftMul_DatReg0_n_141,
      PCOUT(11) => PI_DriftMul_DatReg0_n_142,
      PCOUT(10) => PI_DriftMul_DatReg0_n_143,
      PCOUT(9) => PI_DriftMul_DatReg0_n_144,
      PCOUT(8) => PI_DriftMul_DatReg0_n_145,
      PCOUT(7) => PI_DriftMul_DatReg0_n_146,
      PCOUT(6) => PI_DriftMul_DatReg0_n_147,
      PCOUT(5) => PI_DriftMul_DatReg0_n_148,
      PCOUT(4) => PI_DriftMul_DatReg0_n_149,
      PCOUT(3) => PI_DriftMul_DatReg0_n_150,
      PCOUT(2) => PI_DriftMul_DatReg0_n_151,
      PCOUT(1) => PI_DriftMul_DatReg0_n_152,
      PCOUT(0) => PI_DriftMul_DatReg0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_PI_DriftMul_DatReg0_UNDERFLOW_UNCONNECTED
    );
\PI_DriftMul_DatReg0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_DriftIntegral_DatReg__0\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => DriftFactorI_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__0_n_58\,
      P(46) => \PI_DriftMul_DatReg0__0_n_59\,
      P(45) => \PI_DriftMul_DatReg0__0_n_60\,
      P(44) => \PI_DriftMul_DatReg0__0_n_61\,
      P(43) => \PI_DriftMul_DatReg0__0_n_62\,
      P(42) => \PI_DriftMul_DatReg0__0_n_63\,
      P(41) => \PI_DriftMul_DatReg0__0_n_64\,
      P(40) => \PI_DriftMul_DatReg0__0_n_65\,
      P(39) => \PI_DriftMul_DatReg0__0_n_66\,
      P(38) => \PI_DriftMul_DatReg0__0_n_67\,
      P(37) => \PI_DriftMul_DatReg0__0_n_68\,
      P(36) => \PI_DriftMul_DatReg0__0_n_69\,
      P(35) => \PI_DriftMul_DatReg0__0_n_70\,
      P(34) => \PI_DriftMul_DatReg0__0_n_71\,
      P(33) => \PI_DriftMul_DatReg0__0_n_72\,
      P(32) => \PI_DriftMul_DatReg0__0_n_73\,
      P(31) => \PI_DriftMul_DatReg0__0_n_74\,
      P(30) => \PI_DriftMul_DatReg0__0_n_75\,
      P(29) => \PI_DriftMul_DatReg0__0_n_76\,
      P(28) => \PI_DriftMul_DatReg0__0_n_77\,
      P(27) => \PI_DriftMul_DatReg0__0_n_78\,
      P(26) => \PI_DriftMul_DatReg0__0_n_79\,
      P(25) => \PI_DriftMul_DatReg0__0_n_80\,
      P(24) => \PI_DriftMul_DatReg0__0_n_81\,
      P(23) => \PI_DriftMul_DatReg0__0_n_82\,
      P(22) => \PI_DriftMul_DatReg0__0_n_83\,
      P(21) => \PI_DriftMul_DatReg0__0_n_84\,
      P(20) => \PI_DriftMul_DatReg0__0_n_85\,
      P(19) => \PI_DriftMul_DatReg0__0_n_86\,
      P(18) => \PI_DriftMul_DatReg0__0_n_87\,
      P(17) => \PI_DriftMul_DatReg0__0_n_88\,
      P(16) => \PI_DriftMul_DatReg0__0_n_89\,
      P(15) => \PI_DriftMul_DatReg0__0_n_90\,
      P(14) => \PI_DriftMul_DatReg0__0_n_91\,
      P(13) => \PI_DriftMul_DatReg0__0_n_92\,
      P(12) => \PI_DriftMul_DatReg0__0_n_93\,
      P(11) => \PI_DriftMul_DatReg0__0_n_94\,
      P(10) => \PI_DriftMul_DatReg0__0_n_95\,
      P(9) => \PI_DriftMul_DatReg0__0_n_96\,
      P(8) => \PI_DriftMul_DatReg0__0_n_97\,
      P(7) => \PI_DriftMul_DatReg0__0_n_98\,
      P(6) => \PI_DriftMul_DatReg0__0_n_99\,
      P(5) => \PI_DriftMul_DatReg0__0_n_100\,
      P(4) => \PI_DriftMul_DatReg0__0_n_101\,
      P(3) => \PI_DriftMul_DatReg0__0_n_102\,
      P(2) => \PI_DriftMul_DatReg0__0_n_103\,
      P(1) => \PI_DriftMul_DatReg0__0_n_104\,
      P(0) => \PI_DriftMul_DatReg0__0_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => PI_DriftMul_DatReg0_n_106,
      PCIN(46) => PI_DriftMul_DatReg0_n_107,
      PCIN(45) => PI_DriftMul_DatReg0_n_108,
      PCIN(44) => PI_DriftMul_DatReg0_n_109,
      PCIN(43) => PI_DriftMul_DatReg0_n_110,
      PCIN(42) => PI_DriftMul_DatReg0_n_111,
      PCIN(41) => PI_DriftMul_DatReg0_n_112,
      PCIN(40) => PI_DriftMul_DatReg0_n_113,
      PCIN(39) => PI_DriftMul_DatReg0_n_114,
      PCIN(38) => PI_DriftMul_DatReg0_n_115,
      PCIN(37) => PI_DriftMul_DatReg0_n_116,
      PCIN(36) => PI_DriftMul_DatReg0_n_117,
      PCIN(35) => PI_DriftMul_DatReg0_n_118,
      PCIN(34) => PI_DriftMul_DatReg0_n_119,
      PCIN(33) => PI_DriftMul_DatReg0_n_120,
      PCIN(32) => PI_DriftMul_DatReg0_n_121,
      PCIN(31) => PI_DriftMul_DatReg0_n_122,
      PCIN(30) => PI_DriftMul_DatReg0_n_123,
      PCIN(29) => PI_DriftMul_DatReg0_n_124,
      PCIN(28) => PI_DriftMul_DatReg0_n_125,
      PCIN(27) => PI_DriftMul_DatReg0_n_126,
      PCIN(26) => PI_DriftMul_DatReg0_n_127,
      PCIN(25) => PI_DriftMul_DatReg0_n_128,
      PCIN(24) => PI_DriftMul_DatReg0_n_129,
      PCIN(23) => PI_DriftMul_DatReg0_n_130,
      PCIN(22) => PI_DriftMul_DatReg0_n_131,
      PCIN(21) => PI_DriftMul_DatReg0_n_132,
      PCIN(20) => PI_DriftMul_DatReg0_n_133,
      PCIN(19) => PI_DriftMul_DatReg0_n_134,
      PCIN(18) => PI_DriftMul_DatReg0_n_135,
      PCIN(17) => PI_DriftMul_DatReg0_n_136,
      PCIN(16) => PI_DriftMul_DatReg0_n_137,
      PCIN(15) => PI_DriftMul_DatReg0_n_138,
      PCIN(14) => PI_DriftMul_DatReg0_n_139,
      PCIN(13) => PI_DriftMul_DatReg0_n_140,
      PCIN(12) => PI_DriftMul_DatReg0_n_141,
      PCIN(11) => PI_DriftMul_DatReg0_n_142,
      PCIN(10) => PI_DriftMul_DatReg0_n_143,
      PCIN(9) => PI_DriftMul_DatReg0_n_144,
      PCIN(8) => PI_DriftMul_DatReg0_n_145,
      PCIN(7) => PI_DriftMul_DatReg0_n_146,
      PCIN(6) => PI_DriftMul_DatReg0_n_147,
      PCIN(5) => PI_DriftMul_DatReg0_n_148,
      PCIN(4) => PI_DriftMul_DatReg0_n_149,
      PCIN(3) => PI_DriftMul_DatReg0_n_150,
      PCIN(2) => PI_DriftMul_DatReg0_n_151,
      PCIN(1) => PI_DriftMul_DatReg0_n_152,
      PCIN(0) => PI_DriftMul_DatReg0_n_153,
      PCOUT(47) => \PI_DriftMul_DatReg0__0_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__0_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__0_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__0_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__0_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__0_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__0_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__0_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__0_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__0_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__0_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__0_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__0_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__0_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__0_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__0_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__0_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__0_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__0_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__0_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__0_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__0_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__0_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__0_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__0_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__0_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__0_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__0_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__0_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__0_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__0_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__0_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__0_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__0_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__0_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__0_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__0_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__0_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__0_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__0_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__0_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__0_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__0_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__0_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__0_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__0_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__0_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__0_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DriftFactorI_DatReg(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => \PI_DriftIntegral_DatReg__0\(43 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__1_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__1_n_58\,
      P(46) => \PI_DriftMul_DatReg0__1_n_59\,
      P(45) => \PI_DriftMul_DatReg0__1_n_60\,
      P(44) => \PI_DriftMul_DatReg0__1_n_61\,
      P(43) => \PI_DriftMul_DatReg0__1_n_62\,
      P(42) => \PI_DriftMul_DatReg0__1_n_63\,
      P(41) => \PI_DriftMul_DatReg0__1_n_64\,
      P(40) => \PI_DriftMul_DatReg0__1_n_65\,
      P(39) => \PI_DriftMul_DatReg0__1_n_66\,
      P(38) => \PI_DriftMul_DatReg0__1_n_67\,
      P(37) => \PI_DriftMul_DatReg0__1_n_68\,
      P(36) => \PI_DriftMul_DatReg0__1_n_69\,
      P(35) => \PI_DriftMul_DatReg0__1_n_70\,
      P(34) => \PI_DriftMul_DatReg0__1_n_71\,
      P(33) => \PI_DriftMul_DatReg0__1_n_72\,
      P(32) => \PI_DriftMul_DatReg0__1_n_73\,
      P(31) => \PI_DriftMul_DatReg0__1_n_74\,
      P(30) => \PI_DriftMul_DatReg0__1_n_75\,
      P(29) => \PI_DriftMul_DatReg0__1_n_76\,
      P(28) => \PI_DriftMul_DatReg0__1_n_77\,
      P(27) => \PI_DriftMul_DatReg0__1_n_78\,
      P(26) => \PI_DriftMul_DatReg0__1_n_79\,
      P(25) => \PI_DriftMul_DatReg0__1_n_80\,
      P(24) => \PI_DriftMul_DatReg0__1_n_81\,
      P(23) => \PI_DriftMul_DatReg0__1_n_82\,
      P(22) => \PI_DriftMul_DatReg0__1_n_83\,
      P(21) => \PI_DriftMul_DatReg0__1_n_84\,
      P(20) => \PI_DriftMul_DatReg0__1_n_85\,
      P(19) => \PI_DriftMul_DatReg0__1_n_86\,
      P(18) => \PI_DriftMul_DatReg0__1_n_87\,
      P(17) => \PI_DriftMul_DatReg0__1_n_88\,
      P(16) => \PI_DriftMul_DatReg0__1_n_89\,
      P(15) => \PI_DriftMul_DatReg0__1_n_90\,
      P(14) => \PI_DriftMul_DatReg0__1_n_91\,
      P(13) => \PI_DriftMul_DatReg0__1_n_92\,
      P(12) => \PI_DriftMul_DatReg0__1_n_93\,
      P(11) => \PI_DriftMul_DatReg0__1_n_94\,
      P(10) => \PI_DriftMul_DatReg0__1_n_95\,
      P(9) => \PI_DriftMul_DatReg0__1_n_96\,
      P(8) => \PI_DriftMul_DatReg0__1_n_97\,
      P(7) => \PI_DriftMul_DatReg0__1_n_98\,
      P(6) => \PI_DriftMul_DatReg0__1_n_99\,
      P(5) => \PI_DriftMul_DatReg0__1_n_100\,
      P(4) => \PI_DriftMul_DatReg0__1_n_101\,
      P(3) => \PI_DriftMul_DatReg0__1_n_102\,
      P(2) => \PI_DriftMul_DatReg0__1_n_103\,
      P(1) => \PI_DriftMul_DatReg0__1_n_104\,
      P(0) => \PI_DriftMul_DatReg0__1_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_DriftMul_DatReg0__0_n_106\,
      PCIN(46) => \PI_DriftMul_DatReg0__0_n_107\,
      PCIN(45) => \PI_DriftMul_DatReg0__0_n_108\,
      PCIN(44) => \PI_DriftMul_DatReg0__0_n_109\,
      PCIN(43) => \PI_DriftMul_DatReg0__0_n_110\,
      PCIN(42) => \PI_DriftMul_DatReg0__0_n_111\,
      PCIN(41) => \PI_DriftMul_DatReg0__0_n_112\,
      PCIN(40) => \PI_DriftMul_DatReg0__0_n_113\,
      PCIN(39) => \PI_DriftMul_DatReg0__0_n_114\,
      PCIN(38) => \PI_DriftMul_DatReg0__0_n_115\,
      PCIN(37) => \PI_DriftMul_DatReg0__0_n_116\,
      PCIN(36) => \PI_DriftMul_DatReg0__0_n_117\,
      PCIN(35) => \PI_DriftMul_DatReg0__0_n_118\,
      PCIN(34) => \PI_DriftMul_DatReg0__0_n_119\,
      PCIN(33) => \PI_DriftMul_DatReg0__0_n_120\,
      PCIN(32) => \PI_DriftMul_DatReg0__0_n_121\,
      PCIN(31) => \PI_DriftMul_DatReg0__0_n_122\,
      PCIN(30) => \PI_DriftMul_DatReg0__0_n_123\,
      PCIN(29) => \PI_DriftMul_DatReg0__0_n_124\,
      PCIN(28) => \PI_DriftMul_DatReg0__0_n_125\,
      PCIN(27) => \PI_DriftMul_DatReg0__0_n_126\,
      PCIN(26) => \PI_DriftMul_DatReg0__0_n_127\,
      PCIN(25) => \PI_DriftMul_DatReg0__0_n_128\,
      PCIN(24) => \PI_DriftMul_DatReg0__0_n_129\,
      PCIN(23) => \PI_DriftMul_DatReg0__0_n_130\,
      PCIN(22) => \PI_DriftMul_DatReg0__0_n_131\,
      PCIN(21) => \PI_DriftMul_DatReg0__0_n_132\,
      PCIN(20) => \PI_DriftMul_DatReg0__0_n_133\,
      PCIN(19) => \PI_DriftMul_DatReg0__0_n_134\,
      PCIN(18) => \PI_DriftMul_DatReg0__0_n_135\,
      PCIN(17) => \PI_DriftMul_DatReg0__0_n_136\,
      PCIN(16) => \PI_DriftMul_DatReg0__0_n_137\,
      PCIN(15) => \PI_DriftMul_DatReg0__0_n_138\,
      PCIN(14) => \PI_DriftMul_DatReg0__0_n_139\,
      PCIN(13) => \PI_DriftMul_DatReg0__0_n_140\,
      PCIN(12) => \PI_DriftMul_DatReg0__0_n_141\,
      PCIN(11) => \PI_DriftMul_DatReg0__0_n_142\,
      PCIN(10) => \PI_DriftMul_DatReg0__0_n_143\,
      PCIN(9) => \PI_DriftMul_DatReg0__0_n_144\,
      PCIN(8) => \PI_DriftMul_DatReg0__0_n_145\,
      PCIN(7) => \PI_DriftMul_DatReg0__0_n_146\,
      PCIN(6) => \PI_DriftMul_DatReg0__0_n_147\,
      PCIN(5) => \PI_DriftMul_DatReg0__0_n_148\,
      PCIN(4) => \PI_DriftMul_DatReg0__0_n_149\,
      PCIN(3) => \PI_DriftMul_DatReg0__0_n_150\,
      PCIN(2) => \PI_DriftMul_DatReg0__0_n_151\,
      PCIN(1) => \PI_DriftMul_DatReg0__0_n_152\,
      PCIN(0) => \PI_DriftMul_DatReg0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_DriftMul_DatReg0__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__1_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_DriftIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => DriftFactorI_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__2_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__2_n_58\,
      P(46) => \PI_DriftMul_DatReg0__2_n_59\,
      P(45) => \PI_DriftMul_DatReg0__2_n_60\,
      P(44) => \PI_DriftMul_DatReg0__2_n_61\,
      P(43) => \PI_DriftMul_DatReg0__2_n_62\,
      P(42) => \PI_DriftMul_DatReg0__2_n_63\,
      P(41) => \PI_DriftMul_DatReg0__2_n_64\,
      P(40) => \PI_DriftMul_DatReg0__2_n_65\,
      P(39) => \PI_DriftMul_DatReg0__2_n_66\,
      P(38) => \PI_DriftMul_DatReg0__2_n_67\,
      P(37) => \PI_DriftMul_DatReg0__2_n_68\,
      P(36) => \PI_DriftMul_DatReg0__2_n_69\,
      P(35) => \PI_DriftMul_DatReg0__2_n_70\,
      P(34) => \PI_DriftMul_DatReg0__2_n_71\,
      P(33) => \PI_DriftMul_DatReg0__2_n_72\,
      P(32) => \PI_DriftMul_DatReg0__2_n_73\,
      P(31) => \PI_DriftMul_DatReg0__2_n_74\,
      P(30) => \PI_DriftMul_DatReg0__2_n_75\,
      P(29) => \PI_DriftMul_DatReg0__2_n_76\,
      P(28) => \PI_DriftMul_DatReg0__2_n_77\,
      P(27) => \PI_DriftMul_DatReg0__2_n_78\,
      P(26) => \PI_DriftMul_DatReg0__2_n_79\,
      P(25) => \PI_DriftMul_DatReg0__2_n_80\,
      P(24) => \PI_DriftMul_DatReg0__2_n_81\,
      P(23) => \PI_DriftMul_DatReg0__2_n_82\,
      P(22) => \PI_DriftMul_DatReg0__2_n_83\,
      P(21) => \PI_DriftMul_DatReg0__2_n_84\,
      P(20) => \PI_DriftMul_DatReg0__2_n_85\,
      P(19) => \PI_DriftMul_DatReg0__2_n_86\,
      P(18) => \PI_DriftMul_DatReg0__2_n_87\,
      P(17) => \PI_DriftMul_DatReg0__2_n_88\,
      P(16) => \PI_DriftMul_DatReg0__2_n_89\,
      P(15) => \PI_DriftMul_DatReg0__2_n_90\,
      P(14) => \PI_DriftMul_DatReg0__2_n_91\,
      P(13) => \PI_DriftMul_DatReg0__2_n_92\,
      P(12) => \PI_DriftMul_DatReg0__2_n_93\,
      P(11) => \PI_DriftMul_DatReg0__2_n_94\,
      P(10) => \PI_DriftMul_DatReg0__2_n_95\,
      P(9) => \PI_DriftMul_DatReg0__2_n_96\,
      P(8) => \PI_DriftMul_DatReg0__2_n_97\,
      P(7) => \PI_DriftMul_DatReg0__2_n_98\,
      P(6) => \PI_DriftMul_DatReg0__2_n_99\,
      P(5) => \PI_DriftMul_DatReg0__2_n_100\,
      P(4) => \PI_DriftMul_DatReg0__2_n_101\,
      P(3) => \PI_DriftMul_DatReg0__2_n_102\,
      P(2) => \PI_DriftMul_DatReg0__2_n_103\,
      P(1) => \PI_DriftMul_DatReg0__2_n_104\,
      P(0) => \PI_DriftMul_DatReg0__2_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_DriftMul_DatReg0__2_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__2_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__2_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__2_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__2_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__2_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__2_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__2_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__2_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__2_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__2_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__2_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__2_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__2_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__2_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__2_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__2_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__2_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__2_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__2_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__2_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__2_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__2_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__2_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__2_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__2_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__2_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__2_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__2_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__2_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__2_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__2_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__2_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__2_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__2_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__2_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__2_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__2_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__2_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__2_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__2_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__2_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__2_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__2_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__2_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__2_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__2_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__2_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_DriftIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => DriftFactorI_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__3_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__3_n_58\,
      P(46) => \PI_DriftMul_DatReg0__3_n_59\,
      P(45) => \PI_DriftMul_DatReg0__3_n_60\,
      P(44) => \PI_DriftMul_DatReg0__3_n_61\,
      P(43) => \PI_DriftMul_DatReg0__3_n_62\,
      P(42) => \PI_DriftMul_DatReg0__3_n_63\,
      P(41) => \PI_DriftMul_DatReg0__3_n_64\,
      P(40) => \PI_DriftMul_DatReg0__3_n_65\,
      P(39) => \PI_DriftMul_DatReg0__3_n_66\,
      P(38) => \PI_DriftMul_DatReg0__3_n_67\,
      P(37) => \PI_DriftMul_DatReg0__3_n_68\,
      P(36) => \PI_DriftMul_DatReg0__3_n_69\,
      P(35) => \PI_DriftMul_DatReg0__3_n_70\,
      P(34) => \PI_DriftMul_DatReg0__3_n_71\,
      P(33) => \PI_DriftMul_DatReg0__3_n_72\,
      P(32) => \PI_DriftMul_DatReg0__3_n_73\,
      P(31) => \PI_DriftMul_DatReg0__3_n_74\,
      P(30) => \PI_DriftMul_DatReg0__3_n_75\,
      P(29) => \PI_DriftMul_DatReg0__3_n_76\,
      P(28) => \PI_DriftMul_DatReg0__3_n_77\,
      P(27) => \PI_DriftMul_DatReg0__3_n_78\,
      P(26) => \PI_DriftMul_DatReg0__3_n_79\,
      P(25) => \PI_DriftMul_DatReg0__3_n_80\,
      P(24) => \PI_DriftMul_DatReg0__3_n_81\,
      P(23) => \PI_DriftMul_DatReg0__3_n_82\,
      P(22) => \PI_DriftMul_DatReg0__3_n_83\,
      P(21) => \PI_DriftMul_DatReg0__3_n_84\,
      P(20) => \PI_DriftMul_DatReg0__3_n_85\,
      P(19) => \PI_DriftMul_DatReg0__3_n_86\,
      P(18) => \PI_DriftMul_DatReg0__3_n_87\,
      P(17) => \PI_DriftMul_DatReg0__3_n_88\,
      P(16) => \PI_DriftMul_DatReg0__3_n_89\,
      P(15) => \PI_DriftMul_DatReg0__3_n_90\,
      P(14) => \PI_DriftMul_DatReg0__3_n_91\,
      P(13) => \PI_DriftMul_DatReg0__3_n_92\,
      P(12) => \PI_DriftMul_DatReg0__3_n_93\,
      P(11) => \PI_DriftMul_DatReg0__3_n_94\,
      P(10) => \PI_DriftMul_DatReg0__3_n_95\,
      P(9) => \PI_DriftMul_DatReg0__3_n_96\,
      P(8) => \PI_DriftMul_DatReg0__3_n_97\,
      P(7) => \PI_DriftMul_DatReg0__3_n_98\,
      P(6) => \PI_DriftMul_DatReg0__3_n_99\,
      P(5) => \PI_DriftMul_DatReg0__3_n_100\,
      P(4) => \PI_DriftMul_DatReg0__3_n_101\,
      P(3) => \PI_DriftMul_DatReg0__3_n_102\,
      P(2) => \PI_DriftMul_DatReg0__3_n_103\,
      P(1) => \PI_DriftMul_DatReg0__3_n_104\,
      P(0) => \PI_DriftMul_DatReg0__3_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_DriftMul_DatReg0__2_n_106\,
      PCIN(46) => \PI_DriftMul_DatReg0__2_n_107\,
      PCIN(45) => \PI_DriftMul_DatReg0__2_n_108\,
      PCIN(44) => \PI_DriftMul_DatReg0__2_n_109\,
      PCIN(43) => \PI_DriftMul_DatReg0__2_n_110\,
      PCIN(42) => \PI_DriftMul_DatReg0__2_n_111\,
      PCIN(41) => \PI_DriftMul_DatReg0__2_n_112\,
      PCIN(40) => \PI_DriftMul_DatReg0__2_n_113\,
      PCIN(39) => \PI_DriftMul_DatReg0__2_n_114\,
      PCIN(38) => \PI_DriftMul_DatReg0__2_n_115\,
      PCIN(37) => \PI_DriftMul_DatReg0__2_n_116\,
      PCIN(36) => \PI_DriftMul_DatReg0__2_n_117\,
      PCIN(35) => \PI_DriftMul_DatReg0__2_n_118\,
      PCIN(34) => \PI_DriftMul_DatReg0__2_n_119\,
      PCIN(33) => \PI_DriftMul_DatReg0__2_n_120\,
      PCIN(32) => \PI_DriftMul_DatReg0__2_n_121\,
      PCIN(31) => \PI_DriftMul_DatReg0__2_n_122\,
      PCIN(30) => \PI_DriftMul_DatReg0__2_n_123\,
      PCIN(29) => \PI_DriftMul_DatReg0__2_n_124\,
      PCIN(28) => \PI_DriftMul_DatReg0__2_n_125\,
      PCIN(27) => \PI_DriftMul_DatReg0__2_n_126\,
      PCIN(26) => \PI_DriftMul_DatReg0__2_n_127\,
      PCIN(25) => \PI_DriftMul_DatReg0__2_n_128\,
      PCIN(24) => \PI_DriftMul_DatReg0__2_n_129\,
      PCIN(23) => \PI_DriftMul_DatReg0__2_n_130\,
      PCIN(22) => \PI_DriftMul_DatReg0__2_n_131\,
      PCIN(21) => \PI_DriftMul_DatReg0__2_n_132\,
      PCIN(20) => \PI_DriftMul_DatReg0__2_n_133\,
      PCIN(19) => \PI_DriftMul_DatReg0__2_n_134\,
      PCIN(18) => \PI_DriftMul_DatReg0__2_n_135\,
      PCIN(17) => \PI_DriftMul_DatReg0__2_n_136\,
      PCIN(16) => \PI_DriftMul_DatReg0__2_n_137\,
      PCIN(15) => \PI_DriftMul_DatReg0__2_n_138\,
      PCIN(14) => \PI_DriftMul_DatReg0__2_n_139\,
      PCIN(13) => \PI_DriftMul_DatReg0__2_n_140\,
      PCIN(12) => \PI_DriftMul_DatReg0__2_n_141\,
      PCIN(11) => \PI_DriftMul_DatReg0__2_n_142\,
      PCIN(10) => \PI_DriftMul_DatReg0__2_n_143\,
      PCIN(9) => \PI_DriftMul_DatReg0__2_n_144\,
      PCIN(8) => \PI_DriftMul_DatReg0__2_n_145\,
      PCIN(7) => \PI_DriftMul_DatReg0__2_n_146\,
      PCIN(6) => \PI_DriftMul_DatReg0__2_n_147\,
      PCIN(5) => \PI_DriftMul_DatReg0__2_n_148\,
      PCIN(4) => \PI_DriftMul_DatReg0__2_n_149\,
      PCIN(3) => \PI_DriftMul_DatReg0__2_n_150\,
      PCIN(2) => \PI_DriftMul_DatReg0__2_n_151\,
      PCIN(1) => \PI_DriftMul_DatReg0__2_n_152\,
      PCIN(0) => \PI_DriftMul_DatReg0__2_n_153\,
      PCOUT(47) => \PI_DriftMul_DatReg0__3_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__3_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__3_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__3_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__3_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__3_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__3_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__3_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__3_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__3_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__3_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__3_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__3_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__3_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__3_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__3_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__3_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__3_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__3_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__3_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__3_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__3_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__3_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__3_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__3_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__3_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__3_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__3_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__3_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__3_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__3_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__3_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__3_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__3_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__3_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__3_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__3_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__3_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__3_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__3_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__3_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__3_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__3_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__3_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__3_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__3_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__3_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__3_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_DriftIntegral_DatReg__0\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => DriftFactorI_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__4_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__4_n_58\,
      P(46) => \PI_DriftMul_DatReg0__4_n_59\,
      P(45) => \PI_DriftMul_DatReg0__4_n_60\,
      P(44) => \PI_DriftMul_DatReg0__4_n_61\,
      P(43) => \PI_DriftMul_DatReg0__4_n_62\,
      P(42) => \PI_DriftMul_DatReg0__4_n_63\,
      P(41) => \PI_DriftMul_DatReg0__4_n_64\,
      P(40) => \PI_DriftMul_DatReg0__4_n_65\,
      P(39) => \PI_DriftMul_DatReg0__4_n_66\,
      P(38) => \PI_DriftMul_DatReg0__4_n_67\,
      P(37) => \PI_DriftMul_DatReg0__4_n_68\,
      P(36) => \PI_DriftMul_DatReg0__4_n_69\,
      P(35) => \PI_DriftMul_DatReg0__4_n_70\,
      P(34) => \PI_DriftMul_DatReg0__4_n_71\,
      P(33) => \PI_DriftMul_DatReg0__4_n_72\,
      P(32) => \PI_DriftMul_DatReg0__4_n_73\,
      P(31) => \PI_DriftMul_DatReg0__4_n_74\,
      P(30) => \PI_DriftMul_DatReg0__4_n_75\,
      P(29) => \PI_DriftMul_DatReg0__4_n_76\,
      P(28) => \PI_DriftMul_DatReg0__4_n_77\,
      P(27) => \PI_DriftMul_DatReg0__4_n_78\,
      P(26) => \PI_DriftMul_DatReg0__4_n_79\,
      P(25) => \PI_DriftMul_DatReg0__4_n_80\,
      P(24) => \PI_DriftMul_DatReg0__4_n_81\,
      P(23) => \PI_DriftMul_DatReg0__4_n_82\,
      P(22) => \PI_DriftMul_DatReg0__4_n_83\,
      P(21) => \PI_DriftMul_DatReg0__4_n_84\,
      P(20) => \PI_DriftMul_DatReg0__4_n_85\,
      P(19) => \PI_DriftMul_DatReg0__4_n_86\,
      P(18) => \PI_DriftMul_DatReg0__4_n_87\,
      P(17) => \PI_DriftMul_DatReg0__4_n_88\,
      P(16) => \PI_DriftMul_DatReg0__4_n_89\,
      P(15) => \PI_DriftMul_DatReg0__4_n_90\,
      P(14) => \PI_DriftMul_DatReg0__4_n_91\,
      P(13) => \PI_DriftMul_DatReg0__4_n_92\,
      P(12) => \PI_DriftMul_DatReg0__4_n_93\,
      P(11) => \PI_DriftMul_DatReg0__4_n_94\,
      P(10) => \PI_DriftMul_DatReg0__4_n_95\,
      P(9) => \PI_DriftMul_DatReg0__4_n_96\,
      P(8) => \PI_DriftMul_DatReg0__4_n_97\,
      P(7) => \PI_DriftMul_DatReg0__4_n_98\,
      P(6) => \PI_DriftMul_DatReg0__4_n_99\,
      P(5) => \PI_DriftMul_DatReg0__4_n_100\,
      P(4) => \PI_DriftMul_DatReg0__4_n_101\,
      P(3) => \PI_DriftMul_DatReg0__4_n_102\,
      P(2) => \PI_DriftMul_DatReg0__4_n_103\,
      P(1) => \PI_DriftMul_DatReg0__4_n_104\,
      P(0) => \PI_DriftMul_DatReg0__4_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_DriftMul_DatReg0__3_n_106\,
      PCIN(46) => \PI_DriftMul_DatReg0__3_n_107\,
      PCIN(45) => \PI_DriftMul_DatReg0__3_n_108\,
      PCIN(44) => \PI_DriftMul_DatReg0__3_n_109\,
      PCIN(43) => \PI_DriftMul_DatReg0__3_n_110\,
      PCIN(42) => \PI_DriftMul_DatReg0__3_n_111\,
      PCIN(41) => \PI_DriftMul_DatReg0__3_n_112\,
      PCIN(40) => \PI_DriftMul_DatReg0__3_n_113\,
      PCIN(39) => \PI_DriftMul_DatReg0__3_n_114\,
      PCIN(38) => \PI_DriftMul_DatReg0__3_n_115\,
      PCIN(37) => \PI_DriftMul_DatReg0__3_n_116\,
      PCIN(36) => \PI_DriftMul_DatReg0__3_n_117\,
      PCIN(35) => \PI_DriftMul_DatReg0__3_n_118\,
      PCIN(34) => \PI_DriftMul_DatReg0__3_n_119\,
      PCIN(33) => \PI_DriftMul_DatReg0__3_n_120\,
      PCIN(32) => \PI_DriftMul_DatReg0__3_n_121\,
      PCIN(31) => \PI_DriftMul_DatReg0__3_n_122\,
      PCIN(30) => \PI_DriftMul_DatReg0__3_n_123\,
      PCIN(29) => \PI_DriftMul_DatReg0__3_n_124\,
      PCIN(28) => \PI_DriftMul_DatReg0__3_n_125\,
      PCIN(27) => \PI_DriftMul_DatReg0__3_n_126\,
      PCIN(26) => \PI_DriftMul_DatReg0__3_n_127\,
      PCIN(25) => \PI_DriftMul_DatReg0__3_n_128\,
      PCIN(24) => \PI_DriftMul_DatReg0__3_n_129\,
      PCIN(23) => \PI_DriftMul_DatReg0__3_n_130\,
      PCIN(22) => \PI_DriftMul_DatReg0__3_n_131\,
      PCIN(21) => \PI_DriftMul_DatReg0__3_n_132\,
      PCIN(20) => \PI_DriftMul_DatReg0__3_n_133\,
      PCIN(19) => \PI_DriftMul_DatReg0__3_n_134\,
      PCIN(18) => \PI_DriftMul_DatReg0__3_n_135\,
      PCIN(17) => \PI_DriftMul_DatReg0__3_n_136\,
      PCIN(16) => \PI_DriftMul_DatReg0__3_n_137\,
      PCIN(15) => \PI_DriftMul_DatReg0__3_n_138\,
      PCIN(14) => \PI_DriftMul_DatReg0__3_n_139\,
      PCIN(13) => \PI_DriftMul_DatReg0__3_n_140\,
      PCIN(12) => \PI_DriftMul_DatReg0__3_n_141\,
      PCIN(11) => \PI_DriftMul_DatReg0__3_n_142\,
      PCIN(10) => \PI_DriftMul_DatReg0__3_n_143\,
      PCIN(9) => \PI_DriftMul_DatReg0__3_n_144\,
      PCIN(8) => \PI_DriftMul_DatReg0__3_n_145\,
      PCIN(7) => \PI_DriftMul_DatReg0__3_n_146\,
      PCIN(6) => \PI_DriftMul_DatReg0__3_n_147\,
      PCIN(5) => \PI_DriftMul_DatReg0__3_n_148\,
      PCIN(4) => \PI_DriftMul_DatReg0__3_n_149\,
      PCIN(3) => \PI_DriftMul_DatReg0__3_n_150\,
      PCIN(2) => \PI_DriftMul_DatReg0__3_n_151\,
      PCIN(1) => \PI_DriftMul_DatReg0__3_n_152\,
      PCIN(0) => \PI_DriftMul_DatReg0__3_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_DriftMul_DatReg0__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__4_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__5\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => DriftFactorP_DatReg(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__5_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      B(13) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      B(12) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      B(11) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      B(10) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      B(9) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      B(8) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      B(7) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      B(6) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      B(5) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      B(4) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      B(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      B(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      B(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      B(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__5_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__5_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__5_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__5_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__5_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__5_n_58\,
      P(46) => \PI_DriftMul_DatReg0__5_n_59\,
      P(45) => \PI_DriftMul_DatReg0__5_n_60\,
      P(44) => \PI_DriftMul_DatReg0__5_n_61\,
      P(43) => \PI_DriftMul_DatReg0__5_n_62\,
      P(42) => \PI_DriftMul_DatReg0__5_n_63\,
      P(41) => \PI_DriftMul_DatReg0__5_n_64\,
      P(40) => \PI_DriftMul_DatReg0__5_n_65\,
      P(39) => \PI_DriftMul_DatReg0__5_n_66\,
      P(38) => \PI_DriftMul_DatReg0__5_n_67\,
      P(37) => \PI_DriftMul_DatReg0__5_n_68\,
      P(36) => \PI_DriftMul_DatReg0__5_n_69\,
      P(35) => \PI_DriftMul_DatReg0__5_n_70\,
      P(34) => \PI_DriftMul_DatReg0__5_n_71\,
      P(33) => \PI_DriftMul_DatReg0__5_n_72\,
      P(32) => \PI_DriftMul_DatReg0__5_n_73\,
      P(31) => \PI_DriftMul_DatReg0__5_n_74\,
      P(30) => \PI_DriftMul_DatReg0__5_n_75\,
      P(29) => \PI_DriftMul_DatReg0__5_n_76\,
      P(28) => \PI_DriftMul_DatReg0__5_n_77\,
      P(27) => \PI_DriftMul_DatReg0__5_n_78\,
      P(26) => \PI_DriftMul_DatReg0__5_n_79\,
      P(25) => \PI_DriftMul_DatReg0__5_n_80\,
      P(24) => \PI_DriftMul_DatReg0__5_n_81\,
      P(23) => \PI_DriftMul_DatReg0__5_n_82\,
      P(22) => \PI_DriftMul_DatReg0__5_n_83\,
      P(21) => \PI_DriftMul_DatReg0__5_n_84\,
      P(20) => \PI_DriftMul_DatReg0__5_n_85\,
      P(19) => \PI_DriftMul_DatReg0__5_n_86\,
      P(18) => \PI_DriftMul_DatReg0__5_n_87\,
      P(17) => \PI_DriftMul_DatReg0__5_n_88\,
      P(16) => \PI_DriftMul_DatReg0__5_n_89\,
      P(15) => \PI_DriftMul_DatReg0__5_n_90\,
      P(14) => \PI_DriftMul_DatReg0__5_n_91\,
      P(13) => \PI_DriftMul_DatReg0__5_n_92\,
      P(12) => \PI_DriftMul_DatReg0__5_n_93\,
      P(11) => \PI_DriftMul_DatReg0__5_n_94\,
      P(10) => \PI_DriftMul_DatReg0__5_n_95\,
      P(9) => \PI_DriftMul_DatReg0__5_n_96\,
      P(8) => \PI_DriftMul_DatReg0__5_n_97\,
      P(7) => \PI_DriftMul_DatReg0__5_n_98\,
      P(6) => \PI_DriftMul_DatReg0__5_n_99\,
      P(5) => \PI_DriftMul_DatReg0__5_n_100\,
      P(4) => \PI_DriftMul_DatReg0__5_n_101\,
      P(3) => \PI_DriftMul_DatReg0__5_n_102\,
      P(2) => \PI_DriftMul_DatReg0__5_n_103\,
      P(1) => \PI_DriftMul_DatReg0__5_n_104\,
      P(0) => \PI_DriftMul_DatReg0__5_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__5_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__5_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_DriftMul_DatReg0__5_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__5_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__5_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__5_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__5_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__5_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__5_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__5_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__5_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__5_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__5_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__5_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__5_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__5_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__5_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__5_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__5_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__5_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__5_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__5_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__5_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__5_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__5_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__5_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__5_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__5_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__5_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__5_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__5_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__5_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__5_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__5_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__5_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__5_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__5_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__5_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__5_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__5_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__5_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__5_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__5_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__5_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__5_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__5_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__5_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__5_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__5_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__5_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__5_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__6\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DriftFactorP_DatReg(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__6_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      B(13) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      B(12) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      B(11) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      B(10) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      B(9) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      B(8) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      B(7) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      B(6) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      B(5) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      B(4) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      B(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      B(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      B(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      B(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__6_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__6_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__6_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__6_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__6_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__6_n_58\,
      P(46) => \PI_DriftMul_DatReg0__6_n_59\,
      P(45) => \PI_DriftMul_DatReg0__6_n_60\,
      P(44) => \PI_DriftMul_DatReg0__6_n_61\,
      P(43) => \PI_DriftMul_DatReg0__6_n_62\,
      P(42) => \PI_DriftMul_DatReg0__6_n_63\,
      P(41) => \PI_DriftMul_DatReg0__6_n_64\,
      P(40) => \PI_DriftMul_DatReg0__6_n_65\,
      P(39) => \PI_DriftMul_DatReg0__6_n_66\,
      P(38) => \PI_DriftMul_DatReg0__6_n_67\,
      P(37) => \PI_DriftMul_DatReg0__6_n_68\,
      P(36) => \PI_DriftMul_DatReg0__6_n_69\,
      P(35) => \PI_DriftMul_DatReg0__6_n_70\,
      P(34) => \PI_DriftMul_DatReg0__6_n_71\,
      P(33) => \PI_DriftMul_DatReg0__6_n_72\,
      P(32) => \PI_DriftMul_DatReg0__6_n_73\,
      P(31) => \PI_DriftMul_DatReg0__6_n_74\,
      P(30) => \PI_DriftMul_DatReg0__6_n_75\,
      P(29) => \PI_DriftMul_DatReg0__6_n_76\,
      P(28) => \PI_DriftMul_DatReg0__6_n_77\,
      P(27) => \PI_DriftMul_DatReg0__6_n_78\,
      P(26) => \PI_DriftMul_DatReg0__6_n_79\,
      P(25) => \PI_DriftMul_DatReg0__6_n_80\,
      P(24) => \PI_DriftMul_DatReg0__6_n_81\,
      P(23) => \PI_DriftMul_DatReg0__6_n_82\,
      P(22) => \PI_DriftMul_DatReg0__6_n_83\,
      P(21) => \PI_DriftMul_DatReg0__6_n_84\,
      P(20) => \PI_DriftMul_DatReg0__6_n_85\,
      P(19) => \PI_DriftMul_DatReg0__6_n_86\,
      P(18) => \PI_DriftMul_DatReg0__6_n_87\,
      P(17) => \PI_DriftMul_DatReg0__6_n_88\,
      P(16) => \PI_DriftMul_DatReg0__6_n_89\,
      P(15) => \PI_DriftMul_DatReg0__6_n_90\,
      P(14) => \PI_DriftMul_DatReg0__6_n_91\,
      P(13) => \PI_DriftMul_DatReg0__6_n_92\,
      P(12) => \PI_DriftMul_DatReg0__6_n_93\,
      P(11) => \PI_DriftMul_DatReg0__6_n_94\,
      P(10) => \PI_DriftMul_DatReg0__6_n_95\,
      P(9) => \PI_DriftMul_DatReg0__6_n_96\,
      P(8) => \PI_DriftMul_DatReg0__6_n_97\,
      P(7) => \PI_DriftMul_DatReg0__6_n_98\,
      P(6) => \PI_DriftMul_DatReg0__6_n_99\,
      P(5) => \PI_DriftMul_DatReg0__6_n_100\,
      P(4) => \PI_DriftMul_DatReg0__6_n_101\,
      P(3) => \PI_DriftMul_DatReg0__6_n_102\,
      P(2) => \PI_DriftMul_DatReg0__6_n_103\,
      P(1) => \PI_DriftMul_DatReg0__6_n_104\,
      P(0) => \PI_DriftMul_DatReg0__6_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__6_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__6_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_DriftMul_DatReg0__6_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__6_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__6_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__6_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__6_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__6_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__6_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__6_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__6_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__6_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__6_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__6_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__6_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__6_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__6_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__6_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__6_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__6_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__6_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__6_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__6_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__6_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__6_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__6_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__6_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__6_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__6_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__6_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__6_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__6_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__6_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__6_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__6_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__6_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__6_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__6_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__6_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__6_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__6_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__6_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__6_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__6_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__6_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__6_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__6_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__6_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__6_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__6_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__6_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__7\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__7_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__7_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__7_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__7_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__7_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__7_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__7_n_58\,
      P(46) => \PI_DriftMul_DatReg0__7_n_59\,
      P(45) => \PI_DriftMul_DatReg0__7_n_60\,
      P(44) => \PI_DriftMul_DatReg0__7_n_61\,
      P(43) => \PI_DriftMul_DatReg0__7_n_62\,
      P(42) => \PI_DriftMul_DatReg0__7_n_63\,
      P(41) => \PI_DriftMul_DatReg0__7_n_64\,
      P(40) => \PI_DriftMul_DatReg0__7_n_65\,
      P(39) => \PI_DriftMul_DatReg0__7_n_66\,
      P(38) => \PI_DriftMul_DatReg0__7_n_67\,
      P(37) => \PI_DriftMul_DatReg0__7_n_68\,
      P(36) => \PI_DriftMul_DatReg0__7_n_69\,
      P(35) => \PI_DriftMul_DatReg0__7_n_70\,
      P(34) => \PI_DriftMul_DatReg0__7_n_71\,
      P(33) => \PI_DriftMul_DatReg0__7_n_72\,
      P(32) => \PI_DriftMul_DatReg0__7_n_73\,
      P(31) => \PI_DriftMul_DatReg0__7_n_74\,
      P(30) => \PI_DriftMul_DatReg0__7_n_75\,
      P(29) => \PI_DriftMul_DatReg0__7_n_76\,
      P(28) => \PI_DriftMul_DatReg0__7_n_77\,
      P(27) => \PI_DriftMul_DatReg0__7_n_78\,
      P(26) => \PI_DriftMul_DatReg0__7_n_79\,
      P(25) => \PI_DriftMul_DatReg0__7_n_80\,
      P(24) => \PI_DriftMul_DatReg0__7_n_81\,
      P(23) => \PI_DriftMul_DatReg0__7_n_82\,
      P(22) => \PI_DriftMul_DatReg0__7_n_83\,
      P(21) => \PI_DriftMul_DatReg0__7_n_84\,
      P(20) => \PI_DriftMul_DatReg0__7_n_85\,
      P(19) => \PI_DriftMul_DatReg0__7_n_86\,
      P(18) => \PI_DriftMul_DatReg0__7_n_87\,
      P(17) => \PI_DriftMul_DatReg0__7_n_88\,
      P(16) => \PI_DriftMul_DatReg0__7_n_89\,
      P(15) => \PI_DriftMul_DatReg0__7_n_90\,
      P(14) => \PI_DriftMul_DatReg0__7_n_91\,
      P(13) => \PI_DriftMul_DatReg0__7_n_92\,
      P(12) => \PI_DriftMul_DatReg0__7_n_93\,
      P(11) => \PI_DriftMul_DatReg0__7_n_94\,
      P(10) => \PI_DriftMul_DatReg0__7_n_95\,
      P(9) => \PI_DriftMul_DatReg0__7_n_96\,
      P(8) => \PI_DriftMul_DatReg0__7_n_97\,
      P(7) => \PI_DriftMul_DatReg0__7_n_98\,
      P(6) => \PI_DriftMul_DatReg0__7_n_99\,
      P(5) => \PI_DriftMul_DatReg0__7_n_100\,
      P(4) => \PI_DriftMul_DatReg0__7_n_101\,
      P(3) => \PI_DriftMul_DatReg0__7_n_102\,
      P(2) => \PI_DriftMul_DatReg0__7_n_103\,
      P(1) => \PI_DriftMul_DatReg0__7_n_104\,
      P(0) => \PI_DriftMul_DatReg0__7_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__7_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__7_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_DriftMul_DatReg0__6_n_106\,
      PCIN(46) => \PI_DriftMul_DatReg0__6_n_107\,
      PCIN(45) => \PI_DriftMul_DatReg0__6_n_108\,
      PCIN(44) => \PI_DriftMul_DatReg0__6_n_109\,
      PCIN(43) => \PI_DriftMul_DatReg0__6_n_110\,
      PCIN(42) => \PI_DriftMul_DatReg0__6_n_111\,
      PCIN(41) => \PI_DriftMul_DatReg0__6_n_112\,
      PCIN(40) => \PI_DriftMul_DatReg0__6_n_113\,
      PCIN(39) => \PI_DriftMul_DatReg0__6_n_114\,
      PCIN(38) => \PI_DriftMul_DatReg0__6_n_115\,
      PCIN(37) => \PI_DriftMul_DatReg0__6_n_116\,
      PCIN(36) => \PI_DriftMul_DatReg0__6_n_117\,
      PCIN(35) => \PI_DriftMul_DatReg0__6_n_118\,
      PCIN(34) => \PI_DriftMul_DatReg0__6_n_119\,
      PCIN(33) => \PI_DriftMul_DatReg0__6_n_120\,
      PCIN(32) => \PI_DriftMul_DatReg0__6_n_121\,
      PCIN(31) => \PI_DriftMul_DatReg0__6_n_122\,
      PCIN(30) => \PI_DriftMul_DatReg0__6_n_123\,
      PCIN(29) => \PI_DriftMul_DatReg0__6_n_124\,
      PCIN(28) => \PI_DriftMul_DatReg0__6_n_125\,
      PCIN(27) => \PI_DriftMul_DatReg0__6_n_126\,
      PCIN(26) => \PI_DriftMul_DatReg0__6_n_127\,
      PCIN(25) => \PI_DriftMul_DatReg0__6_n_128\,
      PCIN(24) => \PI_DriftMul_DatReg0__6_n_129\,
      PCIN(23) => \PI_DriftMul_DatReg0__6_n_130\,
      PCIN(22) => \PI_DriftMul_DatReg0__6_n_131\,
      PCIN(21) => \PI_DriftMul_DatReg0__6_n_132\,
      PCIN(20) => \PI_DriftMul_DatReg0__6_n_133\,
      PCIN(19) => \PI_DriftMul_DatReg0__6_n_134\,
      PCIN(18) => \PI_DriftMul_DatReg0__6_n_135\,
      PCIN(17) => \PI_DriftMul_DatReg0__6_n_136\,
      PCIN(16) => \PI_DriftMul_DatReg0__6_n_137\,
      PCIN(15) => \PI_DriftMul_DatReg0__6_n_138\,
      PCIN(14) => \PI_DriftMul_DatReg0__6_n_139\,
      PCIN(13) => \PI_DriftMul_DatReg0__6_n_140\,
      PCIN(12) => \PI_DriftMul_DatReg0__6_n_141\,
      PCIN(11) => \PI_DriftMul_DatReg0__6_n_142\,
      PCIN(10) => \PI_DriftMul_DatReg0__6_n_143\,
      PCIN(9) => \PI_DriftMul_DatReg0__6_n_144\,
      PCIN(8) => \PI_DriftMul_DatReg0__6_n_145\,
      PCIN(7) => \PI_DriftMul_DatReg0__6_n_146\,
      PCIN(6) => \PI_DriftMul_DatReg0__6_n_147\,
      PCIN(5) => \PI_DriftMul_DatReg0__6_n_148\,
      PCIN(4) => \PI_DriftMul_DatReg0__6_n_149\,
      PCIN(3) => \PI_DriftMul_DatReg0__6_n_150\,
      PCIN(2) => \PI_DriftMul_DatReg0__6_n_151\,
      PCIN(1) => \PI_DriftMul_DatReg0__6_n_152\,
      PCIN(0) => \PI_DriftMul_DatReg0__6_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_DriftMul_DatReg0__7_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__7_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__8\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__8_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => DriftFactorP_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__8_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__8_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__8_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__8_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__8_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__8_n_58\,
      P(46) => \PI_DriftMul_DatReg0__8_n_59\,
      P(45) => \PI_DriftMul_DatReg0__8_n_60\,
      P(44) => \PI_DriftMul_DatReg0__8_n_61\,
      P(43) => \PI_DriftMul_DatReg0__8_n_62\,
      P(42) => \PI_DriftMul_DatReg0__8_n_63\,
      P(41) => \PI_DriftMul_DatReg0__8_n_64\,
      P(40) => \PI_DriftMul_DatReg0__8_n_65\,
      P(39) => \PI_DriftMul_DatReg0__8_n_66\,
      P(38) => \PI_DriftMul_DatReg0__8_n_67\,
      P(37) => \PI_DriftMul_DatReg0__8_n_68\,
      P(36) => \PI_DriftMul_DatReg0__8_n_69\,
      P(35) => \PI_DriftMul_DatReg0__8_n_70\,
      P(34) => \PI_DriftMul_DatReg0__8_n_71\,
      P(33) => \PI_DriftMul_DatReg0__8_n_72\,
      P(32) => \PI_DriftMul_DatReg0__8_n_73\,
      P(31) => \PI_DriftMul_DatReg0__8_n_74\,
      P(30) => \PI_DriftMul_DatReg0__8_n_75\,
      P(29) => \PI_DriftMul_DatReg0__8_n_76\,
      P(28) => \PI_DriftMul_DatReg0__8_n_77\,
      P(27) => \PI_DriftMul_DatReg0__8_n_78\,
      P(26) => \PI_DriftMul_DatReg0__8_n_79\,
      P(25) => \PI_DriftMul_DatReg0__8_n_80\,
      P(24) => \PI_DriftMul_DatReg0__8_n_81\,
      P(23) => \PI_DriftMul_DatReg0__8_n_82\,
      P(22) => \PI_DriftMul_DatReg0__8_n_83\,
      P(21) => \PI_DriftMul_DatReg0__8_n_84\,
      P(20) => \PI_DriftMul_DatReg0__8_n_85\,
      P(19) => \PI_DriftMul_DatReg0__8_n_86\,
      P(18) => \PI_DriftMul_DatReg0__8_n_87\,
      P(17) => \PI_DriftMul_DatReg0__8_n_88\,
      P(16) => \PI_DriftMul_DatReg0__8_n_89\,
      P(15) => \PI_DriftMul_DatReg0__8_n_90\,
      P(14) => \PI_DriftMul_DatReg0__8_n_91\,
      P(13) => \PI_DriftMul_DatReg0__8_n_92\,
      P(12) => \PI_DriftMul_DatReg0__8_n_93\,
      P(11) => \PI_DriftMul_DatReg0__8_n_94\,
      P(10) => \PI_DriftMul_DatReg0__8_n_95\,
      P(9) => \PI_DriftMul_DatReg0__8_n_96\,
      P(8) => \PI_DriftMul_DatReg0__8_n_97\,
      P(7) => \PI_DriftMul_DatReg0__8_n_98\,
      P(6) => \PI_DriftMul_DatReg0__8_n_99\,
      P(5) => \PI_DriftMul_DatReg0__8_n_100\,
      P(4) => \PI_DriftMul_DatReg0__8_n_101\,
      P(3) => \PI_DriftMul_DatReg0__8_n_102\,
      P(2) => \PI_DriftMul_DatReg0__8_n_103\,
      P(1) => \PI_DriftMul_DatReg0__8_n_104\,
      P(0) => \PI_DriftMul_DatReg0__8_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__8_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__8_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_DriftMul_DatReg0__8_n_106\,
      PCOUT(46) => \PI_DriftMul_DatReg0__8_n_107\,
      PCOUT(45) => \PI_DriftMul_DatReg0__8_n_108\,
      PCOUT(44) => \PI_DriftMul_DatReg0__8_n_109\,
      PCOUT(43) => \PI_DriftMul_DatReg0__8_n_110\,
      PCOUT(42) => \PI_DriftMul_DatReg0__8_n_111\,
      PCOUT(41) => \PI_DriftMul_DatReg0__8_n_112\,
      PCOUT(40) => \PI_DriftMul_DatReg0__8_n_113\,
      PCOUT(39) => \PI_DriftMul_DatReg0__8_n_114\,
      PCOUT(38) => \PI_DriftMul_DatReg0__8_n_115\,
      PCOUT(37) => \PI_DriftMul_DatReg0__8_n_116\,
      PCOUT(36) => \PI_DriftMul_DatReg0__8_n_117\,
      PCOUT(35) => \PI_DriftMul_DatReg0__8_n_118\,
      PCOUT(34) => \PI_DriftMul_DatReg0__8_n_119\,
      PCOUT(33) => \PI_DriftMul_DatReg0__8_n_120\,
      PCOUT(32) => \PI_DriftMul_DatReg0__8_n_121\,
      PCOUT(31) => \PI_DriftMul_DatReg0__8_n_122\,
      PCOUT(30) => \PI_DriftMul_DatReg0__8_n_123\,
      PCOUT(29) => \PI_DriftMul_DatReg0__8_n_124\,
      PCOUT(28) => \PI_DriftMul_DatReg0__8_n_125\,
      PCOUT(27) => \PI_DriftMul_DatReg0__8_n_126\,
      PCOUT(26) => \PI_DriftMul_DatReg0__8_n_127\,
      PCOUT(25) => \PI_DriftMul_DatReg0__8_n_128\,
      PCOUT(24) => \PI_DriftMul_DatReg0__8_n_129\,
      PCOUT(23) => \PI_DriftMul_DatReg0__8_n_130\,
      PCOUT(22) => \PI_DriftMul_DatReg0__8_n_131\,
      PCOUT(21) => \PI_DriftMul_DatReg0__8_n_132\,
      PCOUT(20) => \PI_DriftMul_DatReg0__8_n_133\,
      PCOUT(19) => \PI_DriftMul_DatReg0__8_n_134\,
      PCOUT(18) => \PI_DriftMul_DatReg0__8_n_135\,
      PCOUT(17) => \PI_DriftMul_DatReg0__8_n_136\,
      PCOUT(16) => \PI_DriftMul_DatReg0__8_n_137\,
      PCOUT(15) => \PI_DriftMul_DatReg0__8_n_138\,
      PCOUT(14) => \PI_DriftMul_DatReg0__8_n_139\,
      PCOUT(13) => \PI_DriftMul_DatReg0__8_n_140\,
      PCOUT(12) => \PI_DriftMul_DatReg0__8_n_141\,
      PCOUT(11) => \PI_DriftMul_DatReg0__8_n_142\,
      PCOUT(10) => \PI_DriftMul_DatReg0__8_n_143\,
      PCOUT(9) => \PI_DriftMul_DatReg0__8_n_144\,
      PCOUT(8) => \PI_DriftMul_DatReg0__8_n_145\,
      PCOUT(7) => \PI_DriftMul_DatReg0__8_n_146\,
      PCOUT(6) => \PI_DriftMul_DatReg0__8_n_147\,
      PCOUT(5) => \PI_DriftMul_DatReg0__8_n_148\,
      PCOUT(4) => \PI_DriftMul_DatReg0__8_n_149\,
      PCOUT(3) => \PI_DriftMul_DatReg0__8_n_150\,
      PCOUT(2) => \PI_DriftMul_DatReg0__8_n_151\,
      PCOUT(1) => \PI_DriftMul_DatReg0__8_n_152\,
      PCOUT(0) => \PI_DriftMul_DatReg0__8_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__8_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg0__9\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \DriftAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_DriftMul_DatReg0__9_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => DriftFactorP_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_DriftMul_DatReg0__9_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_DriftMul_DatReg0__9_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_DriftMul_DatReg0__9_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_DriftMul_DatReg0__9_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_DriftMul_DatReg0__9_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_DriftMul_DatReg0__9_n_58\,
      P(46) => \PI_DriftMul_DatReg0__9_n_59\,
      P(45) => \PI_DriftMul_DatReg0__9_n_60\,
      P(44) => \PI_DriftMul_DatReg0__9_n_61\,
      P(43) => \PI_DriftMul_DatReg0__9_n_62\,
      P(42) => \PI_DriftMul_DatReg0__9_n_63\,
      P(41) => \PI_DriftMul_DatReg0__9_n_64\,
      P(40) => \PI_DriftMul_DatReg0__9_n_65\,
      P(39) => \PI_DriftMul_DatReg0__9_n_66\,
      P(38) => \PI_DriftMul_DatReg0__9_n_67\,
      P(37) => \PI_DriftMul_DatReg0__9_n_68\,
      P(36) => \PI_DriftMul_DatReg0__9_n_69\,
      P(35) => \PI_DriftMul_DatReg0__9_n_70\,
      P(34) => \PI_DriftMul_DatReg0__9_n_71\,
      P(33) => \PI_DriftMul_DatReg0__9_n_72\,
      P(32) => \PI_DriftMul_DatReg0__9_n_73\,
      P(31) => \PI_DriftMul_DatReg0__9_n_74\,
      P(30) => \PI_DriftMul_DatReg0__9_n_75\,
      P(29) => \PI_DriftMul_DatReg0__9_n_76\,
      P(28) => \PI_DriftMul_DatReg0__9_n_77\,
      P(27) => \PI_DriftMul_DatReg0__9_n_78\,
      P(26) => \PI_DriftMul_DatReg0__9_n_79\,
      P(25) => \PI_DriftMul_DatReg0__9_n_80\,
      P(24) => \PI_DriftMul_DatReg0__9_n_81\,
      P(23) => \PI_DriftMul_DatReg0__9_n_82\,
      P(22) => \PI_DriftMul_DatReg0__9_n_83\,
      P(21) => \PI_DriftMul_DatReg0__9_n_84\,
      P(20) => \PI_DriftMul_DatReg0__9_n_85\,
      P(19) => \PI_DriftMul_DatReg0__9_n_86\,
      P(18) => \PI_DriftMul_DatReg0__9_n_87\,
      P(17) => \PI_DriftMul_DatReg0__9_n_88\,
      P(16) => \PI_DriftMul_DatReg0__9_n_89\,
      P(15) => \PI_DriftMul_DatReg0__9_n_90\,
      P(14) => \PI_DriftMul_DatReg0__9_n_91\,
      P(13) => \PI_DriftMul_DatReg0__9_n_92\,
      P(12) => \PI_DriftMul_DatReg0__9_n_93\,
      P(11) => \PI_DriftMul_DatReg0__9_n_94\,
      P(10) => \PI_DriftMul_DatReg0__9_n_95\,
      P(9) => \PI_DriftMul_DatReg0__9_n_96\,
      P(8) => \PI_DriftMul_DatReg0__9_n_97\,
      P(7) => \PI_DriftMul_DatReg0__9_n_98\,
      P(6) => \PI_DriftMul_DatReg0__9_n_99\,
      P(5) => \PI_DriftMul_DatReg0__9_n_100\,
      P(4) => \PI_DriftMul_DatReg0__9_n_101\,
      P(3) => \PI_DriftMul_DatReg0__9_n_102\,
      P(2) => \PI_DriftMul_DatReg0__9_n_103\,
      P(1) => \PI_DriftMul_DatReg0__9_n_104\,
      P(0) => \PI_DriftMul_DatReg0__9_n_105\,
      PATTERNBDETECT => \NLW_PI_DriftMul_DatReg0__9_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_DriftMul_DatReg0__9_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_DriftMul_DatReg0__8_n_106\,
      PCIN(46) => \PI_DriftMul_DatReg0__8_n_107\,
      PCIN(45) => \PI_DriftMul_DatReg0__8_n_108\,
      PCIN(44) => \PI_DriftMul_DatReg0__8_n_109\,
      PCIN(43) => \PI_DriftMul_DatReg0__8_n_110\,
      PCIN(42) => \PI_DriftMul_DatReg0__8_n_111\,
      PCIN(41) => \PI_DriftMul_DatReg0__8_n_112\,
      PCIN(40) => \PI_DriftMul_DatReg0__8_n_113\,
      PCIN(39) => \PI_DriftMul_DatReg0__8_n_114\,
      PCIN(38) => \PI_DriftMul_DatReg0__8_n_115\,
      PCIN(37) => \PI_DriftMul_DatReg0__8_n_116\,
      PCIN(36) => \PI_DriftMul_DatReg0__8_n_117\,
      PCIN(35) => \PI_DriftMul_DatReg0__8_n_118\,
      PCIN(34) => \PI_DriftMul_DatReg0__8_n_119\,
      PCIN(33) => \PI_DriftMul_DatReg0__8_n_120\,
      PCIN(32) => \PI_DriftMul_DatReg0__8_n_121\,
      PCIN(31) => \PI_DriftMul_DatReg0__8_n_122\,
      PCIN(30) => \PI_DriftMul_DatReg0__8_n_123\,
      PCIN(29) => \PI_DriftMul_DatReg0__8_n_124\,
      PCIN(28) => \PI_DriftMul_DatReg0__8_n_125\,
      PCIN(27) => \PI_DriftMul_DatReg0__8_n_126\,
      PCIN(26) => \PI_DriftMul_DatReg0__8_n_127\,
      PCIN(25) => \PI_DriftMul_DatReg0__8_n_128\,
      PCIN(24) => \PI_DriftMul_DatReg0__8_n_129\,
      PCIN(23) => \PI_DriftMul_DatReg0__8_n_130\,
      PCIN(22) => \PI_DriftMul_DatReg0__8_n_131\,
      PCIN(21) => \PI_DriftMul_DatReg0__8_n_132\,
      PCIN(20) => \PI_DriftMul_DatReg0__8_n_133\,
      PCIN(19) => \PI_DriftMul_DatReg0__8_n_134\,
      PCIN(18) => \PI_DriftMul_DatReg0__8_n_135\,
      PCIN(17) => \PI_DriftMul_DatReg0__8_n_136\,
      PCIN(16) => \PI_DriftMul_DatReg0__8_n_137\,
      PCIN(15) => \PI_DriftMul_DatReg0__8_n_138\,
      PCIN(14) => \PI_DriftMul_DatReg0__8_n_139\,
      PCIN(13) => \PI_DriftMul_DatReg0__8_n_140\,
      PCIN(12) => \PI_DriftMul_DatReg0__8_n_141\,
      PCIN(11) => \PI_DriftMul_DatReg0__8_n_142\,
      PCIN(10) => \PI_DriftMul_DatReg0__8_n_143\,
      PCIN(9) => \PI_DriftMul_DatReg0__8_n_144\,
      PCIN(8) => \PI_DriftMul_DatReg0__8_n_145\,
      PCIN(7) => \PI_DriftMul_DatReg0__8_n_146\,
      PCIN(6) => \PI_DriftMul_DatReg0__8_n_147\,
      PCIN(5) => \PI_DriftMul_DatReg0__8_n_148\,
      PCIN(4) => \PI_DriftMul_DatReg0__8_n_149\,
      PCIN(3) => \PI_DriftMul_DatReg0__8_n_150\,
      PCIN(2) => \PI_DriftMul_DatReg0__8_n_151\,
      PCIN(1) => \PI_DriftMul_DatReg0__8_n_152\,
      PCIN(0) => \PI_DriftMul_DatReg0__8_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_DriftMul_DatReg0__9_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_DriftMul_DatReg0__9_UNDERFLOW_UNCONNECTED\
    );
\PI_DriftMul_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__2_n_89\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[19]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(16)
    );
\PI_DriftMul_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_105\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[19]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(17)
    );
\PI_DriftMul_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_104\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[19]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(18)
    );
\PI_DriftMul_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_103\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[19]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(19)
    );
\PI_DriftMul_DatReg[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_103\,
      I1 => \PI_DriftMul_DatReg0__6_n_103\,
      O => \PI_DriftMul_DatReg[19]_i_3_n_0\
    );
\PI_DriftMul_DatReg[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_104\,
      I1 => \PI_DriftMul_DatReg0__6_n_104\,
      O => \PI_DriftMul_DatReg[19]_i_4_n_0\
    );
\PI_DriftMul_DatReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_105\,
      I1 => \PI_DriftMul_DatReg0__6_n_105\,
      O => \PI_DriftMul_DatReg[19]_i_5_n_0\
    );
\PI_DriftMul_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_102\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[23]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(20)
    );
\PI_DriftMul_DatReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_101\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[23]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(21)
    );
\PI_DriftMul_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_100\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[23]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(22)
    );
\PI_DriftMul_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_99\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[23]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(23)
    );
\PI_DriftMul_DatReg[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_99\,
      I1 => \PI_DriftMul_DatReg0__6_n_99\,
      O => \PI_DriftMul_DatReg[23]_i_3_n_0\
    );
\PI_DriftMul_DatReg[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_100\,
      I1 => \PI_DriftMul_DatReg0__6_n_100\,
      O => \PI_DriftMul_DatReg[23]_i_4_n_0\
    );
\PI_DriftMul_DatReg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_101\,
      I1 => \PI_DriftMul_DatReg0__6_n_101\,
      O => \PI_DriftMul_DatReg[23]_i_5_n_0\
    );
\PI_DriftMul_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_102\,
      I1 => \PI_DriftMul_DatReg0__6_n_102\,
      O => \PI_DriftMul_DatReg[23]_i_6_n_0\
    );
\PI_DriftMul_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_98\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[27]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(24)
    );
\PI_DriftMul_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_97\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[27]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(25)
    );
\PI_DriftMul_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_96\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[27]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(26)
    );
\PI_DriftMul_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_95\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[27]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(27)
    );
\PI_DriftMul_DatReg[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_95\,
      I1 => \PI_DriftMul_DatReg0__6_n_95\,
      O => \PI_DriftMul_DatReg[27]_i_3_n_0\
    );
\PI_DriftMul_DatReg[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_96\,
      I1 => \PI_DriftMul_DatReg0__6_n_96\,
      O => \PI_DriftMul_DatReg[27]_i_4_n_0\
    );
\PI_DriftMul_DatReg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_97\,
      I1 => \PI_DriftMul_DatReg0__6_n_97\,
      O => \PI_DriftMul_DatReg[27]_i_5_n_0\
    );
\PI_DriftMul_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_98\,
      I1 => \PI_DriftMul_DatReg0__6_n_98\,
      O => \PI_DriftMul_DatReg[27]_i_6_n_0\
    );
\PI_DriftMul_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_94\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[31]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(28)
    );
\PI_DriftMul_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_93\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[31]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(29)
    );
\PI_DriftMul_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_92\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[31]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(30)
    );
\PI_DriftMul_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_91\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[31]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(31)
    );
\PI_DriftMul_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_91\,
      I1 => \PI_DriftMul_DatReg0__6_n_91\,
      O => \PI_DriftMul_DatReg[31]_i_3_n_0\
    );
\PI_DriftMul_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_92\,
      I1 => \PI_DriftMul_DatReg0__6_n_92\,
      O => \PI_DriftMul_DatReg[31]_i_4_n_0\
    );
\PI_DriftMul_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_93\,
      I1 => \PI_DriftMul_DatReg0__6_n_93\,
      O => \PI_DriftMul_DatReg[31]_i_5_n_0\
    );
\PI_DriftMul_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_94\,
      I1 => \PI_DriftMul_DatReg0__6_n_94\,
      O => \PI_DriftMul_DatReg[31]_i_6_n_0\
    );
\PI_DriftMul_DatReg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_90\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[35]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(32)
    );
\PI_DriftMul_DatReg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[36]_i_2_n_7\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[35]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(33)
    );
\PI_DriftMul_DatReg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[36]_i_2_n_6\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[35]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(34)
    );
\PI_DriftMul_DatReg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[36]_i_2_n_5\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[35]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(35)
    );
\PI_DriftMul_DatReg[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_87\,
      I1 => \PI_DriftMul_DatReg0__7_n_104\,
      I2 => \PI_DriftMul_DatReg0__5_n_104\,
      O => \PI_DriftMul_DatReg[35]_i_3_n_0\
    );
\PI_DriftMul_DatReg[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_87\,
      I1 => \PI_DriftMul_DatReg0__5_n_104\,
      I2 => \PI_DriftMul_DatReg0__7_n_104\,
      I3 => \PI_DriftMul_DatReg0__5_n_105\,
      I4 => \PI_DriftMul_DatReg0__7_n_105\,
      O => \PI_DriftMul_DatReg[35]_i_4_n_0\
    );
\PI_DriftMul_DatReg[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_105\,
      I1 => \PI_DriftMul_DatReg0__7_n_105\,
      I2 => \PI_DriftMul_DatReg0__9_n_88\,
      O => \PI_DriftMul_DatReg[35]_i_5_n_0\
    );
\PI_DriftMul_DatReg[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_89\,
      I1 => \PI_DriftMul_DatReg0__6_n_89\,
      O => \PI_DriftMul_DatReg[35]_i_6_n_0\
    );
\PI_DriftMul_DatReg[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_90\,
      I1 => \PI_DriftMul_DatReg0__6_n_90\,
      O => \PI_DriftMul_DatReg[35]_i_7_n_0\
    );
\PI_DriftMul_DatReg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[36]_i_2_n_4\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[39]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(36)
    );
\PI_DriftMul_DatReg[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_86\,
      I1 => \PI_DriftMul_DatReg0__1_n_103\,
      O => \PI_DriftMul_DatReg[36]_i_3_n_0\
    );
\PI_DriftMul_DatReg[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_87\,
      I1 => \PI_DriftMul_DatReg0__1_n_104\,
      O => \PI_DriftMul_DatReg[36]_i_4_n_0\
    );
\PI_DriftMul_DatReg[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_88\,
      I1 => \PI_DriftMul_DatReg0__1_n_105\,
      O => \PI_DriftMul_DatReg[36]_i_5_n_0\
    );
\PI_DriftMul_DatReg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[40]_i_2_n_7\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[39]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(37)
    );
\PI_DriftMul_DatReg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[40]_i_2_n_6\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[39]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(38)
    );
\PI_DriftMul_DatReg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[40]_i_2_n_5\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[39]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(39)
    );
\PI_DriftMul_DatReg[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_103\,
      I1 => \PI_DriftMul_DatReg0__9_n_86\,
      I2 => \PI_DriftMul_DatReg0__7_n_103\,
      I3 => \PI_DriftMul_DatReg[39]_i_6_n_0\,
      O => \PI_DriftMul_DatReg[39]_i_10_n_0\
    );
\PI_DriftMul_DatReg[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_101\,
      I1 => \PI_DriftMul_DatReg0__9_n_84\,
      I2 => \PI_DriftMul_DatReg0__7_n_101\,
      O => \PI_DriftMul_DatReg[39]_i_3_n_0\
    );
\PI_DriftMul_DatReg[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_102\,
      I1 => \PI_DriftMul_DatReg0__9_n_85\,
      I2 => \PI_DriftMul_DatReg0__7_n_102\,
      O => \PI_DriftMul_DatReg[39]_i_4_n_0\
    );
\PI_DriftMul_DatReg[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_103\,
      I1 => \PI_DriftMul_DatReg0__9_n_86\,
      I2 => \PI_DriftMul_DatReg0__7_n_103\,
      O => \PI_DriftMul_DatReg[39]_i_5_n_0\
    );
\PI_DriftMul_DatReg[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__9_n_87\,
      I1 => \PI_DriftMul_DatReg0__5_n_104\,
      I2 => \PI_DriftMul_DatReg0__7_n_104\,
      O => \PI_DriftMul_DatReg[39]_i_6_n_0\
    );
\PI_DriftMul_DatReg[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_100\,
      I1 => \PI_DriftMul_DatReg0__9_n_83\,
      I2 => \PI_DriftMul_DatReg0__7_n_100\,
      I3 => \PI_DriftMul_DatReg[39]_i_3_n_0\,
      O => \PI_DriftMul_DatReg[39]_i_7_n_0\
    );
\PI_DriftMul_DatReg[39]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_101\,
      I1 => \PI_DriftMul_DatReg0__9_n_84\,
      I2 => \PI_DriftMul_DatReg0__7_n_101\,
      I3 => \PI_DriftMul_DatReg[39]_i_4_n_0\,
      O => \PI_DriftMul_DatReg[39]_i_8_n_0\
    );
\PI_DriftMul_DatReg[39]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_102\,
      I1 => \PI_DriftMul_DatReg0__9_n_85\,
      I2 => \PI_DriftMul_DatReg0__7_n_102\,
      I3 => \PI_DriftMul_DatReg[39]_i_5_n_0\,
      O => \PI_DriftMul_DatReg[39]_i_9_n_0\
    );
\PI_DriftMul_DatReg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[40]_i_2_n_4\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[43]_i_2_n_7\,
      O => \PI_DriftMul_DatReg__0\(40)
    );
\PI_DriftMul_DatReg[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_82\,
      I1 => \PI_DriftMul_DatReg0__1_n_99\,
      O => \PI_DriftMul_DatReg[40]_i_3_n_0\
    );
\PI_DriftMul_DatReg[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_83\,
      I1 => \PI_DriftMul_DatReg0__1_n_100\,
      O => \PI_DriftMul_DatReg[40]_i_4_n_0\
    );
\PI_DriftMul_DatReg[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_84\,
      I1 => \PI_DriftMul_DatReg0__1_n_101\,
      O => \PI_DriftMul_DatReg[40]_i_5_n_0\
    );
\PI_DriftMul_DatReg[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_85\,
      I1 => \PI_DriftMul_DatReg0__1_n_102\,
      O => \PI_DriftMul_DatReg[40]_i_6_n_0\
    );
\PI_DriftMul_DatReg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[44]_i_2_n_7\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[43]_i_2_n_6\,
      O => \PI_DriftMul_DatReg__0\(41)
    );
\PI_DriftMul_DatReg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[44]_i_2_n_6\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[43]_i_2_n_5\,
      O => \PI_DriftMul_DatReg__0\(42)
    );
\PI_DriftMul_DatReg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[44]_i_2_n_5\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[43]_i_2_n_4\,
      O => \PI_DriftMul_DatReg__0\(43)
    );
\PI_DriftMul_DatReg[43]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_99\,
      I1 => \PI_DriftMul_DatReg0__9_n_82\,
      I2 => \PI_DriftMul_DatReg0__7_n_99\,
      I3 => \PI_DriftMul_DatReg[43]_i_6_n_0\,
      O => \PI_DriftMul_DatReg[43]_i_10_n_0\
    );
\PI_DriftMul_DatReg[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_97\,
      I1 => \PI_DriftMul_DatReg0__9_n_80\,
      I2 => \PI_DriftMul_DatReg0__7_n_97\,
      O => \PI_DriftMul_DatReg[43]_i_3_n_0\
    );
\PI_DriftMul_DatReg[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_98\,
      I1 => \PI_DriftMul_DatReg0__9_n_81\,
      I2 => \PI_DriftMul_DatReg0__7_n_98\,
      O => \PI_DriftMul_DatReg[43]_i_4_n_0\
    );
\PI_DriftMul_DatReg[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_99\,
      I1 => \PI_DriftMul_DatReg0__9_n_82\,
      I2 => \PI_DriftMul_DatReg0__7_n_99\,
      O => \PI_DriftMul_DatReg[43]_i_5_n_0\
    );
\PI_DriftMul_DatReg[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_100\,
      I1 => \PI_DriftMul_DatReg0__9_n_83\,
      I2 => \PI_DriftMul_DatReg0__7_n_100\,
      O => \PI_DriftMul_DatReg[43]_i_6_n_0\
    );
\PI_DriftMul_DatReg[43]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_96\,
      I1 => \PI_DriftMul_DatReg0__9_n_79\,
      I2 => \PI_DriftMul_DatReg0__7_n_96\,
      I3 => \PI_DriftMul_DatReg[43]_i_3_n_0\,
      O => \PI_DriftMul_DatReg[43]_i_7_n_0\
    );
\PI_DriftMul_DatReg[43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_97\,
      I1 => \PI_DriftMul_DatReg0__9_n_80\,
      I2 => \PI_DriftMul_DatReg0__7_n_97\,
      I3 => \PI_DriftMul_DatReg[43]_i_4_n_0\,
      O => \PI_DriftMul_DatReg[43]_i_8_n_0\
    );
\PI_DriftMul_DatReg[43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_98\,
      I1 => \PI_DriftMul_DatReg0__9_n_81\,
      I2 => \PI_DriftMul_DatReg0__7_n_98\,
      I3 => \PI_DriftMul_DatReg[43]_i_5_n_0\,
      O => \PI_DriftMul_DatReg[43]_i_9_n_0\
    );
\PI_DriftMul_DatReg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[44]_i_2_n_4\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[47]_i_4_n_7\,
      O => \PI_DriftMul_DatReg__0\(44)
    );
\PI_DriftMul_DatReg[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_78\,
      I1 => \PI_DriftMul_DatReg0__1_n_95\,
      O => \PI_DriftMul_DatReg[44]_i_3_n_0\
    );
\PI_DriftMul_DatReg[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_79\,
      I1 => \PI_DriftMul_DatReg0__1_n_96\,
      O => \PI_DriftMul_DatReg[44]_i_4_n_0\
    );
\PI_DriftMul_DatReg[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_80\,
      I1 => \PI_DriftMul_DatReg0__1_n_97\,
      O => \PI_DriftMul_DatReg[44]_i_5_n_0\
    );
\PI_DriftMul_DatReg[44]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_81\,
      I1 => \PI_DriftMul_DatReg0__1_n_98\,
      O => \PI_DriftMul_DatReg[44]_i_6_n_0\
    );
\PI_DriftMul_DatReg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[47]_i_3_n_7\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[47]_i_4_n_6\,
      O => \PI_DriftMul_DatReg__0\(45)
    );
\PI_DriftMul_DatReg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[47]_i_3_n_6\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[47]_i_4_n_5\,
      O => \PI_DriftMul_DatReg__0\(46)
    );
\PI_DriftMul_DatReg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400000400"
    )
        port map (
      I0 => \PI_DriftState_StaReg__0\(1),
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => sel,
      I3 => DriftAdjustment_ValReg_reg_n_0,
      I4 => DriftAdjustment_ValOldReg,
      I5 => \PI_DriftState_StaReg__0\(0),
      O => \PI_DriftMul_DatReg[47]_i_1_n_0\
    );
\PI_DriftMul_DatReg[47]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_96\,
      I1 => \PI_DriftMul_DatReg0__9_n_79\,
      I2 => \PI_DriftMul_DatReg0__7_n_96\,
      O => \PI_DriftMul_DatReg[47]_i_10_n_0\
    );
\PI_DriftMul_DatReg[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__7_n_92\,
      I1 => \PI_DriftMul_DatReg0__9_n_75\,
      I2 => \PI_DriftMul_DatReg0__5_n_92\,
      I3 => \PI_DriftMul_DatReg0__5_n_93\,
      I4 => \PI_DriftMul_DatReg0__9_n_76\,
      I5 => \PI_DriftMul_DatReg0__7_n_93\,
      O => \PI_DriftMul_DatReg[47]_i_11_n_0\
    );
\PI_DriftMul_DatReg[47]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg[47]_i_8_n_0\,
      I1 => \PI_DriftMul_DatReg0__5_n_93\,
      I2 => \PI_DriftMul_DatReg0__9_n_76\,
      I3 => \PI_DriftMul_DatReg0__7_n_93\,
      O => \PI_DriftMul_DatReg[47]_i_12_n_0\
    );
\PI_DriftMul_DatReg[47]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_94\,
      I1 => \PI_DriftMul_DatReg0__9_n_77\,
      I2 => \PI_DriftMul_DatReg0__7_n_94\,
      I3 => \PI_DriftMul_DatReg[47]_i_9_n_0\,
      O => \PI_DriftMul_DatReg[47]_i_13_n_0\
    );
\PI_DriftMul_DatReg[47]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_95\,
      I1 => \PI_DriftMul_DatReg0__9_n_78\,
      I2 => \PI_DriftMul_DatReg0__7_n_95\,
      I3 => \PI_DriftMul_DatReg[47]_i_10_n_0\,
      O => \PI_DriftMul_DatReg[47]_i_14_n_0\
    );
\PI_DriftMul_DatReg[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg_reg[47]_i_3_n_5\,
      I1 => \PI_DriftState_StaReg__0\(0),
      I2 => \PI_DriftMul_DatReg_reg[47]_i_4_n_4\,
      O => \PI_DriftMul_DatReg__0\(47)
    );
\PI_DriftMul_DatReg[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__1_n_92\,
      I1 => \PI_DriftMul_DatReg0__4_n_75\,
      O => \PI_DriftMul_DatReg[47]_i_5_n_0\
    );
\PI_DriftMul_DatReg[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_76\,
      I1 => \PI_DriftMul_DatReg0__1_n_93\,
      O => \PI_DriftMul_DatReg[47]_i_6_n_0\
    );
\PI_DriftMul_DatReg[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__4_n_77\,
      I1 => \PI_DriftMul_DatReg0__1_n_94\,
      O => \PI_DriftMul_DatReg[47]_i_7_n_0\
    );
\PI_DriftMul_DatReg[47]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_94\,
      I1 => \PI_DriftMul_DatReg0__9_n_77\,
      I2 => \PI_DriftMul_DatReg0__7_n_94\,
      O => \PI_DriftMul_DatReg[47]_i_8_n_0\
    );
\PI_DriftMul_DatReg[47]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_DriftMul_DatReg0__5_n_95\,
      I1 => \PI_DriftMul_DatReg0__9_n_78\,
      I2 => \PI_DriftMul_DatReg0__7_n_95\,
      O => \PI_DriftMul_DatReg[47]_i_9_n_0\
    );
\PI_DriftMul_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(16),
      Q => in18(0)
    );
\PI_DriftMul_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(17),
      Q => in18(1)
    );
\PI_DriftMul_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(18),
      Q => in18(2)
    );
\PI_DriftMul_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(19),
      Q => in18(3)
    );
\PI_DriftMul_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftMul_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__9_n_103\,
      DI(2) => \PI_DriftMul_DatReg0__9_n_104\,
      DI(1) => \PI_DriftMul_DatReg0__9_n_105\,
      DI(0) => '0',
      O(3) => \PI_DriftMul_DatReg_reg[19]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[19]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[19]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[19]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[19]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[19]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[19]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg0__8_n_89\
    );
\PI_DriftMul_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(20),
      Q => in18(4)
    );
\PI_DriftMul_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(21),
      Q => in18(5)
    );
\PI_DriftMul_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(22),
      Q => in18(6)
    );
\PI_DriftMul_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(23),
      Q => in18(7)
    );
\PI_DriftMul_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__9_n_99\,
      DI(2) => \PI_DriftMul_DatReg0__9_n_100\,
      DI(1) => \PI_DriftMul_DatReg0__9_n_101\,
      DI(0) => \PI_DriftMul_DatReg0__9_n_102\,
      O(3) => \PI_DriftMul_DatReg_reg[23]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[23]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[23]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[23]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[23]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[23]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[23]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg[23]_i_6_n_0\
    );
\PI_DriftMul_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(24),
      Q => in18(8)
    );
\PI_DriftMul_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(25),
      Q => in18(9)
    );
\PI_DriftMul_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(26),
      Q => in18(10)
    );
\PI_DriftMul_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(27),
      Q => in18(11)
    );
\PI_DriftMul_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__9_n_95\,
      DI(2) => \PI_DriftMul_DatReg0__9_n_96\,
      DI(1) => \PI_DriftMul_DatReg0__9_n_97\,
      DI(0) => \PI_DriftMul_DatReg0__9_n_98\,
      O(3) => \PI_DriftMul_DatReg_reg[27]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[27]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[27]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[27]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[27]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[27]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[27]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg[27]_i_6_n_0\
    );
\PI_DriftMul_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(28),
      Q => in18(12)
    );
\PI_DriftMul_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(29),
      Q => in18(13)
    );
\PI_DriftMul_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(30),
      Q => in18(14)
    );
\PI_DriftMul_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(31),
      Q => in18(15)
    );
\PI_DriftMul_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[31]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__9_n_91\,
      DI(2) => \PI_DriftMul_DatReg0__9_n_92\,
      DI(1) => \PI_DriftMul_DatReg0__9_n_93\,
      DI(0) => \PI_DriftMul_DatReg0__9_n_94\,
      O(3) => \PI_DriftMul_DatReg_reg[31]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[31]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[31]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[31]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[31]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[31]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[31]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg[31]_i_6_n_0\
    );
\PI_DriftMul_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(32),
      Q => in18(16)
    );
\PI_DriftMul_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(33),
      Q => in18(17)
    );
\PI_DriftMul_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(34),
      Q => in18(18)
    );
\PI_DriftMul_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(35),
      Q => in18(19)
    );
\PI_DriftMul_DatReg_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[31]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[35]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[35]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[35]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[35]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg[35]_i_3_n_0\,
      DI(2) => \PI_DriftMul_DatReg0__9_n_88\,
      DI(1) => \PI_DriftMul_DatReg0__9_n_89\,
      DI(0) => \PI_DriftMul_DatReg0__9_n_90\,
      O(3) => \PI_DriftMul_DatReg_reg[35]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[35]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[35]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[35]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[35]_i_4_n_0\,
      S(2) => \PI_DriftMul_DatReg[35]_i_5_n_0\,
      S(1) => \PI_DriftMul_DatReg[35]_i_6_n_0\,
      S(0) => \PI_DriftMul_DatReg[35]_i_7_n_0\
    );
\PI_DriftMul_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(36),
      Q => in18(20)
    );
\PI_DriftMul_DatReg_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_DriftMul_DatReg_reg[36]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[36]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[36]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__4_n_86\,
      DI(2) => \PI_DriftMul_DatReg0__4_n_87\,
      DI(1) => \PI_DriftMul_DatReg0__4_n_88\,
      DI(0) => '0',
      O(3) => \PI_DriftMul_DatReg_reg[36]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[36]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[36]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[36]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[36]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[36]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[36]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg0__4_n_89\
    );
\PI_DriftMul_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(37),
      Q => in18(21)
    );
\PI_DriftMul_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(38),
      Q => in18(22)
    );
\PI_DriftMul_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(39),
      Q => in18(23)
    );
\PI_DriftMul_DatReg_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[35]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[39]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[39]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[39]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg[39]_i_3_n_0\,
      DI(2) => \PI_DriftMul_DatReg[39]_i_4_n_0\,
      DI(1) => \PI_DriftMul_DatReg[39]_i_5_n_0\,
      DI(0) => \PI_DriftMul_DatReg[39]_i_6_n_0\,
      O(3) => \PI_DriftMul_DatReg_reg[39]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[39]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[39]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[39]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[39]_i_7_n_0\,
      S(2) => \PI_DriftMul_DatReg[39]_i_8_n_0\,
      S(1) => \PI_DriftMul_DatReg[39]_i_9_n_0\,
      S(0) => \PI_DriftMul_DatReg[39]_i_10_n_0\
    );
\PI_DriftMul_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(40),
      Q => in18(24)
    );
\PI_DriftMul_DatReg_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[36]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[40]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[40]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[40]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__4_n_82\,
      DI(2) => \PI_DriftMul_DatReg0__4_n_83\,
      DI(1) => \PI_DriftMul_DatReg0__4_n_84\,
      DI(0) => \PI_DriftMul_DatReg0__4_n_85\,
      O(3) => \PI_DriftMul_DatReg_reg[40]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[40]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[40]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[40]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[40]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[40]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[40]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg[40]_i_6_n_0\
    );
\PI_DriftMul_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(41),
      Q => in18(25)
    );
\PI_DriftMul_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(42),
      Q => in18(26)
    );
\PI_DriftMul_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(43),
      Q => in18(27)
    );
\PI_DriftMul_DatReg_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[39]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[43]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[43]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[43]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg[43]_i_3_n_0\,
      DI(2) => \PI_DriftMul_DatReg[43]_i_4_n_0\,
      DI(1) => \PI_DriftMul_DatReg[43]_i_5_n_0\,
      DI(0) => \PI_DriftMul_DatReg[43]_i_6_n_0\,
      O(3) => \PI_DriftMul_DatReg_reg[43]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[43]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[43]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[43]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[43]_i_7_n_0\,
      S(2) => \PI_DriftMul_DatReg[43]_i_8_n_0\,
      S(1) => \PI_DriftMul_DatReg[43]_i_9_n_0\,
      S(0) => \PI_DriftMul_DatReg[43]_i_10_n_0\
    );
\PI_DriftMul_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(44),
      Q => in18(28)
    );
\PI_DriftMul_DatReg_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[40]_i_2_n_0\,
      CO(3) => \PI_DriftMul_DatReg_reg[44]_i_2_n_0\,
      CO(2) => \PI_DriftMul_DatReg_reg[44]_i_2_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[44]_i_2_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_DriftMul_DatReg0__4_n_78\,
      DI(2) => \PI_DriftMul_DatReg0__4_n_79\,
      DI(1) => \PI_DriftMul_DatReg0__4_n_80\,
      DI(0) => \PI_DriftMul_DatReg0__4_n_81\,
      O(3) => \PI_DriftMul_DatReg_reg[44]_i_2_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[44]_i_2_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[44]_i_2_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[44]_i_2_n_7\,
      S(3) => \PI_DriftMul_DatReg[44]_i_3_n_0\,
      S(2) => \PI_DriftMul_DatReg[44]_i_4_n_0\,
      S(1) => \PI_DriftMul_DatReg[44]_i_5_n_0\,
      S(0) => \PI_DriftMul_DatReg[44]_i_6_n_0\
    );
\PI_DriftMul_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(45),
      Q => in18(29)
    );
\PI_DriftMul_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(46),
      Q => in18(30)
    );
\PI_DriftMul_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_DriftMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_DriftMul_DatReg__0\(47),
      Q => in18(31)
    );
\PI_DriftMul_DatReg_reg[47]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[44]_i_2_n_0\,
      CO(3 downto 2) => \NLW_PI_DriftMul_DatReg_reg[47]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \PI_DriftMul_DatReg_reg[47]_i_3_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[47]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PI_DriftMul_DatReg0__4_n_76\,
      DI(0) => \PI_DriftMul_DatReg0__4_n_77\,
      O(3) => \NLW_PI_DriftMul_DatReg_reg[47]_i_3_O_UNCONNECTED\(3),
      O(2) => \PI_DriftMul_DatReg_reg[47]_i_3_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[47]_i_3_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[47]_i_3_n_7\,
      S(3) => '0',
      S(2) => \PI_DriftMul_DatReg[47]_i_5_n_0\,
      S(1) => \PI_DriftMul_DatReg[47]_i_6_n_0\,
      S(0) => \PI_DriftMul_DatReg[47]_i_7_n_0\
    );
\PI_DriftMul_DatReg_reg[47]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_DriftMul_DatReg_reg[43]_i_2_n_0\,
      CO(3) => \NLW_PI_DriftMul_DatReg_reg[47]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \PI_DriftMul_DatReg_reg[47]_i_4_n_1\,
      CO(1) => \PI_DriftMul_DatReg_reg[47]_i_4_n_2\,
      CO(0) => \PI_DriftMul_DatReg_reg[47]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \PI_DriftMul_DatReg[47]_i_8_n_0\,
      DI(1) => \PI_DriftMul_DatReg[47]_i_9_n_0\,
      DI(0) => \PI_DriftMul_DatReg[47]_i_10_n_0\,
      O(3) => \PI_DriftMul_DatReg_reg[47]_i_4_n_4\,
      O(2) => \PI_DriftMul_DatReg_reg[47]_i_4_n_5\,
      O(1) => \PI_DriftMul_DatReg_reg[47]_i_4_n_6\,
      O(0) => \PI_DriftMul_DatReg_reg[47]_i_4_n_7\,
      S(3) => \PI_DriftMul_DatReg[47]_i_11_n_0\,
      S(2) => \PI_DriftMul_DatReg[47]_i_12_n_0\,
      S(1) => \PI_DriftMul_DatReg[47]_i_13_n_0\,
      S(0) => \PI_DriftMul_DatReg[47]_i_14_n_0\
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(0),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(0)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(10),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(10)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(11),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(11)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(12),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(12)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(13),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(13)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(14),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(14)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(15),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(15)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(16),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(16)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(17),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(17)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(18),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(18)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(19),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(19)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(1),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(1)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(20),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(20)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(21),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(21)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(22),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(22)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(23),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(23)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(24),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(24)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(25),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(25)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(26),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(26)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(27),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(27)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(28),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(28)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(29),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(29)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(2),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(2)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(30),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(30)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(31),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(31)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(3),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(3)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(4),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(4)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(5),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(5)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(6),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(6)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(7),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(7)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(8),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(8)
    );
\PI_OffsetAdjustRetain_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_nanosecond_datout\(9),
      Q => PI_OffsetAdjustRetain_Nanosecond_DatReg(9)
    );
\PI_OffsetAdjustRetain_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \^offsetadjustment_valout\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => PI_OffsetAdjustRetain_Sign_DatReg
    );
\PI_OffsetAdjustRetain_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^offsetadjustment_second_datout\(0),
      Q => \PI_OffsetAdjustRetain_Second_DatReg_reg_n_0_[0]\
    );
PI_OffsetAdjustRetain_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => PI_OffsetAdjustRetain_Sign_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \^pi_offsetadjustment_sign_datreg_reg_0\,
      Q => PI_OffsetAdjustRetain_Sign_DatReg_reg_n_0
    );
\PI_OffsetAdjustment_Interval_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OffsetAdjustment_Interval_DatReg__0\(29),
      I1 => \PI_OffsetAdjustment_Interval_DatReg[31]_i_2_n_0\,
      I2 => \^offsetadjustment_interval_datout\(0),
      O => \PI_OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\
    );
\PI_OffsetAdjustment_Interval_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \OffsetAdjustment_Interval_DatReg__0\(31),
      I1 => \PI_OffsetAdjustment_Interval_DatReg[31]_i_2_n_0\,
      I2 => \^offsetadjustment_interval_datout\(1),
      O => \PI_OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\
    );
\PI_OffsetAdjustment_Interval_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => OffsetAdjustment_ValReg_reg_n_0,
      I1 => OffsetAdjustment_ValOldReg,
      I2 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => \PI_OffsetState_StaReg__0\(1),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      O => \PI_OffsetAdjustment_Interval_DatReg[31]_i_2_n_0\
    );
\PI_OffsetAdjustment_Interval_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Interval_DatReg[29]_i_1_n_0\,
      Q => \^offsetadjustment_interval_datout\(0)
    );
\PI_OffsetAdjustment_Interval_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Interval_DatReg[31]_i_1_n_0\,
      Q => \^offsetadjustment_interval_datout\(1)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(0),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_3_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(0),
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I4 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(0),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8FF0000B800"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(0),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I2 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(0),
      I3 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(10),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(10),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(10),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(10),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(11),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(11),
      I1 => \^offsetadjustment_nanosecond_datout\(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(10),
      I1 => \^offsetadjustment_nanosecond_datout\(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(9),
      I1 => \^offsetadjustment_nanosecond_datout\(9),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(8),
      I1 => \^offsetadjustment_nanosecond_datout\(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(11),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(11),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(11),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(11),
      I1 => \^offsetadjustment_nanosecond_datout\(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(10),
      I1 => \^offsetadjustment_nanosecond_datout\(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(9),
      I1 => \^offsetadjustment_nanosecond_datout\(9),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(8),
      I1 => \^offsetadjustment_nanosecond_datout\(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(12),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(12),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(12),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(12),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(13),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(13),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(13),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(13),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(14),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(14),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(14),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(14),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(15),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(15),
      I1 => \^offsetadjustment_nanosecond_datout\(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(14),
      I1 => \^offsetadjustment_nanosecond_datout\(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(13),
      I1 => \^offsetadjustment_nanosecond_datout\(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(12),
      I1 => \^offsetadjustment_nanosecond_datout\(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(15),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(15),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(15),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(15),
      I1 => \^offsetadjustment_nanosecond_datout\(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(14),
      I1 => \^offsetadjustment_nanosecond_datout\(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(13),
      I1 => \^offsetadjustment_nanosecond_datout\(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(12),
      I1 => \^offsetadjustment_nanosecond_datout\(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(16),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(16),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(16),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(16),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(17),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(17),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(17),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(17),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(18),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(19),
      I1 => in16(19),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(18),
      I1 => in16(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(17),
      I1 => in16(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(16),
      I1 => in16(16),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(18),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(18),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(18),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(19),
      I1 => \^offsetadjustment_nanosecond_datout\(19),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(18),
      I1 => \^offsetadjustment_nanosecond_datout\(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(17),
      I1 => \^offsetadjustment_nanosecond_datout\(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(16),
      I1 => \^offsetadjustment_nanosecond_datout\(16),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(19),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(15),
      I1 => in16(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(14),
      I1 => in16(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(13),
      I1 => in16(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(12),
      I1 => in16(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(19),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(19),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(19),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(19),
      I1 => in16(19),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(18),
      I1 => in16(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(17),
      I1 => in16(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(16),
      I1 => in16(16),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(1),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(3),
      I1 => in16(3),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(2),
      I1 => in16(2),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(1),
      I1 => in16(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(0),
      I1 => in16(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(1),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(1),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(1),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(3),
      I1 => \^offsetadjustment_nanosecond_datout\(3),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(2),
      I1 => \^offsetadjustment_nanosecond_datout\(2),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(1),
      I1 => \^offsetadjustment_nanosecond_datout\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(0),
      I1 => \^offsetadjustment_nanosecond_datout\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(20),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(20),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(20),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(20),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(23),
      I1 => in16(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(22),
      I1 => in16(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(21),
      I1 => in16(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(20),
      I1 => in16(20),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(21),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(21),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(21),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(21),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(22),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(22),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(22),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(22),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(23),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(23),
      I1 => \^offsetadjustment_nanosecond_datout\(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(22),
      I1 => \^offsetadjustment_nanosecond_datout\(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(21),
      I1 => \^offsetadjustment_nanosecond_datout\(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(20),
      I1 => \^offsetadjustment_nanosecond_datout\(20),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(23),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(23),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(23),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(23),
      I1 => \^offsetadjustment_nanosecond_datout\(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(22),
      I1 => \^offsetadjustment_nanosecond_datout\(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(21),
      I1 => \^offsetadjustment_nanosecond_datout\(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(20),
      I1 => \^offsetadjustment_nanosecond_datout\(20),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(24),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(24),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(24),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(24),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(25),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(25),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(25),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(25),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(26),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(27),
      I1 => \^offsetadjustment_nanosecond_datout\(27),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(26),
      I1 => \^offsetadjustment_nanosecond_datout\(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(25),
      I1 => \^offsetadjustment_nanosecond_datout\(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(24),
      I1 => \^offsetadjustment_nanosecond_datout\(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(26),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(26),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(26),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(27),
      I1 => \^offsetadjustment_nanosecond_datout\(27),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(26),
      I1 => \^offsetadjustment_nanosecond_datout\(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(25),
      I1 => \^offsetadjustment_nanosecond_datout\(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(24),
      I1 => \^offsetadjustment_nanosecond_datout\(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(27),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(27),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(27),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(27),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(27),
      I1 => in16(27),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_5_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(26),
      I1 => in16(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(25),
      I1 => in16(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(24),
      I1 => in16(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(28),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(28),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(28),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(28),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(29),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(29),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(29),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(29),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(2),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(2),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(2),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(2),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(30),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(24),
      I1 => \^offsetadjustment_nanosecond_datout\(24),
      I2 => \^offsetadjustment_nanosecond_datout\(25),
      I3 => in16(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(31),
      I1 => in16(31),
      I2 => in16(30),
      I3 => \^offsetadjustment_nanosecond_datout\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(29),
      I1 => \^offsetadjustment_nanosecond_datout\(29),
      I2 => in16(28),
      I3 => \^offsetadjustment_nanosecond_datout\(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(27),
      I1 => \^offsetadjustment_nanosecond_datout\(27),
      I2 => in16(26),
      I3 => \^offsetadjustment_nanosecond_datout\(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(25),
      I1 => \^offsetadjustment_nanosecond_datout\(25),
      I2 => in16(24),
      I3 => \^offsetadjustment_nanosecond_datout\(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_14_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(22),
      I1 => \^offsetadjustment_nanosecond_datout\(22),
      I2 => \^offsetadjustment_nanosecond_datout\(23),
      I3 => in16(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_16_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(20),
      I1 => \^offsetadjustment_nanosecond_datout\(20),
      I2 => \^offsetadjustment_nanosecond_datout\(21),
      I3 => in16(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_17_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(18),
      I1 => \^offsetadjustment_nanosecond_datout\(18),
      I2 => \^offsetadjustment_nanosecond_datout\(19),
      I3 => in16(19),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_18_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(16),
      I1 => \^offsetadjustment_nanosecond_datout\(16),
      I2 => \^offsetadjustment_nanosecond_datout\(17),
      I3 => in16(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_19_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(30),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(23),
      I1 => \^offsetadjustment_nanosecond_datout\(23),
      I2 => in16(22),
      I3 => \^offsetadjustment_nanosecond_datout\(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_20_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(21),
      I1 => \^offsetadjustment_nanosecond_datout\(21),
      I2 => in16(20),
      I3 => \^offsetadjustment_nanosecond_datout\(20),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_21_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(19),
      I1 => \^offsetadjustment_nanosecond_datout\(19),
      I2 => in16(18),
      I3 => \^offsetadjustment_nanosecond_datout\(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_22_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(17),
      I1 => \^offsetadjustment_nanosecond_datout\(17),
      I2 => in16(16),
      I3 => \^offsetadjustment_nanosecond_datout\(16),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_23_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(14),
      I1 => \^offsetadjustment_nanosecond_datout\(14),
      I2 => \^offsetadjustment_nanosecond_datout\(15),
      I3 => in16(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_25_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(12),
      I1 => \^offsetadjustment_nanosecond_datout\(12),
      I2 => \^offsetadjustment_nanosecond_datout\(13),
      I3 => in16(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_26_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(10),
      I1 => \^offsetadjustment_nanosecond_datout\(10),
      I2 => \^offsetadjustment_nanosecond_datout\(11),
      I3 => in16(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_27_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(8),
      I1 => \^offsetadjustment_nanosecond_datout\(8),
      I2 => \^offsetadjustment_nanosecond_datout\(9),
      I3 => in16(9),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_28_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(15),
      I1 => \^offsetadjustment_nanosecond_datout\(15),
      I2 => in16(14),
      I3 => \^offsetadjustment_nanosecond_datout\(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_29_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(30),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(30),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(13),
      I1 => \^offsetadjustment_nanosecond_datout\(13),
      I2 => in16(12),
      I3 => \^offsetadjustment_nanosecond_datout\(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_30_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(11),
      I1 => \^offsetadjustment_nanosecond_datout\(11),
      I2 => in16(10),
      I3 => \^offsetadjustment_nanosecond_datout\(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_31_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(9),
      I1 => \^offsetadjustment_nanosecond_datout\(9),
      I2 => in16(8),
      I3 => \^offsetadjustment_nanosecond_datout\(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_32_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(6),
      I1 => \^offsetadjustment_nanosecond_datout\(6),
      I2 => \^offsetadjustment_nanosecond_datout\(7),
      I3 => in16(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_33_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(4),
      I1 => \^offsetadjustment_nanosecond_datout\(4),
      I2 => \^offsetadjustment_nanosecond_datout\(5),
      I3 => in16(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_34_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(2),
      I1 => \^offsetadjustment_nanosecond_datout\(2),
      I2 => \^offsetadjustment_nanosecond_datout\(3),
      I3 => in16(3),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_35_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(0),
      I1 => \^offsetadjustment_nanosecond_datout\(0),
      I2 => \^offsetadjustment_nanosecond_datout\(1),
      I3 => in16(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_36_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(7),
      I1 => \^offsetadjustment_nanosecond_datout\(7),
      I2 => in16(6),
      I3 => \^offsetadjustment_nanosecond_datout\(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_37_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(5),
      I1 => \^offsetadjustment_nanosecond_datout\(5),
      I2 => in16(4),
      I3 => \^offsetadjustment_nanosecond_datout\(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_38_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(3),
      I1 => \^offsetadjustment_nanosecond_datout\(3),
      I2 => in16(2),
      I3 => \^offsetadjustment_nanosecond_datout\(2),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_39_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(1),
      I1 => \^offsetadjustment_nanosecond_datout\(1),
      I2 => in16(0),
      I3 => \^offsetadjustment_nanosecond_datout\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_40_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => in16(31),
      I1 => \^offsetadjustment_nanosecond_datout\(31),
      I2 => \^offsetadjustment_nanosecond_datout\(30),
      I3 => in16(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(28),
      I1 => \^offsetadjustment_nanosecond_datout\(28),
      I2 => \^offsetadjustment_nanosecond_datout\(29),
      I3 => in16(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => in16(26),
      I1 => \^offsetadjustment_nanosecond_datout\(26),
      I2 => \^offsetadjustment_nanosecond_datout\(27),
      I3 => in16(27),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFFFF4F"
    )
        port map (
      I0 => OffsetAdjustment_ValOldReg,
      I1 => OffsetAdjustment_ValReg_reg_n_0,
      I2 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => \PI_OffsetState_StaReg__0\(1),
      I4 => \PI_OffsetState_StaReg__0\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \PI_OffsetState_StaReg__0\(1),
      I1 => \PI_OffsetState_StaReg__0\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(31),
      I1 => \^offsetadjustment_nanosecond_datout\(31),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(30),
      I1 => \^offsetadjustment_nanosecond_datout\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(29),
      I1 => \^offsetadjustment_nanosecond_datout\(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(28),
      I1 => \^offsetadjustment_nanosecond_datout\(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(31),
      I1 => in16(31),
      I2 => in16(30),
      I3 => \^offsetadjustment_nanosecond_datout\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(28),
      I1 => in16(28),
      I2 => \^offsetadjustment_nanosecond_datout\(29),
      I3 => in16(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(31),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(26),
      I1 => in16(26),
      I2 => \^offsetadjustment_nanosecond_datout\(27),
      I3 => in16(27),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(24),
      I1 => in16(24),
      I2 => \^offsetadjustment_nanosecond_datout\(25),
      I3 => in16(25),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(31),
      I1 => in16(31),
      I2 => in16(30),
      I3 => \^offsetadjustment_nanosecond_datout\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(29),
      I1 => \^offsetadjustment_nanosecond_datout\(29),
      I2 => in16(28),
      I3 => \^offsetadjustment_nanosecond_datout\(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(27),
      I1 => \^offsetadjustment_nanosecond_datout\(27),
      I2 => in16(26),
      I3 => \^offsetadjustment_nanosecond_datout\(26),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(25),
      I1 => \^offsetadjustment_nanosecond_datout\(25),
      I2 => in16(24),
      I3 => \^offsetadjustment_nanosecond_datout\(24),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(31),
      I1 => \^offsetadjustment_nanosecond_datout\(31),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(30),
      I1 => \^offsetadjustment_nanosecond_datout\(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(29),
      I1 => \^offsetadjustment_nanosecond_datout\(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(28),
      I1 => \^offsetadjustment_nanosecond_datout\(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_29_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I1 => \PI_OffsetState_StaReg__0\(1),
      I2 => \PI_OffsetState_StaReg__0\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(31),
      I1 => in16(31),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_30_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(30),
      I1 => in16(30),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_31_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(29),
      I1 => in16(29),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_32_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(28),
      I1 => in16(28),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_33_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(22),
      I1 => in16(22),
      I2 => \^offsetadjustment_nanosecond_datout\(23),
      I3 => in16(23),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_35_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(20),
      I1 => in16(20),
      I2 => \^offsetadjustment_nanosecond_datout\(21),
      I3 => in16(21),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_36_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(18),
      I1 => in16(18),
      I2 => \^offsetadjustment_nanosecond_datout\(19),
      I3 => in16(19),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_37_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(16),
      I1 => in16(16),
      I2 => \^offsetadjustment_nanosecond_datout\(17),
      I3 => in16(17),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_38_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(23),
      I1 => \^offsetadjustment_nanosecond_datout\(23),
      I2 => in16(22),
      I3 => \^offsetadjustment_nanosecond_datout\(22),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_39_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \PI_OffsetState_StaReg__0\(1),
      I1 => \PI_OffsetState_StaReg__0\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(21),
      I1 => \^offsetadjustment_nanosecond_datout\(21),
      I2 => in16(20),
      I3 => \^offsetadjustment_nanosecond_datout\(20),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_40_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(19),
      I1 => \^offsetadjustment_nanosecond_datout\(19),
      I2 => in16(18),
      I3 => \^offsetadjustment_nanosecond_datout\(18),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_41_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(17),
      I1 => \^offsetadjustment_nanosecond_datout\(17),
      I2 => in16(16),
      I3 => \^offsetadjustment_nanosecond_datout\(16),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_42_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(14),
      I1 => in16(14),
      I2 => \^offsetadjustment_nanosecond_datout\(15),
      I3 => in16(15),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_44_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(12),
      I1 => in16(12),
      I2 => \^offsetadjustment_nanosecond_datout\(13),
      I3 => in16(13),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_45_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(10),
      I1 => in16(10),
      I2 => \^offsetadjustment_nanosecond_datout\(11),
      I3 => in16(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_46_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(8),
      I1 => in16(8),
      I2 => \^offsetadjustment_nanosecond_datout\(9),
      I3 => in16(9),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_47_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(15),
      I1 => \^offsetadjustment_nanosecond_datout\(15),
      I2 => in16(14),
      I3 => \^offsetadjustment_nanosecond_datout\(14),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_48_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(13),
      I1 => \^offsetadjustment_nanosecond_datout\(13),
      I2 => in16(12),
      I3 => \^offsetadjustment_nanosecond_datout\(12),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_49_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11155515FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(31),
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I4 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(31),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_5_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(11),
      I1 => \^offsetadjustment_nanosecond_datout\(11),
      I2 => in16(10),
      I3 => \^offsetadjustment_nanosecond_datout\(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_50_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(9),
      I1 => \^offsetadjustment_nanosecond_datout\(9),
      I2 => in16(8),
      I3 => \^offsetadjustment_nanosecond_datout\(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_51_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(6),
      I1 => in16(6),
      I2 => \^offsetadjustment_nanosecond_datout\(7),
      I3 => in16(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_52_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(4),
      I1 => in16(4),
      I2 => \^offsetadjustment_nanosecond_datout\(5),
      I3 => in16(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_53_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(2),
      I1 => in16(2),
      I2 => \^offsetadjustment_nanosecond_datout\(3),
      I3 => in16(3),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_54_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F04"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(0),
      I1 => in16(0),
      I2 => \^offsetadjustment_nanosecond_datout\(1),
      I3 => in16(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_55_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(7),
      I1 => \^offsetadjustment_nanosecond_datout\(7),
      I2 => in16(6),
      I3 => \^offsetadjustment_nanosecond_datout\(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_56_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(5),
      I1 => \^offsetadjustment_nanosecond_datout\(5),
      I2 => in16(4),
      I3 => \^offsetadjustment_nanosecond_datout\(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_57_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(3),
      I1 => \^offsetadjustment_nanosecond_datout\(3),
      I2 => in16(2),
      I3 => \^offsetadjustment_nanosecond_datout\(2),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_58_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => in16(1),
      I1 => \^offsetadjustment_nanosecond_datout\(1),
      I2 => in16(0),
      I3 => \^offsetadjustment_nanosecond_datout\(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_59_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8FF0000B800"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(31),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I2 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(31),
      I3 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I4 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(31),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(3),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(3),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(3),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(3),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(3),
      I1 => in16(3),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_5_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(2),
      I1 => in16(2),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(1),
      I1 => in16(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(0),
      I1 => in16(0),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(4),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(4),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(4),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(4),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(5),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(5),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(5),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(5),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(6),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(6),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(6),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(6),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(7),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(7),
      I1 => \^offsetadjustment_nanosecond_datout\(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(6),
      I1 => \^offsetadjustment_nanosecond_datout\(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(5),
      I1 => \^offsetadjustment_nanosecond_datout\(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(4),
      I1 => \^offsetadjustment_nanosecond_datout\(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(7),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(7),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(7),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(7),
      I1 => \^offsetadjustment_nanosecond_datout\(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(6),
      I1 => \^offsetadjustment_nanosecond_datout\(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(5),
      I1 => \^offsetadjustment_nanosecond_datout\(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => in16(4),
      I1 => \^offsetadjustment_nanosecond_datout\(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(8),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"575757F7F7F757F7"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_11_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_4_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(8),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(8),
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(8),
      I3 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AA8080AAAAAAAA"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_4_n_0\,
      I4 => in16(9),
      I5 => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(7),
      I1 => in16(7),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_10_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(6),
      I1 => in16(6),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_11_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(5),
      I1 => in16(5),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_12_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(4),
      I1 => in16(4),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1455FFFFFFFF"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg02_in(9),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PI_OffsetState_StaReg__0\(1),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_2_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EE44CFC00000"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I1 => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(9),
      I2 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I3 => PI_OffsetAdjustment_Nanosecond_DatReg01_in(9),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_3_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(11),
      I1 => in16(11),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_6_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(10),
      I1 => in16(10),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_7_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(9),
      I1 => in16(9),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^offsetadjustment_nanosecond_datout\(8),
      I1 => in16(8),
      O => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(0)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(10)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(11)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(11 downto 8),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(11 downto 8),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(11 downto 8),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(11 downto 8),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[11]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(12)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(13)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(14)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(15)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(15 downto 12),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(15 downto 12),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(15 downto 12),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(15 downto 12),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[15]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(16)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(17)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(18)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(19 downto 16),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(19 downto 16),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(19 downto 16),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(19 downto 16),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[18]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(19)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(19 downto 16),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(19 downto 16),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(15 downto 12),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(15 downto 12),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[19]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(1)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => in16(3 downto 0),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[1]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(20)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[19]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(23 downto 20),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(23 downto 20),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_5_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_6_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_7_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[20]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(21)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(22)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(23)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(23 downto 20),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(23 downto 20),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[18]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(23 downto 20),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(23 downto 20),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[23]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(24)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(25)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(26)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(27 downto 24),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(27 downto 24),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(27 downto 24),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(27 downto 24),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[26]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(27)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[20]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(27 downto 24),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(27 downto 24),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_5_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_6_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_7_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[27]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(28)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(29)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(2)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(30)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_25_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_26_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_27_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_28_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_29_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_30_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_31_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_32_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_n_3\,
      CYINIT => '1',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_33_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_34_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_35_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_36_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_37_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_38_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_39_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_40_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_7_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_8_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_9_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_10_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_11_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_12_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_13_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_14_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_15_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_16_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_17_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_18_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_19_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_20_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_21_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_22_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[30]_i_23_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(31)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_4_n_0\,
      CO(3) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => in16(30 downto 28),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(31 downto 28),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_26_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_27_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_28_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_29_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[27]_i_4_n_0\,
      CO(3) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^offsetadjustment_nanosecond_datout\(30 downto 28),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(31 downto 28),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_30_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_31_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_32_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_33_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_35_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_36_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_37_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_38_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_39_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_40_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_41_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_42_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_44_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_45_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_46_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_47_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_48_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_49_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_50_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_51_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_n_3\,
      CYINIT => '1',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_52_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_53_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_54_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_55_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_56_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_57_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_58_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_59_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[26]_i_5_n_0\,
      CO(3) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^offsetadjustment_nanosecond_datout\(30 downto 28),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(31 downto 28),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_13_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_14_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_15_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_16_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_17_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_18_n_0\,
      DI(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_19_n_0\,
      DI(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_20_n_0\,
      DI(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_21_n_0\,
      O(3 downto 0) => \NLW_PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_22_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_23_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_24_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_25_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(3)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(3 downto 0),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(3 downto 0),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_5_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_6_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_7_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[3]_i_8_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(4)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(5)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(6)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(7)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => in16(7 downto 4),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg01_in(7 downto 4),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[1]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(7 downto 4),
      O(3 downto 0) => \PI_OffsetAdjustment_Nanosecond_DatReg0__0\(7 downto 4),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[7]_i_13_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(8)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \^offsetadjustment_nanosecond_datout\(9)
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(11 downto 8),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(11 downto 8),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_6_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_7_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_8_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_9_n_0\
    );
\PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[3]_i_4_n_0\,
      CO(3) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_0\,
      CO(2) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_1\,
      CO(1) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_2\,
      CO(0) => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^offsetadjustment_nanosecond_datout\(7 downto 4),
      O(3 downto 0) => PI_OffsetAdjustment_Nanosecond_DatReg02_in(7 downto 4),
      S(3) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_10_n_0\,
      S(2) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_11_n_0\,
      S(1) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_12_n_0\,
      S(0) => \PI_OffsetAdjustment_Nanosecond_DatReg[9]_i_13_n_0\
    );
\PI_OffsetAdjustment_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \OffsetAdjustment_Second_DatReg__0\(0),
      I1 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I2 => \PI_OffsetAdjustment_Second_DatReg[0]_i_3_n_0\,
      I3 => \^offsetadjustment_second_datout\(0),
      O => \PI_OffsetAdjustment_Second_DatReg[0]_i_1_n_0\
    );
\PI_OffsetAdjustment_Second_DatReg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SysRstN_RstIn,
      O => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\
    );
\PI_OffsetAdjustment_Second_DatReg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \PI_OffsetState_StaReg__0\(0),
      I1 => \PI_OffsetState_StaReg__0\(1),
      I2 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I3 => OffsetAdjustment_ValOldReg,
      I4 => OffsetAdjustment_ValReg_reg_n_0,
      O => \PI_OffsetAdjustment_Second_DatReg[0]_i_3_n_0\
    );
\PI_OffsetAdjustment_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetAdjustment_Second_DatReg[0]_i_1_n_0\,
      Q => \^offsetadjustment_second_datout\(0)
    );
PI_OffsetAdjustment_Sign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888FFFFA8880000"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => PI_OffsetAdjustment_Sign_DatReg_i_2_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => \PI_OffsetAdjustment_Nanosecond_DatReg[31]_i_3_n_0\,
      I4 => PI_OffsetAdjustment_Sign_DatReg_i_3_n_0,
      I5 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      O => PI_OffsetAdjustment_Sign_DatReg_i_1_n_0
    );
PI_OffsetAdjustment_Sign_DatReg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D000D0000000C0"
    )
        port map (
      I0 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[30]_i_5_n_0\,
      I1 => \^pi_offsetadjustment_sign_datreg_reg_0\,
      I2 => \PI_OffsetState_StaReg__0\(1),
      I3 => \PI_OffsetState_StaReg__0\(0),
      I4 => \PI_OffsetAdjustment_Nanosecond_DatReg_reg[31]_i_9_n_0\,
      I5 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      O => PI_OffsetAdjustment_Sign_DatReg_i_2_n_0
    );
PI_OffsetAdjustment_Sign_DatReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5D5D5F5D"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetState_StaReg__0\(1),
      I2 => \PI_OffsetState_StaReg__0\(0),
      I3 => OffsetAdjustment_ValReg_reg_n_0,
      I4 => OffsetAdjustment_ValOldReg,
      O => PI_OffsetAdjustment_Sign_DatReg_i_3_n_0
    );
PI_OffsetAdjustment_Sign_DatReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_OffsetAdjustment_Sign_DatReg_i_1_n_0,
      Q => \^pi_offsetadjustment_sign_datreg_reg_0\
    );
PI_OffsetAdjustment_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFDDDDD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetState_StaReg__0\(1),
      I2 => \OffsetAdjustment_Second_DatReg__0\(0),
      I3 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I4 => PI_OffsetAdjustment_ValReg_i_2_n_0,
      I5 => \PI_OffsetState_StaReg__0\(0),
      O => PI_OffsetAdjustment_ValReg_i_1_n_0
    );
PI_OffsetAdjustment_ValReg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustment_ValReg_reg_n_0,
      I1 => OffsetAdjustment_ValOldReg,
      O => PI_OffsetAdjustment_ValReg_i_2_n_0
    );
PI_OffsetAdjustment_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_OffsetAdjustment_ValReg_i_1_n_0,
      Q => \^offsetadjustment_valout\
    );
PI_OffsetIntegralSign_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DD0C00000000"
    )
        port map (
      I0 => \p_2_in__0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => PI_OffsetIntegralSign_DatReg35_out
    );
PI_OffsetIntegralSign_DatReg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(42),
      I1 => \PI_OffsetIntegral_DatReg__0\(43),
      O => PI_OffsetIntegralSign_DatReg_i_10_n_0
    );
PI_OffsetIntegralSign_DatReg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(40),
      I1 => \PI_OffsetIntegral_DatReg__0\(41),
      O => PI_OffsetIntegralSign_DatReg_i_11_n_0
    );
PI_OffsetIntegralSign_DatReg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(39),
      I1 => \PI_OffsetIntegral_DatReg__0\(38),
      O => PI_OffsetIntegralSign_DatReg_i_13_n_0
    );
PI_OffsetIntegralSign_DatReg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(37),
      I1 => \PI_OffsetIntegral_DatReg__0\(36),
      O => PI_OffsetIntegralSign_DatReg_i_14_n_0
    );
PI_OffsetIntegralSign_DatReg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(35),
      I1 => \PI_OffsetIntegral_DatReg__0\(34),
      O => PI_OffsetIntegralSign_DatReg_i_15_n_0
    );
PI_OffsetIntegralSign_DatReg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(33),
      I1 => \PI_OffsetIntegral_DatReg__0\(32),
      O => PI_OffsetIntegralSign_DatReg_i_16_n_0
    );
PI_OffsetIntegralSign_DatReg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(38),
      I1 => \PI_OffsetIntegral_DatReg__0\(39),
      O => PI_OffsetIntegralSign_DatReg_i_17_n_0
    );
PI_OffsetIntegralSign_DatReg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(36),
      I1 => \PI_OffsetIntegral_DatReg__0\(37),
      O => PI_OffsetIntegralSign_DatReg_i_18_n_0
    );
PI_OffsetIntegralSign_DatReg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(34),
      I1 => \PI_OffsetIntegral_DatReg__0\(35),
      O => PI_OffsetIntegralSign_DatReg_i_19_n_0
    );
PI_OffsetIntegralSign_DatReg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(32),
      I1 => \PI_OffsetIntegral_DatReg__0\(33),
      O => PI_OffsetIntegralSign_DatReg_i_20_n_0
    );
PI_OffsetIntegralSign_DatReg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(38),
      I1 => \PI_OffsetIntegral_DatReg__0\(39),
      O => PI_OffsetIntegralSign_DatReg_i_22_n_0
    );
PI_OffsetIntegralSign_DatReg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(36),
      I1 => \PI_OffsetIntegral_DatReg__0\(37),
      O => PI_OffsetIntegralSign_DatReg_i_23_n_0
    );
PI_OffsetIntegralSign_DatReg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(34),
      I1 => \PI_OffsetIntegral_DatReg__0\(35),
      O => PI_OffsetIntegralSign_DatReg_i_24_n_0
    );
PI_OffsetIntegralSign_DatReg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(32),
      I1 => \PI_OffsetIntegral_DatReg__0\(33),
      O => PI_OffsetIntegralSign_DatReg_i_25_n_0
    );
PI_OffsetIntegralSign_DatReg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(30),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(31),
      O => PI_OffsetIntegralSign_DatReg_i_27_n_0
    );
PI_OffsetIntegralSign_DatReg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(28),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(29),
      O => PI_OffsetIntegralSign_DatReg_i_28_n_0
    );
PI_OffsetIntegralSign_DatReg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(26),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(27),
      O => PI_OffsetIntegralSign_DatReg_i_29_n_0
    );
PI_OffsetIntegralSign_DatReg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(24),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(25),
      O => PI_OffsetIntegralSign_DatReg_i_30_n_0
    );
PI_OffsetIntegralSign_DatReg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(31),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(30),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => PI_OffsetIntegralSign_DatReg_i_31_n_0
    );
PI_OffsetIntegralSign_DatReg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(29),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(28),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => PI_OffsetIntegralSign_DatReg_i_32_n_0
    );
PI_OffsetIntegralSign_DatReg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(27),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(26),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => PI_OffsetIntegralSign_DatReg_i_33_n_0
    );
PI_OffsetIntegralSign_DatReg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(25),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(24),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => PI_OffsetIntegralSign_DatReg_i_34_n_0
    );
PI_OffsetIntegralSign_DatReg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(30),
      I2 => \PI_OffsetIntegral_DatReg__0\(31),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => PI_OffsetIntegralSign_DatReg_i_36_n_0
    );
PI_OffsetIntegralSign_DatReg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(28),
      I2 => \PI_OffsetIntegral_DatReg__0\(29),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => PI_OffsetIntegralSign_DatReg_i_37_n_0
    );
PI_OffsetIntegralSign_DatReg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(26),
      I2 => \PI_OffsetIntegral_DatReg__0\(27),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => PI_OffsetIntegralSign_DatReg_i_38_n_0
    );
PI_OffsetIntegralSign_DatReg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(24),
      I2 => \PI_OffsetIntegral_DatReg__0\(25),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => PI_OffsetIntegralSign_DatReg_i_39_n_0
    );
PI_OffsetIntegralSign_DatReg_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(31),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(30),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => PI_OffsetIntegralSign_DatReg_i_40_n_0
    );
PI_OffsetIntegralSign_DatReg_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(29),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(28),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => PI_OffsetIntegralSign_DatReg_i_41_n_0
    );
PI_OffsetIntegralSign_DatReg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(27),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(26),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => PI_OffsetIntegralSign_DatReg_i_42_n_0
    );
PI_OffsetIntegralSign_DatReg_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(25),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(24),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => PI_OffsetIntegralSign_DatReg_i_43_n_0
    );
PI_OffsetIntegralSign_DatReg_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(22),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(23),
      O => PI_OffsetIntegralSign_DatReg_i_45_n_0
    );
PI_OffsetIntegralSign_DatReg_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(20),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(21),
      O => PI_OffsetIntegralSign_DatReg_i_46_n_0
    );
PI_OffsetIntegralSign_DatReg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(18),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(19),
      O => PI_OffsetIntegralSign_DatReg_i_47_n_0
    );
PI_OffsetIntegralSign_DatReg_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(16),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(17),
      O => PI_OffsetIntegralSign_DatReg_i_48_n_0
    );
PI_OffsetIntegralSign_DatReg_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(23),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(22),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => PI_OffsetIntegralSign_DatReg_i_49_n_0
    );
PI_OffsetIntegralSign_DatReg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(43),
      I1 => \PI_OffsetIntegral_DatReg__0\(42),
      O => PI_OffsetIntegralSign_DatReg_i_5_n_0
    );
PI_OffsetIntegralSign_DatReg_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(21),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(20),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => PI_OffsetIntegralSign_DatReg_i_50_n_0
    );
PI_OffsetIntegralSign_DatReg_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(19),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(18),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => PI_OffsetIntegralSign_DatReg_i_51_n_0
    );
PI_OffsetIntegralSign_DatReg_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(17),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(16),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => PI_OffsetIntegralSign_DatReg_i_52_n_0
    );
PI_OffsetIntegralSign_DatReg_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(22),
      I2 => \PI_OffsetIntegral_DatReg__0\(23),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => PI_OffsetIntegralSign_DatReg_i_54_n_0
    );
PI_OffsetIntegralSign_DatReg_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(20),
      I2 => \PI_OffsetIntegral_DatReg__0\(21),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => PI_OffsetIntegralSign_DatReg_i_55_n_0
    );
PI_OffsetIntegralSign_DatReg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(18),
      I2 => \PI_OffsetIntegral_DatReg__0\(19),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => PI_OffsetIntegralSign_DatReg_i_56_n_0
    );
PI_OffsetIntegralSign_DatReg_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(16),
      I2 => \PI_OffsetIntegral_DatReg__0\(17),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => PI_OffsetIntegralSign_DatReg_i_57_n_0
    );
PI_OffsetIntegralSign_DatReg_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(23),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(22),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => PI_OffsetIntegralSign_DatReg_i_58_n_0
    );
PI_OffsetIntegralSign_DatReg_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(21),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(20),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => PI_OffsetIntegralSign_DatReg_i_59_n_0
    );
PI_OffsetIntegralSign_DatReg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(41),
      I1 => \PI_OffsetIntegral_DatReg__0\(40),
      O => PI_OffsetIntegralSign_DatReg_i_6_n_0
    );
PI_OffsetIntegralSign_DatReg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(19),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(18),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => PI_OffsetIntegralSign_DatReg_i_60_n_0
    );
PI_OffsetIntegralSign_DatReg_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(17),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(16),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => PI_OffsetIntegralSign_DatReg_i_61_n_0
    );
PI_OffsetIntegralSign_DatReg_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(14),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(15),
      O => PI_OffsetIntegralSign_DatReg_i_63_n_0
    );
PI_OffsetIntegralSign_DatReg_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(12),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(13),
      O => PI_OffsetIntegralSign_DatReg_i_64_n_0
    );
PI_OffsetIntegralSign_DatReg_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(10),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(11),
      O => PI_OffsetIntegralSign_DatReg_i_65_n_0
    );
PI_OffsetIntegralSign_DatReg_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(8),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(9),
      O => PI_OffsetIntegralSign_DatReg_i_66_n_0
    );
PI_OffsetIntegralSign_DatReg_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(15),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(14),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => PI_OffsetIntegralSign_DatReg_i_67_n_0
    );
PI_OffsetIntegralSign_DatReg_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(13),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(12),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => PI_OffsetIntegralSign_DatReg_i_68_n_0
    );
PI_OffsetIntegralSign_DatReg_i_69: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(11),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(10),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => PI_OffsetIntegralSign_DatReg_i_69_n_0
    );
PI_OffsetIntegralSign_DatReg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(42),
      I1 => \PI_OffsetIntegral_DatReg__0\(43),
      O => PI_OffsetIntegralSign_DatReg_i_7_n_0
    );
PI_OffsetIntegralSign_DatReg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(9),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(8),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => PI_OffsetIntegralSign_DatReg_i_70_n_0
    );
PI_OffsetIntegralSign_DatReg_i_72: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(14),
      I2 => \PI_OffsetIntegral_DatReg__0\(15),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => PI_OffsetIntegralSign_DatReg_i_72_n_0
    );
PI_OffsetIntegralSign_DatReg_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(12),
      I2 => \PI_OffsetIntegral_DatReg__0\(13),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => PI_OffsetIntegralSign_DatReg_i_73_n_0
    );
PI_OffsetIntegralSign_DatReg_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(10),
      I2 => \PI_OffsetIntegral_DatReg__0\(11),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => PI_OffsetIntegralSign_DatReg_i_74_n_0
    );
PI_OffsetIntegralSign_DatReg_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(8),
      I2 => \PI_OffsetIntegral_DatReg__0\(9),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => PI_OffsetIntegralSign_DatReg_i_75_n_0
    );
PI_OffsetIntegralSign_DatReg_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(15),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(14),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => PI_OffsetIntegralSign_DatReg_i_76_n_0
    );
PI_OffsetIntegralSign_DatReg_i_77: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(13),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(12),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => PI_OffsetIntegralSign_DatReg_i_77_n_0
    );
PI_OffsetIntegralSign_DatReg_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(11),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(10),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => PI_OffsetIntegralSign_DatReg_i_78_n_0
    );
PI_OffsetIntegralSign_DatReg_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(9),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(8),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => PI_OffsetIntegralSign_DatReg_i_79_n_0
    );
PI_OffsetIntegralSign_DatReg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(40),
      I1 => \PI_OffsetIntegral_DatReg__0\(41),
      O => PI_OffsetIntegralSign_DatReg_i_8_n_0
    );
PI_OffsetIntegralSign_DatReg_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(6),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(7),
      O => PI_OffsetIntegralSign_DatReg_i_80_n_0
    );
PI_OffsetIntegralSign_DatReg_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(4),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(5),
      O => PI_OffsetIntegralSign_DatReg_i_81_n_0
    );
PI_OffsetIntegralSign_DatReg_i_82: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(2),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(3),
      O => PI_OffsetIntegralSign_DatReg_i_82_n_0
    );
PI_OffsetIntegralSign_DatReg_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(0),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I2 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I3 => \PI_OffsetIntegral_DatReg__0\(1),
      O => PI_OffsetIntegralSign_DatReg_i_83_n_0
    );
PI_OffsetIntegralSign_DatReg_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(7),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(6),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => PI_OffsetIntegralSign_DatReg_i_84_n_0
    );
PI_OffsetIntegralSign_DatReg_i_85: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(5),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(4),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => PI_OffsetIntegralSign_DatReg_i_85_n_0
    );
PI_OffsetIntegralSign_DatReg_i_86: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(3),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(2),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => PI_OffsetIntegralSign_DatReg_i_86_n_0
    );
PI_OffsetIntegralSign_DatReg_i_87: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(1),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(0),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => PI_OffsetIntegralSign_DatReg_i_87_n_0
    );
PI_OffsetIntegralSign_DatReg_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(6),
      I2 => \PI_OffsetIntegral_DatReg__0\(7),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => PI_OffsetIntegralSign_DatReg_i_88_n_0
    );
PI_OffsetIntegralSign_DatReg_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(4),
      I2 => \PI_OffsetIntegral_DatReg__0\(5),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => PI_OffsetIntegralSign_DatReg_i_89_n_0
    );
PI_OffsetIntegralSign_DatReg_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(2),
      I2 => \PI_OffsetIntegral_DatReg__0\(3),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => PI_OffsetIntegralSign_DatReg_i_90_n_0
    );
PI_OffsetIntegralSign_DatReg_i_91: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg__0\(1),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => PI_OffsetIntegralSign_DatReg_i_91_n_0
    );
PI_OffsetIntegralSign_DatReg_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(7),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(6),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => PI_OffsetIntegralSign_DatReg_i_92_n_0
    );
PI_OffsetIntegralSign_DatReg_i_93: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(5),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(4),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => PI_OffsetIntegralSign_DatReg_i_93_n_0
    );
PI_OffsetIntegralSign_DatReg_i_94: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(3),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(2),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => PI_OffsetIntegralSign_DatReg_i_94_n_0
    );
PI_OffsetIntegralSign_DatReg_i_95: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(1),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \PI_OffsetIntegral_DatReg__0\(0),
      I3 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => PI_OffsetIntegralSign_DatReg_i_95_n_0
    );
PI_OffsetIntegralSign_DatReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PI_OffsetIntegralSign_DatReg35_out,
      Q => PI_OffsetIntegralSign_DatReg_reg_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_26_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_12_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_12_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_12_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_27_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_28_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_29_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_30_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_31_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_32_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_33_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_34_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_4_n_0,
      CO(3 downto 2) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => \p_2_in__0\,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => PI_OffsetIntegralSign_DatReg_i_5_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_6_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => PI_OffsetIntegralSign_DatReg_i_7_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_8_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_35_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_21_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_21_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_21_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_36_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_37_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_38_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_39_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_40_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_41_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_42_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_43_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_44_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_26_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_26_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_26_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_26_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_45_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_46_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_47_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_48_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_49_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_50_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_51_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_52_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_9_n_0,
      CO(3 downto 2) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_3_CO_UNCONNECTED(3 downto 2),
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => PI_OffsetIntegralSign_DatReg_i_10_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_11_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_35: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_53_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_35_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_35_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_35_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_35_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_54_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_55_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_56_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_57_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_35_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_58_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_59_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_60_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_61_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_12_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_4_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_4_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_4_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_13_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_14_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_15_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_16_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_17_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_18_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_19_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_20_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_44: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_62_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_44_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_44_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_44_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_44_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_63_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_64_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_65_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_66_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_44_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_67_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_68_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_69_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_70_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_71_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_53_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_53_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_53_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_53_n_3,
      CYINIT => '0',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_72_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_73_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_74_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_75_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_53_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_76_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_77_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_78_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_79_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_62: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_62_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_62_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_62_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_62_n_3,
      CYINIT => '1',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_80_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_81_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_82_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_83_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_62_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_84_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_85_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_86_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_87_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_71: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_71_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_71_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_71_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_71_n_3,
      CYINIT => '1',
      DI(3) => PI_OffsetIntegralSign_DatReg_i_88_n_0,
      DI(2) => PI_OffsetIntegralSign_DatReg_i_89_n_0,
      DI(1) => PI_OffsetIntegralSign_DatReg_i_90_n_0,
      DI(0) => PI_OffsetIntegralSign_DatReg_i_91_n_0,
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_71_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_92_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_93_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_94_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_95_n_0
    );
PI_OffsetIntegralSign_DatReg_reg_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => PI_OffsetIntegralSign_DatReg_reg_i_21_n_0,
      CO(3) => PI_OffsetIntegralSign_DatReg_reg_i_9_n_0,
      CO(2) => PI_OffsetIntegralSign_DatReg_reg_i_9_n_1,
      CO(1) => PI_OffsetIntegralSign_DatReg_reg_i_9_n_2,
      CO(0) => PI_OffsetIntegralSign_DatReg_reg_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_PI_OffsetIntegralSign_DatReg_reg_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => PI_OffsetIntegralSign_DatReg_i_22_n_0,
      S(2) => PI_OffsetIntegralSign_DatReg_i_23_n_0,
      S(1) => PI_OffsetIntegralSign_DatReg_i_24_n_0,
      S(0) => PI_OffsetIntegralSign_DatReg_i_25_n_0
    );
\PI_OffsetIntegral_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[0]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(0),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[0]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[0]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(0),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(0),
      O => \PI_OffsetIntegral_DatReg[0]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(0),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(0),
      I3 => PI_OffsetIntegral_DatReg2(0),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[0]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[10]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(10),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[10]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[10]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(10),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(10),
      O => \PI_OffsetIntegral_DatReg[10]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(10),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(10),
      I3 => PI_OffsetIntegral_DatReg2(10),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[10]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[11]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(11),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(8),
      O => \PI_OffsetIntegral_DatReg[11]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(11),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(10),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(9),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(8),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(11),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(10),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(9),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(8),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \PI_OffsetIntegral_DatReg[11]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[11]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(11),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(11),
      O => \PI_OffsetIntegral_DatReg[11]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(11),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(11),
      I3 => PI_OffsetIntegral_DatReg2(11),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[11]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(11),
      O => \PI_OffsetIntegral_DatReg[11]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(10),
      O => \PI_OffsetIntegral_DatReg[11]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(9),
      O => \PI_OffsetIntegral_DatReg[11]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[12]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(12),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[12]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[12]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(12),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(12),
      O => \PI_OffsetIntegral_DatReg[12]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(12),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(12),
      I3 => PI_OffsetIntegral_DatReg2(12),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[12]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[13]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[13]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(13),
      O => \PI_OffsetIntegral_DatReg[13]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(13),
      I1 => PI_OffsetIntegral_DatReg0(13),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(13),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[13]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(13),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(13),
      O => \PI_OffsetIntegral_DatReg[13]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[14]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(14),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[14]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[14]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(14),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(14),
      O => \PI_OffsetIntegral_DatReg[14]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(14),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(14),
      I3 => PI_OffsetIntegral_DatReg2(14),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[14]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[15]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(15),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(12),
      O => \PI_OffsetIntegral_DatReg[15]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(15),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(14),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(13),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(12),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(15),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(14),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(13),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(12),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \PI_OffsetIntegral_DatReg[15]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[15]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(15),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(15),
      O => \PI_OffsetIntegral_DatReg[15]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(15),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(15),
      I3 => PI_OffsetIntegral_DatReg2(15),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[15]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(15),
      O => \PI_OffsetIntegral_DatReg[15]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(14),
      O => \PI_OffsetIntegral_DatReg[15]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(13),
      O => \PI_OffsetIntegral_DatReg[15]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[16]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(16),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[16]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[16]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(16),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(16),
      O => \PI_OffsetIntegral_DatReg[16]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(16),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(16),
      I3 => PI_OffsetIntegral_DatReg2(16),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[16]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[17]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[17]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(17),
      O => \PI_OffsetIntegral_DatReg[17]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(17),
      I1 => PI_OffsetIntegral_DatReg0(17),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(17),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[17]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(17),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(17),
      O => \PI_OffsetIntegral_DatReg[17]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[18]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[18]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(18),
      O => \PI_OffsetIntegral_DatReg[18]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(18),
      I1 => PI_OffsetIntegral_DatReg0(18),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(18),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[18]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(18),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(18),
      O => \PI_OffsetIntegral_DatReg[18]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[19]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(19),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(16),
      O => \PI_OffsetIntegral_DatReg[19]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(19),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(18),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(17),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(16),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(19),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(18),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(17),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(16),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \PI_OffsetIntegral_DatReg[19]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[19]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(19),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(19),
      O => \PI_OffsetIntegral_DatReg[19]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(19),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(19),
      I3 => PI_OffsetIntegral_DatReg2(19),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[19]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(19),
      O => \PI_OffsetIntegral_DatReg[19]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(18),
      O => \PI_OffsetIntegral_DatReg[19]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(17),
      O => \PI_OffsetIntegral_DatReg[19]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[1]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[1]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(1),
      O => \PI_OffsetIntegral_DatReg[1]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(1),
      I1 => PI_OffsetIntegral_DatReg0(1),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(1),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[1]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(1),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(1),
      O => \PI_OffsetIntegral_DatReg[1]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[20]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(20),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[20]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[20]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(20),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(20),
      O => \PI_OffsetIntegral_DatReg[20]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(20),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(20),
      I3 => PI_OffsetIntegral_DatReg2(20),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[20]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[21]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(21),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[21]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[21]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(21),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(21),
      O => \PI_OffsetIntegral_DatReg[21]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(21),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(21),
      I3 => PI_OffsetIntegral_DatReg2(21),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[21]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[22]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[22]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(22),
      O => \PI_OffsetIntegral_DatReg[22]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(22),
      I1 => PI_OffsetIntegral_DatReg0(22),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(22),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[22]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(22),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(22),
      O => \PI_OffsetIntegral_DatReg[22]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[23]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(23),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(20),
      O => \PI_OffsetIntegral_DatReg[23]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(23),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(22),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(21),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(20),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(23),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(22),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(21),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(20),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \PI_OffsetIntegral_DatReg[23]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[23]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(23),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(23),
      O => \PI_OffsetIntegral_DatReg[23]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(23),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(23),
      I3 => PI_OffsetIntegral_DatReg2(23),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[23]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(23),
      O => \PI_OffsetIntegral_DatReg[23]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(22),
      O => \PI_OffsetIntegral_DatReg[23]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(21),
      O => \PI_OffsetIntegral_DatReg[23]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[24]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(24),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[24]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[24]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(24),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(24),
      O => \PI_OffsetIntegral_DatReg[24]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(24),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(24),
      I3 => PI_OffsetIntegral_DatReg2(24),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[24]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[25]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(25),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[25]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[25]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(25),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(25),
      O => \PI_OffsetIntegral_DatReg[25]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(25),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(25),
      I3 => PI_OffsetIntegral_DatReg2(25),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[25]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[26]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(26),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[26]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[26]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(26),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(26),
      O => \PI_OffsetIntegral_DatReg[26]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(26),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(26),
      I3 => PI_OffsetIntegral_DatReg2(26),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[26]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[27]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(27),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(24),
      O => \PI_OffsetIntegral_DatReg[27]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(27),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(26),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(25),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(24),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(27),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(26),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(25),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(24),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \PI_OffsetIntegral_DatReg[27]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[27]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(27),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(27),
      O => \PI_OffsetIntegral_DatReg[27]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(27),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(27),
      I3 => PI_OffsetIntegral_DatReg2(27),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[27]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(27),
      O => \PI_OffsetIntegral_DatReg[27]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(26),
      O => \PI_OffsetIntegral_DatReg[27]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(25),
      O => \PI_OffsetIntegral_DatReg[27]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[28]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(28),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[28]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[28]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(28),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(28),
      O => \PI_OffsetIntegral_DatReg[28]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(28),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(28),
      I3 => PI_OffsetIntegral_DatReg2(28),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[28]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[29]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[29]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(29),
      O => \PI_OffsetIntegral_DatReg[29]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(29),
      I1 => PI_OffsetIntegral_DatReg0(29),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(29),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[29]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(29),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(29),
      O => \PI_OffsetIntegral_DatReg[29]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[2]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[2]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(2),
      O => \PI_OffsetIntegral_DatReg[2]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(2),
      I1 => PI_OffsetIntegral_DatReg0(2),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(2),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[2]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(2),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(2),
      O => \PI_OffsetIntegral_DatReg[2]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[30]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(30),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[30]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[30]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(30),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(30),
      O => \PI_OffsetIntegral_DatReg[30]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(30),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(30),
      I3 => PI_OffsetIntegral_DatReg2(30),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[30]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[31]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[31]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(31),
      O => \PI_OffsetIntegral_DatReg[31]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(28),
      O => \PI_OffsetIntegral_DatReg[31]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(31),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(30),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(29),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(28),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(31),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(30),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(29),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(28),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \PI_OffsetIntegral_DatReg[31]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(31),
      I1 => PI_OffsetIntegral_DatReg0(31),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(31),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[31]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(31),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(31),
      O => \PI_OffsetIntegral_DatReg[31]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(31),
      O => \PI_OffsetIntegral_DatReg[31]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(30),
      O => \PI_OffsetIntegral_DatReg[31]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(29),
      O => \PI_OffsetIntegral_DatReg[31]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[32]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(32),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[32]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[32]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(32),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(32),
      O => \PI_OffsetIntegral_DatReg[32]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(32),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(32),
      I3 => PI_OffsetIntegral_DatReg2(32),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[32]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[33]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[33]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(33),
      O => \PI_OffsetIntegral_DatReg[33]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(33),
      I1 => PI_OffsetIntegral_DatReg0(33),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(33),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[33]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(33),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(33),
      O => \PI_OffsetIntegral_DatReg[33]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[34]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[34]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(34),
      O => \PI_OffsetIntegral_DatReg[34]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(34),
      I1 => PI_OffsetIntegral_DatReg0(34),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(34),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[34]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(34),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(34),
      O => \PI_OffsetIntegral_DatReg[34]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[35]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(35),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[35]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(32),
      O => \PI_OffsetIntegral_DatReg[35]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(35),
      O => \PI_OffsetIntegral_DatReg[35]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(34),
      O => \PI_OffsetIntegral_DatReg[35]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(33),
      O => \PI_OffsetIntegral_DatReg[35]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(32),
      O => \PI_OffsetIntegral_DatReg[35]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[35]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(35),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(35),
      O => \PI_OffsetIntegral_DatReg[35]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(35),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(35),
      I3 => PI_OffsetIntegral_DatReg2(35),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[35]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(35),
      O => \PI_OffsetIntegral_DatReg[35]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(34),
      O => \PI_OffsetIntegral_DatReg[35]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[35]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(33),
      O => \PI_OffsetIntegral_DatReg[35]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[36]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(36),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[36]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[36]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(36),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(36),
      O => \PI_OffsetIntegral_DatReg[36]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(36),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(36),
      I3 => PI_OffsetIntegral_DatReg2(36),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[36]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[37]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(37),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[37]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[37]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(37),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(37),
      O => \PI_OffsetIntegral_DatReg[37]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(37),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(37),
      I3 => PI_OffsetIntegral_DatReg2(37),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[37]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[38]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[38]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(38),
      O => \PI_OffsetIntegral_DatReg[38]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(38),
      I1 => PI_OffsetIntegral_DatReg0(38),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(38),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[38]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(38),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(38),
      O => \PI_OffsetIntegral_DatReg[38]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[38]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetAdjustment_Sign_DatReg,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      O => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[39]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(39),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[39]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(36),
      O => \PI_OffsetIntegral_DatReg[39]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(39),
      O => \PI_OffsetIntegral_DatReg[39]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(38),
      O => \PI_OffsetIntegral_DatReg[39]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(37),
      O => \PI_OffsetIntegral_DatReg[39]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(36),
      O => \PI_OffsetIntegral_DatReg[39]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[39]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(39),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(39),
      O => \PI_OffsetIntegral_DatReg[39]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(39),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(39),
      I3 => PI_OffsetIntegral_DatReg2(39),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[39]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(39),
      O => \PI_OffsetIntegral_DatReg[39]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(38),
      O => \PI_OffsetIntegral_DatReg[39]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[39]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(37),
      O => \PI_OffsetIntegral_DatReg[39]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[3]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(3),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(0),
      O => \PI_OffsetIntegral_DatReg[3]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(3),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(2),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(1),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(0),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(3),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(2),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(1),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(0),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[3]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[3]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(3),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(3),
      O => \PI_OffsetIntegral_DatReg[3]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(3),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(3),
      I3 => PI_OffsetIntegral_DatReg2(3),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[3]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(3),
      O => \PI_OffsetIntegral_DatReg[3]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(2),
      O => \PI_OffsetIntegral_DatReg[3]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(1),
      O => \PI_OffsetIntegral_DatReg[3]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[40]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(40),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[40]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[40]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(40),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(40),
      O => \PI_OffsetIntegral_DatReg[40]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(40),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(40),
      I3 => PI_OffsetIntegral_DatReg2(40),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[40]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[41]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(41),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[41]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[41]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(41),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(41),
      O => \PI_OffsetIntegral_DatReg[41]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(41),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(41),
      I3 => PI_OffsetIntegral_DatReg2(41),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[41]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[42]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(42),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[42]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[42]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(42),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(42),
      O => \PI_OffsetIntegral_DatReg[42]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(42),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(42),
      I3 => PI_OffsetIntegral_DatReg2(42),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[42]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002FFFFFFFF"
    )
        port map (
      I0 => OffsetAdjustment_ValReg_reg_n_0,
      I1 => OffsetAdjustment_ValOldReg,
      I2 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I3 => \PI_OffsetState_StaReg__0\(1),
      I4 => \PI_OffsetState_StaReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(41),
      O => \PI_OffsetIntegral_DatReg[43]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(40),
      O => \PI_OffsetIntegral_DatReg[43]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(43),
      O => \PI_OffsetIntegral_DatReg[43]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(42),
      O => \PI_OffsetIntegral_DatReg[43]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(41),
      O => \PI_OffsetIntegral_DatReg[43]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(40),
      O => \PI_OffsetIntegral_DatReg[43]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[43]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(43),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[43]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[43]_i_5_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(43),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(43),
      O => \PI_OffsetIntegral_DatReg[43]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(43),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(43),
      I3 => PI_OffsetIntegral_DatReg2(43),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[43]_i_5_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(43),
      O => \PI_OffsetIntegral_DatReg[43]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[43]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(42),
      O => \PI_OffsetIntegral_DatReg[43]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[4]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(4),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[4]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[4]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(4),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(4),
      O => \PI_OffsetIntegral_DatReg[4]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(4),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(4),
      I3 => PI_OffsetIntegral_DatReg2(4),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[4]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[5]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(5),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[5]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[5]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(5),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(5),
      O => \PI_OffsetIntegral_DatReg[5]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(5),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(5),
      I3 => PI_OffsetIntegral_DatReg2(5),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[5]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22220222"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[6]_i_2_n_0\,
      I1 => \PI_OffsetIntegral_DatReg[6]_i_3_n_0\,
      I2 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I3 => OffsetAdjustment_Sign_DatReg,
      I4 => PI_OffsetIntegral_DatReg2(6),
      O => \PI_OffsetIntegral_DatReg[6]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg2(6),
      I1 => PI_OffsetIntegral_DatReg0(6),
      I2 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I3 => PI_OffsetIntegral_DatReg01_in(6),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[6]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDFDFDFDDDFD"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      I1 => \OffsetAdjustment_Second_DatReg__0\(0),
      I2 => \PI_OffsetIntegral_DatReg[38]_i_4_n_0\,
      I3 => PI_OffsetIntegral_DatReg01_in(6),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(6),
      O => \PI_OffsetIntegral_DatReg[6]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[7]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(7),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(4),
      O => \PI_OffsetIntegral_DatReg[7]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(7),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(6),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_12_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(5),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_13_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(4),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(7),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(6),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_16_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(5),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_17_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg__0\(4),
      I1 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \PI_OffsetIntegral_DatReg[7]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[7]_i_4_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(7),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(7),
      O => \PI_OffsetIntegral_DatReg[7]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(7),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(7),
      I3 => PI_OffsetIntegral_DatReg2(7),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[7]_i_4_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(7),
      O => \PI_OffsetIntegral_DatReg[7]_i_7_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(6),
      O => \PI_OffsetIntegral_DatReg[7]_i_8_n_0\
    );
\PI_OffsetIntegral_DatReg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \PI_OffsetIntegral_DatReg__0\(5),
      O => \PI_OffsetIntegral_DatReg[7]_i_9_n_0\
    );
\PI_OffsetIntegral_DatReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[8]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(8),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[8]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[8]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(8),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(8),
      O => \PI_OffsetIntegral_DatReg[8]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(8),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(8),
      I3 => PI_OffsetIntegral_DatReg2(8),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[8]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA2A00000000"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[9]_i_2_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg2(9),
      I4 => \OffsetAdjustment_Second_DatReg__0\(0),
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetIntegral_DatReg[9]_i_1_n_0\
    );
\PI_OffsetIntegral_DatReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAEAEAEAFAEA"
    )
        port map (
      I0 => \PI_OffsetIntegral_DatReg[9]_i_3_n_0\,
      I1 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I2 => OffsetAdjustment_Sign_DatReg,
      I3 => PI_OffsetIntegral_DatReg01_in(9),
      I4 => \p_2_in__0\,
      I5 => PI_OffsetIntegral_DatReg0(9),
      O => \PI_OffsetIntegral_DatReg[9]_i_2_n_0\
    );
\PI_OffsetIntegral_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000E2E2FF00"
    )
        port map (
      I0 => PI_OffsetIntegral_DatReg0(9),
      I1 => PI_OffsetIntegralSign_DatReg_reg_i_3_n_2,
      I2 => PI_OffsetIntegral_DatReg01_in(9),
      I3 => PI_OffsetIntegral_DatReg2(9),
      I4 => PI_OffsetIntegralSign_DatReg_reg_n_0,
      I5 => OffsetAdjustment_Sign_DatReg,
      O => \PI_OffsetIntegral_DatReg[9]_i_3_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[0]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(0)
    );
\PI_OffsetIntegral_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[10]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(10)
    );
\PI_OffsetIntegral_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[11]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(11)
    );
\PI_OffsetIntegral_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(11 downto 8),
      S(3) => \PI_OffsetIntegral_DatReg[11]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[11]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[11]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[11]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(11 downto 8),
      S(3) => \PI_OffsetIntegral_DatReg[11]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[11]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[11]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[11]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(11 downto 8),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(11 downto 8),
      S(3) => \PI_OffsetIntegral_DatReg[11]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[11]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[11]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[11]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[12]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(12)
    );
\PI_OffsetIntegral_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[13]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(13)
    );
\PI_OffsetIntegral_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[14]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(14)
    );
\PI_OffsetIntegral_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[15]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(15)
    );
\PI_OffsetIntegral_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(15 downto 12),
      S(3) => \PI_OffsetIntegral_DatReg[15]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[15]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[15]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[15]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[11]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(15 downto 12),
      S(3) => \PI_OffsetIntegral_DatReg[15]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[15]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[15]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[15]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[11]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(15 downto 12),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(15 downto 12),
      S(3) => \PI_OffsetIntegral_DatReg[15]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[15]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[15]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[15]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[16]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(16)
    );
\PI_OffsetIntegral_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[17]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(17)
    );
\PI_OffsetIntegral_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[18]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(18)
    );
\PI_OffsetIntegral_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[19]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(19)
    );
\PI_OffsetIntegral_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(19 downto 16),
      S(3) => \PI_OffsetIntegral_DatReg[19]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[19]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[19]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[19]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[15]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(19 downto 16),
      S(3) => \PI_OffsetIntegral_DatReg[19]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[19]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[19]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[19]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[19]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[15]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(19 downto 16),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(19 downto 16),
      S(3) => \PI_OffsetIntegral_DatReg[19]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[19]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[19]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[19]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[1]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(1)
    );
\PI_OffsetIntegral_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[20]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(20)
    );
\PI_OffsetIntegral_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[21]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(21)
    );
\PI_OffsetIntegral_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[22]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(22)
    );
\PI_OffsetIntegral_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[23]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(23)
    );
\PI_OffsetIntegral_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(23 downto 20),
      S(3) => \PI_OffsetIntegral_DatReg[23]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[23]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[23]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[23]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[19]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(23 downto 20),
      S(3) => \PI_OffsetIntegral_DatReg[23]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[23]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[23]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[23]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[23]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[19]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(23 downto 20),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(23 downto 20),
      S(3) => \PI_OffsetIntegral_DatReg[23]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[23]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[23]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[23]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[24]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(24)
    );
\PI_OffsetIntegral_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[25]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(25)
    );
\PI_OffsetIntegral_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[26]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(26)
    );
\PI_OffsetIntegral_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[27]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(27)
    );
\PI_OffsetIntegral_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(27 downto 24),
      S(3) => \PI_OffsetIntegral_DatReg[27]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[27]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[27]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[27]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[27]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[23]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(27 downto 24),
      S(3) => \PI_OffsetIntegral_DatReg[27]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[27]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[27]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[27]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[23]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(27 downto 24),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(27 downto 24),
      S(3) => \PI_OffsetIntegral_DatReg[27]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[27]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[27]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[27]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[28]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(28)
    );
\PI_OffsetIntegral_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[29]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(29)
    );
\PI_OffsetIntegral_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[2]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(2)
    );
\PI_OffsetIntegral_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[30]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(30)
    );
\PI_OffsetIntegral_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[31]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(31)
    );
\PI_OffsetIntegral_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(31 downto 28),
      S(3) => \PI_OffsetIntegral_DatReg[31]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[31]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[31]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[31]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[27]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(31 downto 28),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(31 downto 28),
      S(3) => \PI_OffsetIntegral_DatReg[31]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[31]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[31]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[31]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[27]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(31 downto 28),
      S(3) => \PI_OffsetIntegral_DatReg[31]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[31]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[31]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[31]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[32]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(32)
    );
\PI_OffsetIntegral_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[33]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(33)
    );
\PI_OffsetIntegral_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[34]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(34)
    );
\PI_OffsetIntegral_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[35]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(35)
    );
\PI_OffsetIntegral_DatReg_reg[35]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[31]_i_4_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(35 downto 32),
      S(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(35 downto 32)
    );
\PI_OffsetIntegral_DatReg_reg[35]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[31]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(35 downto 32),
      S(3) => \PI_OffsetIntegral_DatReg[35]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[35]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[35]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[35]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[35]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[31]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(35 downto 32),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(35 downto 32),
      S(3) => \PI_OffsetIntegral_DatReg[35]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[35]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[35]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[35]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[36]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(36)
    );
\PI_OffsetIntegral_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[37]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(37)
    );
\PI_OffsetIntegral_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[38]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(38)
    );
\PI_OffsetIntegral_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[39]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(39)
    );
\PI_OffsetIntegral_DatReg_reg[39]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[35]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(39 downto 36),
      S(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(39 downto 36)
    );
\PI_OffsetIntegral_DatReg_reg[39]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[35]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(39 downto 36),
      S(3) => \PI_OffsetIntegral_DatReg[39]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[39]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[39]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[39]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[39]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[35]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(39 downto 36),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(39 downto 36),
      S(3) => \PI_OffsetIntegral_DatReg[39]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[39]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[39]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[39]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[3]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(3)
    );
\PI_OffsetIntegral_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(3 downto 0),
      S(3) => \PI_OffsetIntegral_DatReg[3]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[3]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[3]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[3]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_3\,
      CYINIT => '1',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(3 downto 0),
      S(3) => \PI_OffsetIntegral_DatReg[3]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[3]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[3]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[3]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[3]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(3 downto 0),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(3 downto 0),
      S(3) => \PI_OffsetIntegral_DatReg[3]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[3]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[3]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[3]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[40]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(40)
    );
\PI_OffsetIntegral_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[41]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(41)
    );
\PI_OffsetIntegral_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[42]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(42)
    );
\PI_OffsetIntegral_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[43]_i_2_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(43)
    );
\PI_OffsetIntegral_DatReg_reg[43]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[39]_i_3_n_0\,
      CO(3) => \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[43]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(43 downto 40),
      S(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(43 downto 40)
    );
\PI_OffsetIntegral_DatReg_reg[43]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[39]_i_5_n_0\,
      CO(3) => \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[43]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(43 downto 40),
      S(3) => \PI_OffsetIntegral_DatReg[43]_i_8_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[43]_i_9_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[43]_i_10_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[43]_i_11_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[43]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[39]_i_6_n_0\,
      CO(3) => \NLW_PI_OffsetIntegral_DatReg_reg[43]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[43]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \PI_OffsetIntegral_DatReg__0\(42 downto 40),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(43 downto 40),
      S(3) => \PI_OffsetIntegral_DatReg[43]_i_12_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[43]_i_13_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[43]_i_14_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[43]_i_15_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[4]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(4)
    );
\PI_OffsetIntegral_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[5]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(5)
    );
\PI_OffsetIntegral_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[6]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(6)
    );
\PI_OffsetIntegral_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[7]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(7)
    );
\PI_OffsetIntegral_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg2(7 downto 4),
      S(3) => \PI_OffsetIntegral_DatReg[7]_i_7_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[7]_i_8_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[7]_i_9_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[7]_i_10_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[3]_i_5_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => PI_OffsetIntegral_DatReg01_in(7 downto 4),
      S(3) => \PI_OffsetIntegral_DatReg[7]_i_11_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[7]_i_12_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[7]_i_13_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[7]_i_14_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetIntegral_DatReg_reg[3]_i_6_n_0\,
      CO(3) => \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_0\,
      CO(2) => \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_1\,
      CO(1) => \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_2\,
      CO(0) => \PI_OffsetIntegral_DatReg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \PI_OffsetIntegral_DatReg__0\(7 downto 4),
      O(3 downto 0) => PI_OffsetIntegral_DatReg0(7 downto 4),
      S(3) => \PI_OffsetIntegral_DatReg[7]_i_15_n_0\,
      S(2) => \PI_OffsetIntegral_DatReg[7]_i_16_n_0\,
      S(1) => \PI_OffsetIntegral_DatReg[7]_i_17_n_0\,
      S(0) => \PI_OffsetIntegral_DatReg[7]_i_18_n_0\
    );
\PI_OffsetIntegral_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[8]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(8)
    );
\PI_OffsetIntegral_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetIntegral_DatReg[43]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetIntegral_DatReg[9]_i_1_n_0\,
      Q => \PI_OffsetIntegral_DatReg__0\(9)
    );
PI_OffsetMul_DatReg0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_OffsetIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_PI_OffsetMul_DatReg0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_PI_OffsetMul_DatReg0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_PI_OffsetMul_DatReg0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_PI_OffsetMul_DatReg0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_PI_OffsetMul_DatReg0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_PI_OffsetMul_DatReg0_OVERFLOW_UNCONNECTED,
      P(47) => PI_OffsetMul_DatReg0_n_58,
      P(46) => PI_OffsetMul_DatReg0_n_59,
      P(45) => PI_OffsetMul_DatReg0_n_60,
      P(44) => PI_OffsetMul_DatReg0_n_61,
      P(43) => PI_OffsetMul_DatReg0_n_62,
      P(42) => PI_OffsetMul_DatReg0_n_63,
      P(41) => PI_OffsetMul_DatReg0_n_64,
      P(40) => PI_OffsetMul_DatReg0_n_65,
      P(39) => PI_OffsetMul_DatReg0_n_66,
      P(38) => PI_OffsetMul_DatReg0_n_67,
      P(37) => PI_OffsetMul_DatReg0_n_68,
      P(36) => PI_OffsetMul_DatReg0_n_69,
      P(35) => PI_OffsetMul_DatReg0_n_70,
      P(34) => PI_OffsetMul_DatReg0_n_71,
      P(33) => PI_OffsetMul_DatReg0_n_72,
      P(32) => PI_OffsetMul_DatReg0_n_73,
      P(31) => PI_OffsetMul_DatReg0_n_74,
      P(30) => PI_OffsetMul_DatReg0_n_75,
      P(29) => PI_OffsetMul_DatReg0_n_76,
      P(28) => PI_OffsetMul_DatReg0_n_77,
      P(27) => PI_OffsetMul_DatReg0_n_78,
      P(26) => PI_OffsetMul_DatReg0_n_79,
      P(25) => PI_OffsetMul_DatReg0_n_80,
      P(24) => PI_OffsetMul_DatReg0_n_81,
      P(23) => PI_OffsetMul_DatReg0_n_82,
      P(22) => PI_OffsetMul_DatReg0_n_83,
      P(21) => PI_OffsetMul_DatReg0_n_84,
      P(20) => PI_OffsetMul_DatReg0_n_85,
      P(19) => PI_OffsetMul_DatReg0_n_86,
      P(18) => PI_OffsetMul_DatReg0_n_87,
      P(17) => PI_OffsetMul_DatReg0_n_88,
      P(16) => PI_OffsetMul_DatReg0_n_89,
      P(15) => PI_OffsetMul_DatReg0_n_90,
      P(14) => PI_OffsetMul_DatReg0_n_91,
      P(13) => PI_OffsetMul_DatReg0_n_92,
      P(12) => PI_OffsetMul_DatReg0_n_93,
      P(11) => PI_OffsetMul_DatReg0_n_94,
      P(10) => PI_OffsetMul_DatReg0_n_95,
      P(9) => PI_OffsetMul_DatReg0_n_96,
      P(8) => PI_OffsetMul_DatReg0_n_97,
      P(7) => PI_OffsetMul_DatReg0_n_98,
      P(6) => PI_OffsetMul_DatReg0_n_99,
      P(5) => PI_OffsetMul_DatReg0_n_100,
      P(4) => PI_OffsetMul_DatReg0_n_101,
      P(3) => PI_OffsetMul_DatReg0_n_102,
      P(2) => PI_OffsetMul_DatReg0_n_103,
      P(1) => PI_OffsetMul_DatReg0_n_104,
      P(0) => PI_OffsetMul_DatReg0_n_105,
      PATTERNBDETECT => NLW_PI_OffsetMul_DatReg0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_PI_OffsetMul_DatReg0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => PI_OffsetMul_DatReg0_n_106,
      PCOUT(46) => PI_OffsetMul_DatReg0_n_107,
      PCOUT(45) => PI_OffsetMul_DatReg0_n_108,
      PCOUT(44) => PI_OffsetMul_DatReg0_n_109,
      PCOUT(43) => PI_OffsetMul_DatReg0_n_110,
      PCOUT(42) => PI_OffsetMul_DatReg0_n_111,
      PCOUT(41) => PI_OffsetMul_DatReg0_n_112,
      PCOUT(40) => PI_OffsetMul_DatReg0_n_113,
      PCOUT(39) => PI_OffsetMul_DatReg0_n_114,
      PCOUT(38) => PI_OffsetMul_DatReg0_n_115,
      PCOUT(37) => PI_OffsetMul_DatReg0_n_116,
      PCOUT(36) => PI_OffsetMul_DatReg0_n_117,
      PCOUT(35) => PI_OffsetMul_DatReg0_n_118,
      PCOUT(34) => PI_OffsetMul_DatReg0_n_119,
      PCOUT(33) => PI_OffsetMul_DatReg0_n_120,
      PCOUT(32) => PI_OffsetMul_DatReg0_n_121,
      PCOUT(31) => PI_OffsetMul_DatReg0_n_122,
      PCOUT(30) => PI_OffsetMul_DatReg0_n_123,
      PCOUT(29) => PI_OffsetMul_DatReg0_n_124,
      PCOUT(28) => PI_OffsetMul_DatReg0_n_125,
      PCOUT(27) => PI_OffsetMul_DatReg0_n_126,
      PCOUT(26) => PI_OffsetMul_DatReg0_n_127,
      PCOUT(25) => PI_OffsetMul_DatReg0_n_128,
      PCOUT(24) => PI_OffsetMul_DatReg0_n_129,
      PCOUT(23) => PI_OffsetMul_DatReg0_n_130,
      PCOUT(22) => PI_OffsetMul_DatReg0_n_131,
      PCOUT(21) => PI_OffsetMul_DatReg0_n_132,
      PCOUT(20) => PI_OffsetMul_DatReg0_n_133,
      PCOUT(19) => PI_OffsetMul_DatReg0_n_134,
      PCOUT(18) => PI_OffsetMul_DatReg0_n_135,
      PCOUT(17) => PI_OffsetMul_DatReg0_n_136,
      PCOUT(16) => PI_OffsetMul_DatReg0_n_137,
      PCOUT(15) => PI_OffsetMul_DatReg0_n_138,
      PCOUT(14) => PI_OffsetMul_DatReg0_n_139,
      PCOUT(13) => PI_OffsetMul_DatReg0_n_140,
      PCOUT(12) => PI_OffsetMul_DatReg0_n_141,
      PCOUT(11) => PI_OffsetMul_DatReg0_n_142,
      PCOUT(10) => PI_OffsetMul_DatReg0_n_143,
      PCOUT(9) => PI_OffsetMul_DatReg0_n_144,
      PCOUT(8) => PI_OffsetMul_DatReg0_n_145,
      PCOUT(7) => PI_OffsetMul_DatReg0_n_146,
      PCOUT(6) => PI_OffsetMul_DatReg0_n_147,
      PCOUT(5) => PI_OffsetMul_DatReg0_n_148,
      PCOUT(4) => PI_OffsetMul_DatReg0_n_149,
      PCOUT(3) => PI_OffsetMul_DatReg0_n_150,
      PCOUT(2) => PI_OffsetMul_DatReg0_n_151,
      PCOUT(1) => PI_OffsetMul_DatReg0_n_152,
      PCOUT(0) => PI_OffsetMul_DatReg0_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_PI_OffsetMul_DatReg0_UNDERFLOW_UNCONNECTED
    );
\PI_OffsetMul_DatReg0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_OffsetIntegral_DatReg__0\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => OffsetFactorI_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__0_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__0_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__0_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__0_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__0_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__0_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__0_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__0_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__0_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__0_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__0_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__0_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__0_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__0_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__0_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__0_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__0_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__0_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__0_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__0_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__0_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__0_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__0_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__0_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__0_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__0_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__0_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__0_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__0_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__0_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__0_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__0_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__0_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__0_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__0_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__0_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__0_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__0_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__0_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__0_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__0_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__0_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__0_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__0_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__0_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__0_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__0_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__0_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__0_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => PI_OffsetMul_DatReg0_n_106,
      PCIN(46) => PI_OffsetMul_DatReg0_n_107,
      PCIN(45) => PI_OffsetMul_DatReg0_n_108,
      PCIN(44) => PI_OffsetMul_DatReg0_n_109,
      PCIN(43) => PI_OffsetMul_DatReg0_n_110,
      PCIN(42) => PI_OffsetMul_DatReg0_n_111,
      PCIN(41) => PI_OffsetMul_DatReg0_n_112,
      PCIN(40) => PI_OffsetMul_DatReg0_n_113,
      PCIN(39) => PI_OffsetMul_DatReg0_n_114,
      PCIN(38) => PI_OffsetMul_DatReg0_n_115,
      PCIN(37) => PI_OffsetMul_DatReg0_n_116,
      PCIN(36) => PI_OffsetMul_DatReg0_n_117,
      PCIN(35) => PI_OffsetMul_DatReg0_n_118,
      PCIN(34) => PI_OffsetMul_DatReg0_n_119,
      PCIN(33) => PI_OffsetMul_DatReg0_n_120,
      PCIN(32) => PI_OffsetMul_DatReg0_n_121,
      PCIN(31) => PI_OffsetMul_DatReg0_n_122,
      PCIN(30) => PI_OffsetMul_DatReg0_n_123,
      PCIN(29) => PI_OffsetMul_DatReg0_n_124,
      PCIN(28) => PI_OffsetMul_DatReg0_n_125,
      PCIN(27) => PI_OffsetMul_DatReg0_n_126,
      PCIN(26) => PI_OffsetMul_DatReg0_n_127,
      PCIN(25) => PI_OffsetMul_DatReg0_n_128,
      PCIN(24) => PI_OffsetMul_DatReg0_n_129,
      PCIN(23) => PI_OffsetMul_DatReg0_n_130,
      PCIN(22) => PI_OffsetMul_DatReg0_n_131,
      PCIN(21) => PI_OffsetMul_DatReg0_n_132,
      PCIN(20) => PI_OffsetMul_DatReg0_n_133,
      PCIN(19) => PI_OffsetMul_DatReg0_n_134,
      PCIN(18) => PI_OffsetMul_DatReg0_n_135,
      PCIN(17) => PI_OffsetMul_DatReg0_n_136,
      PCIN(16) => PI_OffsetMul_DatReg0_n_137,
      PCIN(15) => PI_OffsetMul_DatReg0_n_138,
      PCIN(14) => PI_OffsetMul_DatReg0_n_139,
      PCIN(13) => PI_OffsetMul_DatReg0_n_140,
      PCIN(12) => PI_OffsetMul_DatReg0_n_141,
      PCIN(11) => PI_OffsetMul_DatReg0_n_142,
      PCIN(10) => PI_OffsetMul_DatReg0_n_143,
      PCIN(9) => PI_OffsetMul_DatReg0_n_144,
      PCIN(8) => PI_OffsetMul_DatReg0_n_145,
      PCIN(7) => PI_OffsetMul_DatReg0_n_146,
      PCIN(6) => PI_OffsetMul_DatReg0_n_147,
      PCIN(5) => PI_OffsetMul_DatReg0_n_148,
      PCIN(4) => PI_OffsetMul_DatReg0_n_149,
      PCIN(3) => PI_OffsetMul_DatReg0_n_150,
      PCIN(2) => PI_OffsetMul_DatReg0_n_151,
      PCIN(1) => PI_OffsetMul_DatReg0_n_152,
      PCIN(0) => PI_OffsetMul_DatReg0_n_153,
      PCOUT(47) => \PI_OffsetMul_DatReg0__0_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__0_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__0_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__0_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__0_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__0_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__0_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__0_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__0_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__0_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__0_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__0_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__0_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__0_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__0_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__0_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__0_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__0_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__0_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__0_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__0_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__0_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__0_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__0_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__0_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__0_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__0_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__0_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__0_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__0_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__0_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__0_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__0_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__0_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__0_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__0_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__0_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__0_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__0_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__0_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__0_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__0_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__0_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__0_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__0_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__0_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__0_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__0_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => OffsetFactorI_DatReg(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => \PI_OffsetIntegral_DatReg__0\(43 downto 34),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__1_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__1_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__1_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__1_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__1_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__1_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__1_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__1_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__1_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__1_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__1_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__1_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__1_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__1_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__1_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__1_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__1_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__1_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__1_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__1_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__1_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__1_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__1_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__1_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__1_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__1_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__1_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__1_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__1_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__1_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__1_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__1_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__1_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__1_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__1_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__1_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__1_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__1_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__1_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__1_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__1_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__1_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__1_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__1_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__1_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__1_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__1_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__1_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__1_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_OffsetMul_DatReg0__0_n_106\,
      PCIN(46) => \PI_OffsetMul_DatReg0__0_n_107\,
      PCIN(45) => \PI_OffsetMul_DatReg0__0_n_108\,
      PCIN(44) => \PI_OffsetMul_DatReg0__0_n_109\,
      PCIN(43) => \PI_OffsetMul_DatReg0__0_n_110\,
      PCIN(42) => \PI_OffsetMul_DatReg0__0_n_111\,
      PCIN(41) => \PI_OffsetMul_DatReg0__0_n_112\,
      PCIN(40) => \PI_OffsetMul_DatReg0__0_n_113\,
      PCIN(39) => \PI_OffsetMul_DatReg0__0_n_114\,
      PCIN(38) => \PI_OffsetMul_DatReg0__0_n_115\,
      PCIN(37) => \PI_OffsetMul_DatReg0__0_n_116\,
      PCIN(36) => \PI_OffsetMul_DatReg0__0_n_117\,
      PCIN(35) => \PI_OffsetMul_DatReg0__0_n_118\,
      PCIN(34) => \PI_OffsetMul_DatReg0__0_n_119\,
      PCIN(33) => \PI_OffsetMul_DatReg0__0_n_120\,
      PCIN(32) => \PI_OffsetMul_DatReg0__0_n_121\,
      PCIN(31) => \PI_OffsetMul_DatReg0__0_n_122\,
      PCIN(30) => \PI_OffsetMul_DatReg0__0_n_123\,
      PCIN(29) => \PI_OffsetMul_DatReg0__0_n_124\,
      PCIN(28) => \PI_OffsetMul_DatReg0__0_n_125\,
      PCIN(27) => \PI_OffsetMul_DatReg0__0_n_126\,
      PCIN(26) => \PI_OffsetMul_DatReg0__0_n_127\,
      PCIN(25) => \PI_OffsetMul_DatReg0__0_n_128\,
      PCIN(24) => \PI_OffsetMul_DatReg0__0_n_129\,
      PCIN(23) => \PI_OffsetMul_DatReg0__0_n_130\,
      PCIN(22) => \PI_OffsetMul_DatReg0__0_n_131\,
      PCIN(21) => \PI_OffsetMul_DatReg0__0_n_132\,
      PCIN(20) => \PI_OffsetMul_DatReg0__0_n_133\,
      PCIN(19) => \PI_OffsetMul_DatReg0__0_n_134\,
      PCIN(18) => \PI_OffsetMul_DatReg0__0_n_135\,
      PCIN(17) => \PI_OffsetMul_DatReg0__0_n_136\,
      PCIN(16) => \PI_OffsetMul_DatReg0__0_n_137\,
      PCIN(15) => \PI_OffsetMul_DatReg0__0_n_138\,
      PCIN(14) => \PI_OffsetMul_DatReg0__0_n_139\,
      PCIN(13) => \PI_OffsetMul_DatReg0__0_n_140\,
      PCIN(12) => \PI_OffsetMul_DatReg0__0_n_141\,
      PCIN(11) => \PI_OffsetMul_DatReg0__0_n_142\,
      PCIN(10) => \PI_OffsetMul_DatReg0__0_n_143\,
      PCIN(9) => \PI_OffsetMul_DatReg0__0_n_144\,
      PCIN(8) => \PI_OffsetMul_DatReg0__0_n_145\,
      PCIN(7) => \PI_OffsetMul_DatReg0__0_n_146\,
      PCIN(6) => \PI_OffsetMul_DatReg0__0_n_147\,
      PCIN(5) => \PI_OffsetMul_DatReg0__0_n_148\,
      PCIN(4) => \PI_OffsetMul_DatReg0__0_n_149\,
      PCIN(3) => \PI_OffsetMul_DatReg0__0_n_150\,
      PCIN(2) => \PI_OffsetMul_DatReg0__0_n_151\,
      PCIN(1) => \PI_OffsetMul_DatReg0__0_n_152\,
      PCIN(0) => \PI_OffsetMul_DatReg0__0_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_OffsetMul_DatReg0__1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__1_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_OffsetIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => OffsetFactorI_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__2_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__2_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__2_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__2_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__2_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__2_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__2_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__2_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__2_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__2_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__2_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__2_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__2_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__2_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__2_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__2_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__2_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__2_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__2_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__2_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__2_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__2_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__2_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__2_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__2_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__2_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__2_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__2_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__2_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__2_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__2_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__2_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__2_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__2_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__2_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__2_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__2_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__2_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__2_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__2_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__2_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__2_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__2_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__2_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__2_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__2_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__2_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__2_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__2_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_OffsetMul_DatReg0__2_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__2_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__2_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__2_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__2_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__2_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__2_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__2_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__2_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__2_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__2_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__2_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__2_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__2_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__2_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__2_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__2_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__2_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__2_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__2_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__2_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__2_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__2_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__2_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__2_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__2_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__2_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__2_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__2_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__2_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__2_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__2_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__2_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__2_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__2_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__2_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__2_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__2_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__2_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__2_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__2_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__2_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__2_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__2_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__2_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__2_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__2_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__2_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__2_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__3\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_OffsetIntegral_DatReg__0\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__3_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => OffsetFactorI_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__3_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__3_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__3_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__3_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__3_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__3_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__3_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__3_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__3_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__3_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__3_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__3_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__3_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__3_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__3_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__3_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__3_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__3_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__3_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__3_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__3_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__3_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__3_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__3_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__3_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__3_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__3_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__3_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__3_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__3_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__3_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__3_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__3_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__3_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__3_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__3_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__3_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__3_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__3_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__3_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__3_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__3_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__3_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__3_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__3_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__3_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__3_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__3_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__3_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__3_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__3_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__3_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__3_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__3_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__3_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_OffsetMul_DatReg0__2_n_106\,
      PCIN(46) => \PI_OffsetMul_DatReg0__2_n_107\,
      PCIN(45) => \PI_OffsetMul_DatReg0__2_n_108\,
      PCIN(44) => \PI_OffsetMul_DatReg0__2_n_109\,
      PCIN(43) => \PI_OffsetMul_DatReg0__2_n_110\,
      PCIN(42) => \PI_OffsetMul_DatReg0__2_n_111\,
      PCIN(41) => \PI_OffsetMul_DatReg0__2_n_112\,
      PCIN(40) => \PI_OffsetMul_DatReg0__2_n_113\,
      PCIN(39) => \PI_OffsetMul_DatReg0__2_n_114\,
      PCIN(38) => \PI_OffsetMul_DatReg0__2_n_115\,
      PCIN(37) => \PI_OffsetMul_DatReg0__2_n_116\,
      PCIN(36) => \PI_OffsetMul_DatReg0__2_n_117\,
      PCIN(35) => \PI_OffsetMul_DatReg0__2_n_118\,
      PCIN(34) => \PI_OffsetMul_DatReg0__2_n_119\,
      PCIN(33) => \PI_OffsetMul_DatReg0__2_n_120\,
      PCIN(32) => \PI_OffsetMul_DatReg0__2_n_121\,
      PCIN(31) => \PI_OffsetMul_DatReg0__2_n_122\,
      PCIN(30) => \PI_OffsetMul_DatReg0__2_n_123\,
      PCIN(29) => \PI_OffsetMul_DatReg0__2_n_124\,
      PCIN(28) => \PI_OffsetMul_DatReg0__2_n_125\,
      PCIN(27) => \PI_OffsetMul_DatReg0__2_n_126\,
      PCIN(26) => \PI_OffsetMul_DatReg0__2_n_127\,
      PCIN(25) => \PI_OffsetMul_DatReg0__2_n_128\,
      PCIN(24) => \PI_OffsetMul_DatReg0__2_n_129\,
      PCIN(23) => \PI_OffsetMul_DatReg0__2_n_130\,
      PCIN(22) => \PI_OffsetMul_DatReg0__2_n_131\,
      PCIN(21) => \PI_OffsetMul_DatReg0__2_n_132\,
      PCIN(20) => \PI_OffsetMul_DatReg0__2_n_133\,
      PCIN(19) => \PI_OffsetMul_DatReg0__2_n_134\,
      PCIN(18) => \PI_OffsetMul_DatReg0__2_n_135\,
      PCIN(17) => \PI_OffsetMul_DatReg0__2_n_136\,
      PCIN(16) => \PI_OffsetMul_DatReg0__2_n_137\,
      PCIN(15) => \PI_OffsetMul_DatReg0__2_n_138\,
      PCIN(14) => \PI_OffsetMul_DatReg0__2_n_139\,
      PCIN(13) => \PI_OffsetMul_DatReg0__2_n_140\,
      PCIN(12) => \PI_OffsetMul_DatReg0__2_n_141\,
      PCIN(11) => \PI_OffsetMul_DatReg0__2_n_142\,
      PCIN(10) => \PI_OffsetMul_DatReg0__2_n_143\,
      PCIN(9) => \PI_OffsetMul_DatReg0__2_n_144\,
      PCIN(8) => \PI_OffsetMul_DatReg0__2_n_145\,
      PCIN(7) => \PI_OffsetMul_DatReg0__2_n_146\,
      PCIN(6) => \PI_OffsetMul_DatReg0__2_n_147\,
      PCIN(5) => \PI_OffsetMul_DatReg0__2_n_148\,
      PCIN(4) => \PI_OffsetMul_DatReg0__2_n_149\,
      PCIN(3) => \PI_OffsetMul_DatReg0__2_n_150\,
      PCIN(2) => \PI_OffsetMul_DatReg0__2_n_151\,
      PCIN(1) => \PI_OffsetMul_DatReg0__2_n_152\,
      PCIN(0) => \PI_OffsetMul_DatReg0__2_n_153\,
      PCOUT(47) => \PI_OffsetMul_DatReg0__3_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__3_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__3_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__3_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__3_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__3_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__3_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__3_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__3_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__3_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__3_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__3_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__3_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__3_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__3_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__3_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__3_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__3_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__3_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__3_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__3_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__3_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__3_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__3_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__3_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__3_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__3_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__3_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__3_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__3_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__3_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__3_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__3_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__3_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__3_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__3_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__3_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__3_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__3_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__3_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__3_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__3_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__3_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__3_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__3_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__3_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__3_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__3_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__3_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__4\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \PI_OffsetIntegral_DatReg__0\(33 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__4_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => OffsetFactorI_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__4_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__4_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__4_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__4_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__4_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__4_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__4_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__4_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__4_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__4_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__4_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__4_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__4_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__4_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__4_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__4_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__4_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__4_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__4_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__4_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__4_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__4_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__4_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__4_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__4_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__4_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__4_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__4_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__4_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__4_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__4_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__4_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__4_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__4_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__4_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__4_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__4_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__4_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__4_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__4_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__4_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__4_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__4_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__4_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__4_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__4_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__4_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__4_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__4_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__4_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__4_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__4_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__4_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__4_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__4_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_OffsetMul_DatReg0__3_n_106\,
      PCIN(46) => \PI_OffsetMul_DatReg0__3_n_107\,
      PCIN(45) => \PI_OffsetMul_DatReg0__3_n_108\,
      PCIN(44) => \PI_OffsetMul_DatReg0__3_n_109\,
      PCIN(43) => \PI_OffsetMul_DatReg0__3_n_110\,
      PCIN(42) => \PI_OffsetMul_DatReg0__3_n_111\,
      PCIN(41) => \PI_OffsetMul_DatReg0__3_n_112\,
      PCIN(40) => \PI_OffsetMul_DatReg0__3_n_113\,
      PCIN(39) => \PI_OffsetMul_DatReg0__3_n_114\,
      PCIN(38) => \PI_OffsetMul_DatReg0__3_n_115\,
      PCIN(37) => \PI_OffsetMul_DatReg0__3_n_116\,
      PCIN(36) => \PI_OffsetMul_DatReg0__3_n_117\,
      PCIN(35) => \PI_OffsetMul_DatReg0__3_n_118\,
      PCIN(34) => \PI_OffsetMul_DatReg0__3_n_119\,
      PCIN(33) => \PI_OffsetMul_DatReg0__3_n_120\,
      PCIN(32) => \PI_OffsetMul_DatReg0__3_n_121\,
      PCIN(31) => \PI_OffsetMul_DatReg0__3_n_122\,
      PCIN(30) => \PI_OffsetMul_DatReg0__3_n_123\,
      PCIN(29) => \PI_OffsetMul_DatReg0__3_n_124\,
      PCIN(28) => \PI_OffsetMul_DatReg0__3_n_125\,
      PCIN(27) => \PI_OffsetMul_DatReg0__3_n_126\,
      PCIN(26) => \PI_OffsetMul_DatReg0__3_n_127\,
      PCIN(25) => \PI_OffsetMul_DatReg0__3_n_128\,
      PCIN(24) => \PI_OffsetMul_DatReg0__3_n_129\,
      PCIN(23) => \PI_OffsetMul_DatReg0__3_n_130\,
      PCIN(22) => \PI_OffsetMul_DatReg0__3_n_131\,
      PCIN(21) => \PI_OffsetMul_DatReg0__3_n_132\,
      PCIN(20) => \PI_OffsetMul_DatReg0__3_n_133\,
      PCIN(19) => \PI_OffsetMul_DatReg0__3_n_134\,
      PCIN(18) => \PI_OffsetMul_DatReg0__3_n_135\,
      PCIN(17) => \PI_OffsetMul_DatReg0__3_n_136\,
      PCIN(16) => \PI_OffsetMul_DatReg0__3_n_137\,
      PCIN(15) => \PI_OffsetMul_DatReg0__3_n_138\,
      PCIN(14) => \PI_OffsetMul_DatReg0__3_n_139\,
      PCIN(13) => \PI_OffsetMul_DatReg0__3_n_140\,
      PCIN(12) => \PI_OffsetMul_DatReg0__3_n_141\,
      PCIN(11) => \PI_OffsetMul_DatReg0__3_n_142\,
      PCIN(10) => \PI_OffsetMul_DatReg0__3_n_143\,
      PCIN(9) => \PI_OffsetMul_DatReg0__3_n_144\,
      PCIN(8) => \PI_OffsetMul_DatReg0__3_n_145\,
      PCIN(7) => \PI_OffsetMul_DatReg0__3_n_146\,
      PCIN(6) => \PI_OffsetMul_DatReg0__3_n_147\,
      PCIN(5) => \PI_OffsetMul_DatReg0__3_n_148\,
      PCIN(4) => \PI_OffsetMul_DatReg0__3_n_149\,
      PCIN(3) => \PI_OffsetMul_DatReg0__3_n_150\,
      PCIN(2) => \PI_OffsetMul_DatReg0__3_n_151\,
      PCIN(1) => \PI_OffsetMul_DatReg0__3_n_152\,
      PCIN(0) => \PI_OffsetMul_DatReg0__3_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_OffsetMul_DatReg0__4_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__4_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__5\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => OffsetFactorP_DatReg(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__5_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      B(13) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      B(12) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      B(11) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      B(10) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      B(9) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      B(8) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      B(7) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      B(6) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      B(5) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      B(4) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      B(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      B(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      B(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      B(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__5_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__5_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__5_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__5_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__5_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__5_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__5_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__5_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__5_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__5_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__5_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__5_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__5_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__5_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__5_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__5_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__5_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__5_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__5_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__5_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__5_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__5_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__5_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__5_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__5_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__5_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__5_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__5_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__5_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__5_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__5_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__5_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__5_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__5_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__5_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__5_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__5_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__5_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__5_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__5_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__5_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__5_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__5_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__5_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__5_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__5_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__5_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__5_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__5_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__5_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__5_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__5_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__5_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__5_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__5_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_OffsetMul_DatReg0__5_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__5_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__5_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__5_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__5_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__5_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__5_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__5_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__5_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__5_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__5_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__5_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__5_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__5_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__5_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__5_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__5_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__5_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__5_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__5_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__5_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__5_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__5_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__5_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__5_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__5_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__5_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__5_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__5_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__5_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__5_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__5_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__5_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__5_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__5_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__5_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__5_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__5_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__5_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__5_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__5_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__5_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__5_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__5_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__5_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__5_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__5_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__5_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__5_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__6\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => OffsetFactorP_DatReg(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__6_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[31]\,
      B(13) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[30]\,
      B(12) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[29]\,
      B(11) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[28]\,
      B(10) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[27]\,
      B(9) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[26]\,
      B(8) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[25]\,
      B(7) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[24]\,
      B(6) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[23]\,
      B(5) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[22]\,
      B(4) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[21]\,
      B(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[20]\,
      B(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[19]\,
      B(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[18]\,
      B(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[17]\,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__6_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__6_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__6_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__6_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__6_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__6_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__6_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__6_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__6_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__6_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__6_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__6_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__6_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__6_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__6_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__6_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__6_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__6_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__6_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__6_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__6_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__6_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__6_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__6_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__6_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__6_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__6_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__6_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__6_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__6_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__6_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__6_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__6_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__6_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__6_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__6_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__6_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__6_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__6_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__6_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__6_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__6_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__6_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__6_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__6_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__6_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__6_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__6_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__6_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__6_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__6_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__6_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__6_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__6_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__6_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_OffsetMul_DatReg0__6_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__6_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__6_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__6_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__6_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__6_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__6_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__6_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__6_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__6_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__6_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__6_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__6_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__6_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__6_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__6_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__6_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__6_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__6_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__6_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__6_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__6_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__6_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__6_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__6_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__6_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__6_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__6_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__6_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__6_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__6_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__6_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__6_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__6_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__6_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__6_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__6_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__6_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__6_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__6_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__6_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__6_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__6_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__6_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__6_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__6_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__6_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__6_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__6_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__7\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__7_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__7_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__7_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__7_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__7_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__7_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__7_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__7_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__7_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__7_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__7_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__7_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__7_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__7_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__7_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__7_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__7_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__7_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__7_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__7_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__7_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__7_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__7_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__7_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__7_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__7_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__7_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__7_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__7_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__7_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__7_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__7_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__7_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__7_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__7_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__7_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__7_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__7_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__7_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__7_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__7_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__7_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__7_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__7_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__7_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__7_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__7_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__7_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__7_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__7_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__7_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__7_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__7_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__7_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__7_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__7_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_OffsetMul_DatReg0__6_n_106\,
      PCIN(46) => \PI_OffsetMul_DatReg0__6_n_107\,
      PCIN(45) => \PI_OffsetMul_DatReg0__6_n_108\,
      PCIN(44) => \PI_OffsetMul_DatReg0__6_n_109\,
      PCIN(43) => \PI_OffsetMul_DatReg0__6_n_110\,
      PCIN(42) => \PI_OffsetMul_DatReg0__6_n_111\,
      PCIN(41) => \PI_OffsetMul_DatReg0__6_n_112\,
      PCIN(40) => \PI_OffsetMul_DatReg0__6_n_113\,
      PCIN(39) => \PI_OffsetMul_DatReg0__6_n_114\,
      PCIN(38) => \PI_OffsetMul_DatReg0__6_n_115\,
      PCIN(37) => \PI_OffsetMul_DatReg0__6_n_116\,
      PCIN(36) => \PI_OffsetMul_DatReg0__6_n_117\,
      PCIN(35) => \PI_OffsetMul_DatReg0__6_n_118\,
      PCIN(34) => \PI_OffsetMul_DatReg0__6_n_119\,
      PCIN(33) => \PI_OffsetMul_DatReg0__6_n_120\,
      PCIN(32) => \PI_OffsetMul_DatReg0__6_n_121\,
      PCIN(31) => \PI_OffsetMul_DatReg0__6_n_122\,
      PCIN(30) => \PI_OffsetMul_DatReg0__6_n_123\,
      PCIN(29) => \PI_OffsetMul_DatReg0__6_n_124\,
      PCIN(28) => \PI_OffsetMul_DatReg0__6_n_125\,
      PCIN(27) => \PI_OffsetMul_DatReg0__6_n_126\,
      PCIN(26) => \PI_OffsetMul_DatReg0__6_n_127\,
      PCIN(25) => \PI_OffsetMul_DatReg0__6_n_128\,
      PCIN(24) => \PI_OffsetMul_DatReg0__6_n_129\,
      PCIN(23) => \PI_OffsetMul_DatReg0__6_n_130\,
      PCIN(22) => \PI_OffsetMul_DatReg0__6_n_131\,
      PCIN(21) => \PI_OffsetMul_DatReg0__6_n_132\,
      PCIN(20) => \PI_OffsetMul_DatReg0__6_n_133\,
      PCIN(19) => \PI_OffsetMul_DatReg0__6_n_134\,
      PCIN(18) => \PI_OffsetMul_DatReg0__6_n_135\,
      PCIN(17) => \PI_OffsetMul_DatReg0__6_n_136\,
      PCIN(16) => \PI_OffsetMul_DatReg0__6_n_137\,
      PCIN(15) => \PI_OffsetMul_DatReg0__6_n_138\,
      PCIN(14) => \PI_OffsetMul_DatReg0__6_n_139\,
      PCIN(13) => \PI_OffsetMul_DatReg0__6_n_140\,
      PCIN(12) => \PI_OffsetMul_DatReg0__6_n_141\,
      PCIN(11) => \PI_OffsetMul_DatReg0__6_n_142\,
      PCIN(10) => \PI_OffsetMul_DatReg0__6_n_143\,
      PCIN(9) => \PI_OffsetMul_DatReg0__6_n_144\,
      PCIN(8) => \PI_OffsetMul_DatReg0__6_n_145\,
      PCIN(7) => \PI_OffsetMul_DatReg0__6_n_146\,
      PCIN(6) => \PI_OffsetMul_DatReg0__6_n_147\,
      PCIN(5) => \PI_OffsetMul_DatReg0__6_n_148\,
      PCIN(4) => \PI_OffsetMul_DatReg0__6_n_149\,
      PCIN(3) => \PI_OffsetMul_DatReg0__6_n_150\,
      PCIN(2) => \PI_OffsetMul_DatReg0__6_n_151\,
      PCIN(1) => \PI_OffsetMul_DatReg0__6_n_152\,
      PCIN(0) => \PI_OffsetMul_DatReg0__6_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_OffsetMul_DatReg0__7_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__7_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__8\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__8_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => OffsetFactorP_DatReg(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__8_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__8_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__8_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__8_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__8_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__8_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__8_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__8_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__8_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__8_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__8_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__8_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__8_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__8_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__8_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__8_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__8_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__8_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__8_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__8_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__8_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__8_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__8_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__8_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__8_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__8_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__8_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__8_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__8_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__8_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__8_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__8_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__8_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__8_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__8_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__8_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__8_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__8_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__8_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__8_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__8_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__8_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__8_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__8_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__8_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__8_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__8_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__8_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__8_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__8_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__8_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__8_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__8_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__8_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__8_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \PI_OffsetMul_DatReg0__8_n_106\,
      PCOUT(46) => \PI_OffsetMul_DatReg0__8_n_107\,
      PCOUT(45) => \PI_OffsetMul_DatReg0__8_n_108\,
      PCOUT(44) => \PI_OffsetMul_DatReg0__8_n_109\,
      PCOUT(43) => \PI_OffsetMul_DatReg0__8_n_110\,
      PCOUT(42) => \PI_OffsetMul_DatReg0__8_n_111\,
      PCOUT(41) => \PI_OffsetMul_DatReg0__8_n_112\,
      PCOUT(40) => \PI_OffsetMul_DatReg0__8_n_113\,
      PCOUT(39) => \PI_OffsetMul_DatReg0__8_n_114\,
      PCOUT(38) => \PI_OffsetMul_DatReg0__8_n_115\,
      PCOUT(37) => \PI_OffsetMul_DatReg0__8_n_116\,
      PCOUT(36) => \PI_OffsetMul_DatReg0__8_n_117\,
      PCOUT(35) => \PI_OffsetMul_DatReg0__8_n_118\,
      PCOUT(34) => \PI_OffsetMul_DatReg0__8_n_119\,
      PCOUT(33) => \PI_OffsetMul_DatReg0__8_n_120\,
      PCOUT(32) => \PI_OffsetMul_DatReg0__8_n_121\,
      PCOUT(31) => \PI_OffsetMul_DatReg0__8_n_122\,
      PCOUT(30) => \PI_OffsetMul_DatReg0__8_n_123\,
      PCOUT(29) => \PI_OffsetMul_DatReg0__8_n_124\,
      PCOUT(28) => \PI_OffsetMul_DatReg0__8_n_125\,
      PCOUT(27) => \PI_OffsetMul_DatReg0__8_n_126\,
      PCOUT(26) => \PI_OffsetMul_DatReg0__8_n_127\,
      PCOUT(25) => \PI_OffsetMul_DatReg0__8_n_128\,
      PCOUT(24) => \PI_OffsetMul_DatReg0__8_n_129\,
      PCOUT(23) => \PI_OffsetMul_DatReg0__8_n_130\,
      PCOUT(22) => \PI_OffsetMul_DatReg0__8_n_131\,
      PCOUT(21) => \PI_OffsetMul_DatReg0__8_n_132\,
      PCOUT(20) => \PI_OffsetMul_DatReg0__8_n_133\,
      PCOUT(19) => \PI_OffsetMul_DatReg0__8_n_134\,
      PCOUT(18) => \PI_OffsetMul_DatReg0__8_n_135\,
      PCOUT(17) => \PI_OffsetMul_DatReg0__8_n_136\,
      PCOUT(16) => \PI_OffsetMul_DatReg0__8_n_137\,
      PCOUT(15) => \PI_OffsetMul_DatReg0__8_n_138\,
      PCOUT(14) => \PI_OffsetMul_DatReg0__8_n_139\,
      PCOUT(13) => \PI_OffsetMul_DatReg0__8_n_140\,
      PCOUT(12) => \PI_OffsetMul_DatReg0__8_n_141\,
      PCOUT(11) => \PI_OffsetMul_DatReg0__8_n_142\,
      PCOUT(10) => \PI_OffsetMul_DatReg0__8_n_143\,
      PCOUT(9) => \PI_OffsetMul_DatReg0__8_n_144\,
      PCOUT(8) => \PI_OffsetMul_DatReg0__8_n_145\,
      PCOUT(7) => \PI_OffsetMul_DatReg0__8_n_146\,
      PCOUT(6) => \PI_OffsetMul_DatReg0__8_n_147\,
      PCOUT(5) => \PI_OffsetMul_DatReg0__8_n_148\,
      PCOUT(4) => \PI_OffsetMul_DatReg0__8_n_149\,
      PCOUT(3) => \PI_OffsetMul_DatReg0__8_n_150\,
      PCOUT(2) => \PI_OffsetMul_DatReg0__8_n_151\,
      PCOUT(1) => \PI_OffsetMul_DatReg0__8_n_152\,
      PCOUT(0) => \PI_OffsetMul_DatReg0__8_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__8_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg0__9\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[16]\,
      A(15) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[15]\,
      A(14) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[14]\,
      A(13) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[13]\,
      A(12) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[12]\,
      A(11) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[11]\,
      A(10) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[10]\,
      A(9) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[9]\,
      A(8) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[8]\,
      A(7) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[7]\,
      A(6) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[6]\,
      A(5) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[5]\,
      A(4) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[4]\,
      A(3) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[3]\,
      A(2) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[2]\,
      A(1) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[1]\,
      A(0) => \OffsetAdjustment_Nanosecond_DatReg_reg_n_0_[0]\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_PI_OffsetMul_DatReg0__9_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => OffsetFactorP_DatReg(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_PI_OffsetMul_DatReg0__9_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_PI_OffsetMul_DatReg0__9_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_PI_OffsetMul_DatReg0__9_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_PI_OffsetMul_DatReg0__9_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_PI_OffsetMul_DatReg0__9_OVERFLOW_UNCONNECTED\,
      P(47) => \PI_OffsetMul_DatReg0__9_n_58\,
      P(46) => \PI_OffsetMul_DatReg0__9_n_59\,
      P(45) => \PI_OffsetMul_DatReg0__9_n_60\,
      P(44) => \PI_OffsetMul_DatReg0__9_n_61\,
      P(43) => \PI_OffsetMul_DatReg0__9_n_62\,
      P(42) => \PI_OffsetMul_DatReg0__9_n_63\,
      P(41) => \PI_OffsetMul_DatReg0__9_n_64\,
      P(40) => \PI_OffsetMul_DatReg0__9_n_65\,
      P(39) => \PI_OffsetMul_DatReg0__9_n_66\,
      P(38) => \PI_OffsetMul_DatReg0__9_n_67\,
      P(37) => \PI_OffsetMul_DatReg0__9_n_68\,
      P(36) => \PI_OffsetMul_DatReg0__9_n_69\,
      P(35) => \PI_OffsetMul_DatReg0__9_n_70\,
      P(34) => \PI_OffsetMul_DatReg0__9_n_71\,
      P(33) => \PI_OffsetMul_DatReg0__9_n_72\,
      P(32) => \PI_OffsetMul_DatReg0__9_n_73\,
      P(31) => \PI_OffsetMul_DatReg0__9_n_74\,
      P(30) => \PI_OffsetMul_DatReg0__9_n_75\,
      P(29) => \PI_OffsetMul_DatReg0__9_n_76\,
      P(28) => \PI_OffsetMul_DatReg0__9_n_77\,
      P(27) => \PI_OffsetMul_DatReg0__9_n_78\,
      P(26) => \PI_OffsetMul_DatReg0__9_n_79\,
      P(25) => \PI_OffsetMul_DatReg0__9_n_80\,
      P(24) => \PI_OffsetMul_DatReg0__9_n_81\,
      P(23) => \PI_OffsetMul_DatReg0__9_n_82\,
      P(22) => \PI_OffsetMul_DatReg0__9_n_83\,
      P(21) => \PI_OffsetMul_DatReg0__9_n_84\,
      P(20) => \PI_OffsetMul_DatReg0__9_n_85\,
      P(19) => \PI_OffsetMul_DatReg0__9_n_86\,
      P(18) => \PI_OffsetMul_DatReg0__9_n_87\,
      P(17) => \PI_OffsetMul_DatReg0__9_n_88\,
      P(16) => \PI_OffsetMul_DatReg0__9_n_89\,
      P(15) => \PI_OffsetMul_DatReg0__9_n_90\,
      P(14) => \PI_OffsetMul_DatReg0__9_n_91\,
      P(13) => \PI_OffsetMul_DatReg0__9_n_92\,
      P(12) => \PI_OffsetMul_DatReg0__9_n_93\,
      P(11) => \PI_OffsetMul_DatReg0__9_n_94\,
      P(10) => \PI_OffsetMul_DatReg0__9_n_95\,
      P(9) => \PI_OffsetMul_DatReg0__9_n_96\,
      P(8) => \PI_OffsetMul_DatReg0__9_n_97\,
      P(7) => \PI_OffsetMul_DatReg0__9_n_98\,
      P(6) => \PI_OffsetMul_DatReg0__9_n_99\,
      P(5) => \PI_OffsetMul_DatReg0__9_n_100\,
      P(4) => \PI_OffsetMul_DatReg0__9_n_101\,
      P(3) => \PI_OffsetMul_DatReg0__9_n_102\,
      P(2) => \PI_OffsetMul_DatReg0__9_n_103\,
      P(1) => \PI_OffsetMul_DatReg0__9_n_104\,
      P(0) => \PI_OffsetMul_DatReg0__9_n_105\,
      PATTERNBDETECT => \NLW_PI_OffsetMul_DatReg0__9_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_PI_OffsetMul_DatReg0__9_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \PI_OffsetMul_DatReg0__8_n_106\,
      PCIN(46) => \PI_OffsetMul_DatReg0__8_n_107\,
      PCIN(45) => \PI_OffsetMul_DatReg0__8_n_108\,
      PCIN(44) => \PI_OffsetMul_DatReg0__8_n_109\,
      PCIN(43) => \PI_OffsetMul_DatReg0__8_n_110\,
      PCIN(42) => \PI_OffsetMul_DatReg0__8_n_111\,
      PCIN(41) => \PI_OffsetMul_DatReg0__8_n_112\,
      PCIN(40) => \PI_OffsetMul_DatReg0__8_n_113\,
      PCIN(39) => \PI_OffsetMul_DatReg0__8_n_114\,
      PCIN(38) => \PI_OffsetMul_DatReg0__8_n_115\,
      PCIN(37) => \PI_OffsetMul_DatReg0__8_n_116\,
      PCIN(36) => \PI_OffsetMul_DatReg0__8_n_117\,
      PCIN(35) => \PI_OffsetMul_DatReg0__8_n_118\,
      PCIN(34) => \PI_OffsetMul_DatReg0__8_n_119\,
      PCIN(33) => \PI_OffsetMul_DatReg0__8_n_120\,
      PCIN(32) => \PI_OffsetMul_DatReg0__8_n_121\,
      PCIN(31) => \PI_OffsetMul_DatReg0__8_n_122\,
      PCIN(30) => \PI_OffsetMul_DatReg0__8_n_123\,
      PCIN(29) => \PI_OffsetMul_DatReg0__8_n_124\,
      PCIN(28) => \PI_OffsetMul_DatReg0__8_n_125\,
      PCIN(27) => \PI_OffsetMul_DatReg0__8_n_126\,
      PCIN(26) => \PI_OffsetMul_DatReg0__8_n_127\,
      PCIN(25) => \PI_OffsetMul_DatReg0__8_n_128\,
      PCIN(24) => \PI_OffsetMul_DatReg0__8_n_129\,
      PCIN(23) => \PI_OffsetMul_DatReg0__8_n_130\,
      PCIN(22) => \PI_OffsetMul_DatReg0__8_n_131\,
      PCIN(21) => \PI_OffsetMul_DatReg0__8_n_132\,
      PCIN(20) => \PI_OffsetMul_DatReg0__8_n_133\,
      PCIN(19) => \PI_OffsetMul_DatReg0__8_n_134\,
      PCIN(18) => \PI_OffsetMul_DatReg0__8_n_135\,
      PCIN(17) => \PI_OffsetMul_DatReg0__8_n_136\,
      PCIN(16) => \PI_OffsetMul_DatReg0__8_n_137\,
      PCIN(15) => \PI_OffsetMul_DatReg0__8_n_138\,
      PCIN(14) => \PI_OffsetMul_DatReg0__8_n_139\,
      PCIN(13) => \PI_OffsetMul_DatReg0__8_n_140\,
      PCIN(12) => \PI_OffsetMul_DatReg0__8_n_141\,
      PCIN(11) => \PI_OffsetMul_DatReg0__8_n_142\,
      PCIN(10) => \PI_OffsetMul_DatReg0__8_n_143\,
      PCIN(9) => \PI_OffsetMul_DatReg0__8_n_144\,
      PCIN(8) => \PI_OffsetMul_DatReg0__8_n_145\,
      PCIN(7) => \PI_OffsetMul_DatReg0__8_n_146\,
      PCIN(6) => \PI_OffsetMul_DatReg0__8_n_147\,
      PCIN(5) => \PI_OffsetMul_DatReg0__8_n_148\,
      PCIN(4) => \PI_OffsetMul_DatReg0__8_n_149\,
      PCIN(3) => \PI_OffsetMul_DatReg0__8_n_150\,
      PCIN(2) => \PI_OffsetMul_DatReg0__8_n_151\,
      PCIN(1) => \PI_OffsetMul_DatReg0__8_n_152\,
      PCIN(0) => \PI_OffsetMul_DatReg0__8_n_153\,
      PCOUT(47 downto 0) => \NLW_PI_OffsetMul_DatReg0__9_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_PI_OffsetMul_DatReg0__9_UNDERFLOW_UNCONNECTED\
    );
\PI_OffsetMul_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[19]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__2_n_89\,
      O => \PI_OffsetMul_DatReg__0\(16)
    );
\PI_OffsetMul_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[19]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_105\,
      O => \PI_OffsetMul_DatReg__0\(17)
    );
\PI_OffsetMul_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[19]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_104\,
      O => \PI_OffsetMul_DatReg__0\(18)
    );
\PI_OffsetMul_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[19]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_103\,
      O => \PI_OffsetMul_DatReg__0\(19)
    );
\PI_OffsetMul_DatReg[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_103\,
      I1 => \PI_OffsetMul_DatReg0__6_n_103\,
      O => \PI_OffsetMul_DatReg[19]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_104\,
      I1 => \PI_OffsetMul_DatReg0__6_n_104\,
      O => \PI_OffsetMul_DatReg[19]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_105\,
      I1 => \PI_OffsetMul_DatReg0__6_n_105\,
      O => \PI_OffsetMul_DatReg[19]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[23]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_102\,
      O => \PI_OffsetMul_DatReg__0\(20)
    );
\PI_OffsetMul_DatReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[23]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_101\,
      O => \PI_OffsetMul_DatReg__0\(21)
    );
\PI_OffsetMul_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[23]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_100\,
      O => \PI_OffsetMul_DatReg__0\(22)
    );
\PI_OffsetMul_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[23]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_99\,
      O => \PI_OffsetMul_DatReg__0\(23)
    );
\PI_OffsetMul_DatReg[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_99\,
      I1 => \PI_OffsetMul_DatReg0__6_n_99\,
      O => \PI_OffsetMul_DatReg[23]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_100\,
      I1 => \PI_OffsetMul_DatReg0__6_n_100\,
      O => \PI_OffsetMul_DatReg[23]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_101\,
      I1 => \PI_OffsetMul_DatReg0__6_n_101\,
      O => \PI_OffsetMul_DatReg[23]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_102\,
      I1 => \PI_OffsetMul_DatReg0__6_n_102\,
      O => \PI_OffsetMul_DatReg[23]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[27]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_98\,
      O => \PI_OffsetMul_DatReg__0\(24)
    );
\PI_OffsetMul_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[27]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_97\,
      O => \PI_OffsetMul_DatReg__0\(25)
    );
\PI_OffsetMul_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[27]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_96\,
      O => \PI_OffsetMul_DatReg__0\(26)
    );
\PI_OffsetMul_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[27]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_95\,
      O => \PI_OffsetMul_DatReg__0\(27)
    );
\PI_OffsetMul_DatReg[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_95\,
      I1 => \PI_OffsetMul_DatReg0__6_n_95\,
      O => \PI_OffsetMul_DatReg[27]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_96\,
      I1 => \PI_OffsetMul_DatReg0__6_n_96\,
      O => \PI_OffsetMul_DatReg[27]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_97\,
      I1 => \PI_OffsetMul_DatReg0__6_n_97\,
      O => \PI_OffsetMul_DatReg[27]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_98\,
      I1 => \PI_OffsetMul_DatReg0__6_n_98\,
      O => \PI_OffsetMul_DatReg[27]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[31]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_94\,
      O => \PI_OffsetMul_DatReg__0\(28)
    );
\PI_OffsetMul_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[31]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_93\,
      O => \PI_OffsetMul_DatReg__0\(29)
    );
\PI_OffsetMul_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[31]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_92\,
      O => \PI_OffsetMul_DatReg__0\(30)
    );
\PI_OffsetMul_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[31]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_91\,
      O => \PI_OffsetMul_DatReg__0\(31)
    );
\PI_OffsetMul_DatReg[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_91\,
      I1 => \PI_OffsetMul_DatReg0__6_n_91\,
      O => \PI_OffsetMul_DatReg[31]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_92\,
      I1 => \PI_OffsetMul_DatReg0__6_n_92\,
      O => \PI_OffsetMul_DatReg[31]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_93\,
      I1 => \PI_OffsetMul_DatReg0__6_n_93\,
      O => \PI_OffsetMul_DatReg[31]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_94\,
      I1 => \PI_OffsetMul_DatReg0__6_n_94\,
      O => \PI_OffsetMul_DatReg[31]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[35]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg0__4_n_90\,
      O => \PI_OffsetMul_DatReg__0\(32)
    );
\PI_OffsetMul_DatReg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[35]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[36]_i_2_n_7\,
      O => \PI_OffsetMul_DatReg__0\(33)
    );
\PI_OffsetMul_DatReg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[35]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[36]_i_2_n_6\,
      O => \PI_OffsetMul_DatReg__0\(34)
    );
\PI_OffsetMul_DatReg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[35]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[36]_i_2_n_5\,
      O => \PI_OffsetMul_DatReg__0\(35)
    );
\PI_OffsetMul_DatReg[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_87\,
      I1 => \PI_OffsetMul_DatReg0__7_n_104\,
      I2 => \PI_OffsetMul_DatReg0__5_n_104\,
      O => \PI_OffsetMul_DatReg[35]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[35]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_87\,
      I1 => \PI_OffsetMul_DatReg0__5_n_104\,
      I2 => \PI_OffsetMul_DatReg0__7_n_104\,
      I3 => \PI_OffsetMul_DatReg0__5_n_105\,
      I4 => \PI_OffsetMul_DatReg0__7_n_105\,
      O => \PI_OffsetMul_DatReg[35]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_105\,
      I1 => \PI_OffsetMul_DatReg0__7_n_105\,
      I2 => \PI_OffsetMul_DatReg0__9_n_88\,
      O => \PI_OffsetMul_DatReg[35]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[35]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_89\,
      I1 => \PI_OffsetMul_DatReg0__6_n_89\,
      O => \PI_OffsetMul_DatReg[35]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[35]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_90\,
      I1 => \PI_OffsetMul_DatReg0__6_n_90\,
      O => \PI_OffsetMul_DatReg[35]_i_7_n_0\
    );
\PI_OffsetMul_DatReg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[39]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[36]_i_2_n_4\,
      O => \PI_OffsetMul_DatReg__0\(36)
    );
\PI_OffsetMul_DatReg[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_86\,
      I1 => \PI_OffsetMul_DatReg0__1_n_103\,
      O => \PI_OffsetMul_DatReg[36]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_87\,
      I1 => \PI_OffsetMul_DatReg0__1_n_104\,
      O => \PI_OffsetMul_DatReg[36]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_88\,
      I1 => \PI_OffsetMul_DatReg0__1_n_105\,
      O => \PI_OffsetMul_DatReg[36]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[39]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[40]_i_2_n_7\,
      O => \PI_OffsetMul_DatReg__0\(37)
    );
\PI_OffsetMul_DatReg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[39]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[40]_i_2_n_6\,
      O => \PI_OffsetMul_DatReg__0\(38)
    );
\PI_OffsetMul_DatReg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[39]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[40]_i_2_n_5\,
      O => \PI_OffsetMul_DatReg__0\(39)
    );
\PI_OffsetMul_DatReg[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_103\,
      I1 => \PI_OffsetMul_DatReg0__9_n_86\,
      I2 => \PI_OffsetMul_DatReg0__7_n_103\,
      I3 => \PI_OffsetMul_DatReg[39]_i_6_n_0\,
      O => \PI_OffsetMul_DatReg[39]_i_10_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_101\,
      I1 => \PI_OffsetMul_DatReg0__9_n_84\,
      I2 => \PI_OffsetMul_DatReg0__7_n_101\,
      O => \PI_OffsetMul_DatReg[39]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_102\,
      I1 => \PI_OffsetMul_DatReg0__9_n_85\,
      I2 => \PI_OffsetMul_DatReg0__7_n_102\,
      O => \PI_OffsetMul_DatReg[39]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_103\,
      I1 => \PI_OffsetMul_DatReg0__9_n_86\,
      I2 => \PI_OffsetMul_DatReg0__7_n_103\,
      O => \PI_OffsetMul_DatReg[39]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__9_n_87\,
      I1 => \PI_OffsetMul_DatReg0__5_n_104\,
      I2 => \PI_OffsetMul_DatReg0__7_n_104\,
      O => \PI_OffsetMul_DatReg[39]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_100\,
      I1 => \PI_OffsetMul_DatReg0__9_n_83\,
      I2 => \PI_OffsetMul_DatReg0__7_n_100\,
      I3 => \PI_OffsetMul_DatReg[39]_i_3_n_0\,
      O => \PI_OffsetMul_DatReg[39]_i_7_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_101\,
      I1 => \PI_OffsetMul_DatReg0__9_n_84\,
      I2 => \PI_OffsetMul_DatReg0__7_n_101\,
      I3 => \PI_OffsetMul_DatReg[39]_i_4_n_0\,
      O => \PI_OffsetMul_DatReg[39]_i_8_n_0\
    );
\PI_OffsetMul_DatReg[39]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_102\,
      I1 => \PI_OffsetMul_DatReg0__9_n_85\,
      I2 => \PI_OffsetMul_DatReg0__7_n_102\,
      I3 => \PI_OffsetMul_DatReg[39]_i_5_n_0\,
      O => \PI_OffsetMul_DatReg[39]_i_9_n_0\
    );
\PI_OffsetMul_DatReg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[43]_i_2_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[40]_i_2_n_4\,
      O => \PI_OffsetMul_DatReg__0\(40)
    );
\PI_OffsetMul_DatReg[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_82\,
      I1 => \PI_OffsetMul_DatReg0__1_n_99\,
      O => \PI_OffsetMul_DatReg[40]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_83\,
      I1 => \PI_OffsetMul_DatReg0__1_n_100\,
      O => \PI_OffsetMul_DatReg[40]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_84\,
      I1 => \PI_OffsetMul_DatReg0__1_n_101\,
      O => \PI_OffsetMul_DatReg[40]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_85\,
      I1 => \PI_OffsetMul_DatReg0__1_n_102\,
      O => \PI_OffsetMul_DatReg[40]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[43]_i_2_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[44]_i_2_n_7\,
      O => \PI_OffsetMul_DatReg__0\(41)
    );
\PI_OffsetMul_DatReg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[43]_i_2_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[44]_i_2_n_6\,
      O => \PI_OffsetMul_DatReg__0\(42)
    );
\PI_OffsetMul_DatReg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[43]_i_2_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[44]_i_2_n_5\,
      O => \PI_OffsetMul_DatReg__0\(43)
    );
\PI_OffsetMul_DatReg[43]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_99\,
      I1 => \PI_OffsetMul_DatReg0__9_n_82\,
      I2 => \PI_OffsetMul_DatReg0__7_n_99\,
      I3 => \PI_OffsetMul_DatReg[43]_i_6_n_0\,
      O => \PI_OffsetMul_DatReg[43]_i_10_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_97\,
      I1 => \PI_OffsetMul_DatReg0__9_n_80\,
      I2 => \PI_OffsetMul_DatReg0__7_n_97\,
      O => \PI_OffsetMul_DatReg[43]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_98\,
      I1 => \PI_OffsetMul_DatReg0__9_n_81\,
      I2 => \PI_OffsetMul_DatReg0__7_n_98\,
      O => \PI_OffsetMul_DatReg[43]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_99\,
      I1 => \PI_OffsetMul_DatReg0__9_n_82\,
      I2 => \PI_OffsetMul_DatReg0__7_n_99\,
      O => \PI_OffsetMul_DatReg[43]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_100\,
      I1 => \PI_OffsetMul_DatReg0__9_n_83\,
      I2 => \PI_OffsetMul_DatReg0__7_n_100\,
      O => \PI_OffsetMul_DatReg[43]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_96\,
      I1 => \PI_OffsetMul_DatReg0__9_n_79\,
      I2 => \PI_OffsetMul_DatReg0__7_n_96\,
      I3 => \PI_OffsetMul_DatReg[43]_i_3_n_0\,
      O => \PI_OffsetMul_DatReg[43]_i_7_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_97\,
      I1 => \PI_OffsetMul_DatReg0__9_n_80\,
      I2 => \PI_OffsetMul_DatReg0__7_n_97\,
      I3 => \PI_OffsetMul_DatReg[43]_i_4_n_0\,
      O => \PI_OffsetMul_DatReg[43]_i_8_n_0\
    );
\PI_OffsetMul_DatReg[43]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_98\,
      I1 => \PI_OffsetMul_DatReg0__9_n_81\,
      I2 => \PI_OffsetMul_DatReg0__7_n_98\,
      I3 => \PI_OffsetMul_DatReg[43]_i_5_n_0\,
      O => \PI_OffsetMul_DatReg[43]_i_9_n_0\
    );
\PI_OffsetMul_DatReg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[47]_i_3_n_7\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[44]_i_2_n_4\,
      O => \PI_OffsetMul_DatReg__0\(44)
    );
\PI_OffsetMul_DatReg[44]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_78\,
      I1 => \PI_OffsetMul_DatReg0__1_n_95\,
      O => \PI_OffsetMul_DatReg[44]_i_3_n_0\
    );
\PI_OffsetMul_DatReg[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_79\,
      I1 => \PI_OffsetMul_DatReg0__1_n_96\,
      O => \PI_OffsetMul_DatReg[44]_i_4_n_0\
    );
\PI_OffsetMul_DatReg[44]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_80\,
      I1 => \PI_OffsetMul_DatReg0__1_n_97\,
      O => \PI_OffsetMul_DatReg[44]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[44]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_81\,
      I1 => \PI_OffsetMul_DatReg0__1_n_98\,
      O => \PI_OffsetMul_DatReg[44]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[47]_i_3_n_6\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[47]_i_4_n_7\,
      O => \PI_OffsetMul_DatReg__0\(45)
    );
\PI_OffsetMul_DatReg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[47]_i_3_n_5\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[47]_i_4_n_6\,
      O => \PI_OffsetMul_DatReg__0\(46)
    );
\PI_OffsetMul_DatReg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2223222200000000"
    )
        port map (
      I0 => \PI_OffsetState_StaReg__0\(0),
      I1 => \PI_OffsetState_StaReg__0\(1),
      I2 => OffsetAdjustmentInvalid_ValReg_reg_n_0,
      I3 => \OffsetAdjustment_Second_DatReg__0\(0),
      I4 => PI_OffsetAdjustment_ValReg_i_2_n_0,
      I5 => \PpsSlaveControl_DatReg_reg_n_0_[0]\,
      O => \PI_OffsetMul_DatReg[47]_i_1_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_94\,
      I1 => \PI_OffsetMul_DatReg0__9_n_77\,
      I2 => \PI_OffsetMul_DatReg0__7_n_94\,
      I3 => \PI_OffsetMul_DatReg[47]_i_6_n_0\,
      O => \PI_OffsetMul_DatReg[47]_i_10_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_95\,
      I1 => \PI_OffsetMul_DatReg0__9_n_78\,
      I2 => \PI_OffsetMul_DatReg0__7_n_95\,
      I3 => \PI_OffsetMul_DatReg[47]_i_7_n_0\,
      O => \PI_OffsetMul_DatReg[47]_i_11_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__1_n_92\,
      I1 => \PI_OffsetMul_DatReg0__4_n_75\,
      O => \PI_OffsetMul_DatReg[47]_i_12_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_76\,
      I1 => \PI_OffsetMul_DatReg0__1_n_93\,
      O => \PI_OffsetMul_DatReg[47]_i_13_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__4_n_77\,
      I1 => \PI_OffsetMul_DatReg0__1_n_94\,
      O => \PI_OffsetMul_DatReg[47]_i_14_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg_reg[47]_i_3_n_4\,
      I1 => \PI_OffsetState_StaReg__0\(0),
      I2 => \PI_OffsetMul_DatReg_reg[47]_i_4_n_5\,
      O => \PI_OffsetMul_DatReg__0\(47)
    );
\PI_OffsetMul_DatReg[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_94\,
      I1 => \PI_OffsetMul_DatReg0__9_n_77\,
      I2 => \PI_OffsetMul_DatReg0__7_n_94\,
      O => \PI_OffsetMul_DatReg[47]_i_5_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_95\,
      I1 => \PI_OffsetMul_DatReg0__9_n_78\,
      I2 => \PI_OffsetMul_DatReg0__7_n_95\,
      O => \PI_OffsetMul_DatReg[47]_i_6_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_96\,
      I1 => \PI_OffsetMul_DatReg0__9_n_79\,
      I2 => \PI_OffsetMul_DatReg0__7_n_96\,
      O => \PI_OffsetMul_DatReg[47]_i_7_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg0__5_n_93\,
      I1 => \PI_OffsetMul_DatReg0__9_n_76\,
      I2 => \PI_OffsetMul_DatReg0__7_n_93\,
      I3 => \PI_OffsetMul_DatReg0__5_n_92\,
      I4 => \PI_OffsetMul_DatReg0__7_n_92\,
      I5 => \PI_OffsetMul_DatReg0__9_n_75\,
      O => \PI_OffsetMul_DatReg[47]_i_8_n_0\
    );
\PI_OffsetMul_DatReg[47]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \PI_OffsetMul_DatReg[47]_i_5_n_0\,
      I1 => \PI_OffsetMul_DatReg0__5_n_93\,
      I2 => \PI_OffsetMul_DatReg0__9_n_76\,
      I3 => \PI_OffsetMul_DatReg0__7_n_93\,
      O => \PI_OffsetMul_DatReg[47]_i_9_n_0\
    );
\PI_OffsetMul_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(16),
      Q => in16(0)
    );
\PI_OffsetMul_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(17),
      Q => in16(1)
    );
\PI_OffsetMul_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(18),
      Q => in16(2)
    );
\PI_OffsetMul_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(19),
      Q => in16(3)
    );
\PI_OffsetMul_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__9_n_103\,
      DI(2) => \PI_OffsetMul_DatReg0__9_n_104\,
      DI(1) => \PI_OffsetMul_DatReg0__9_n_105\,
      DI(0) => '0',
      O(3) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[19]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[19]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[19]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[19]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg0__8_n_89\
    );
\PI_OffsetMul_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(20),
      Q => in16(4)
    );
\PI_OffsetMul_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(21),
      Q => in16(5)
    );
\PI_OffsetMul_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(22),
      Q => in16(6)
    );
\PI_OffsetMul_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(23),
      Q => in16(7)
    );
\PI_OffsetMul_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__9_n_99\,
      DI(2) => \PI_OffsetMul_DatReg0__9_n_100\,
      DI(1) => \PI_OffsetMul_DatReg0__9_n_101\,
      DI(0) => \PI_OffsetMul_DatReg0__9_n_102\,
      O(3) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[23]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[23]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[23]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[23]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg[23]_i_6_n_0\
    );
\PI_OffsetMul_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(24),
      Q => in16(8)
    );
\PI_OffsetMul_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(25),
      Q => in16(9)
    );
\PI_OffsetMul_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(26),
      Q => in16(10)
    );
\PI_OffsetMul_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(27),
      Q => in16(11)
    );
\PI_OffsetMul_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__9_n_95\,
      DI(2) => \PI_OffsetMul_DatReg0__9_n_96\,
      DI(1) => \PI_OffsetMul_DatReg0__9_n_97\,
      DI(0) => \PI_OffsetMul_DatReg0__9_n_98\,
      O(3) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[27]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[27]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[27]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[27]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg[27]_i_6_n_0\
    );
\PI_OffsetMul_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(28),
      Q => in16(12)
    );
\PI_OffsetMul_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(29),
      Q => in16(13)
    );
\PI_OffsetMul_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(30),
      Q => in16(14)
    );
\PI_OffsetMul_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(31),
      Q => in16(15)
    );
\PI_OffsetMul_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__9_n_91\,
      DI(2) => \PI_OffsetMul_DatReg0__9_n_92\,
      DI(1) => \PI_OffsetMul_DatReg0__9_n_93\,
      DI(0) => \PI_OffsetMul_DatReg0__9_n_94\,
      O(3) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[31]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[31]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[31]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[31]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg[31]_i_6_n_0\
    );
\PI_OffsetMul_DatReg_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(32),
      Q => in16(16)
    );
\PI_OffsetMul_DatReg_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(33),
      Q => in16(17)
    );
\PI_OffsetMul_DatReg_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(34),
      Q => in16(18)
    );
\PI_OffsetMul_DatReg_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(35),
      Q => in16(19)
    );
\PI_OffsetMul_DatReg_reg[35]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[31]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg[35]_i_3_n_0\,
      DI(2) => \PI_OffsetMul_DatReg0__9_n_88\,
      DI(1) => \PI_OffsetMul_DatReg0__9_n_89\,
      DI(0) => \PI_OffsetMul_DatReg0__9_n_90\,
      O(3) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[35]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[35]_i_4_n_0\,
      S(2) => \PI_OffsetMul_DatReg[35]_i_5_n_0\,
      S(1) => \PI_OffsetMul_DatReg[35]_i_6_n_0\,
      S(0) => \PI_OffsetMul_DatReg[35]_i_7_n_0\
    );
\PI_OffsetMul_DatReg_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(36),
      Q => in16(20)
    );
\PI_OffsetMul_DatReg_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__4_n_86\,
      DI(2) => \PI_OffsetMul_DatReg0__4_n_87\,
      DI(1) => \PI_OffsetMul_DatReg0__4_n_88\,
      DI(0) => '0',
      O(3) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[36]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[36]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[36]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[36]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg0__4_n_89\
    );
\PI_OffsetMul_DatReg_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(37),
      Q => in16(21)
    );
\PI_OffsetMul_DatReg_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(38),
      Q => in16(22)
    );
\PI_OffsetMul_DatReg_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(39),
      Q => in16(23)
    );
\PI_OffsetMul_DatReg_reg[39]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[35]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg[39]_i_3_n_0\,
      DI(2) => \PI_OffsetMul_DatReg[39]_i_4_n_0\,
      DI(1) => \PI_OffsetMul_DatReg[39]_i_5_n_0\,
      DI(0) => \PI_OffsetMul_DatReg[39]_i_6_n_0\,
      O(3) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[39]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[39]_i_7_n_0\,
      S(2) => \PI_OffsetMul_DatReg[39]_i_8_n_0\,
      S(1) => \PI_OffsetMul_DatReg[39]_i_9_n_0\,
      S(0) => \PI_OffsetMul_DatReg[39]_i_10_n_0\
    );
\PI_OffsetMul_DatReg_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(40),
      Q => in16(24)
    );
\PI_OffsetMul_DatReg_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[36]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__4_n_82\,
      DI(2) => \PI_OffsetMul_DatReg0__4_n_83\,
      DI(1) => \PI_OffsetMul_DatReg0__4_n_84\,
      DI(0) => \PI_OffsetMul_DatReg0__4_n_85\,
      O(3) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[40]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[40]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[40]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[40]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg[40]_i_6_n_0\
    );
\PI_OffsetMul_DatReg_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(41),
      Q => in16(25)
    );
\PI_OffsetMul_DatReg_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(42),
      Q => in16(26)
    );
\PI_OffsetMul_DatReg_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(43),
      Q => in16(27)
    );
\PI_OffsetMul_DatReg_reg[43]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[39]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg[43]_i_3_n_0\,
      DI(2) => \PI_OffsetMul_DatReg[43]_i_4_n_0\,
      DI(1) => \PI_OffsetMul_DatReg[43]_i_5_n_0\,
      DI(0) => \PI_OffsetMul_DatReg[43]_i_6_n_0\,
      O(3) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[43]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[43]_i_7_n_0\,
      S(2) => \PI_OffsetMul_DatReg[43]_i_8_n_0\,
      S(1) => \PI_OffsetMul_DatReg[43]_i_9_n_0\,
      S(0) => \PI_OffsetMul_DatReg[43]_i_10_n_0\
    );
\PI_OffsetMul_DatReg_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(44),
      Q => in16(28)
    );
\PI_OffsetMul_DatReg_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[40]_i_2_n_0\,
      CO(3) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_0\,
      CO(2) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \PI_OffsetMul_DatReg0__4_n_78\,
      DI(2) => \PI_OffsetMul_DatReg0__4_n_79\,
      DI(1) => \PI_OffsetMul_DatReg0__4_n_80\,
      DI(0) => \PI_OffsetMul_DatReg0__4_n_81\,
      O(3) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[44]_i_2_n_7\,
      S(3) => \PI_OffsetMul_DatReg[44]_i_3_n_0\,
      S(2) => \PI_OffsetMul_DatReg[44]_i_4_n_0\,
      S(1) => \PI_OffsetMul_DatReg[44]_i_5_n_0\,
      S(0) => \PI_OffsetMul_DatReg[44]_i_6_n_0\
    );
\PI_OffsetMul_DatReg_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(45),
      Q => in16(29)
    );
\PI_OffsetMul_DatReg_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(46),
      Q => in16(30)
    );
\PI_OffsetMul_DatReg_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \PI_OffsetMul_DatReg[47]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PI_OffsetMul_DatReg__0\(47),
      Q => in16(31)
    );
\PI_OffsetMul_DatReg_reg[47]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[43]_i_2_n_0\,
      CO(3) => \NLW_PI_OffsetMul_DatReg_reg[47]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_1\,
      CO(1) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \PI_OffsetMul_DatReg[47]_i_5_n_0\,
      DI(1) => \PI_OffsetMul_DatReg[47]_i_6_n_0\,
      DI(0) => \PI_OffsetMul_DatReg[47]_i_7_n_0\,
      O(3) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_4\,
      O(2) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[47]_i_3_n_7\,
      S(3) => \PI_OffsetMul_DatReg[47]_i_8_n_0\,
      S(2) => \PI_OffsetMul_DatReg[47]_i_9_n_0\,
      S(1) => \PI_OffsetMul_DatReg[47]_i_10_n_0\,
      S(0) => \PI_OffsetMul_DatReg[47]_i_11_n_0\
    );
\PI_OffsetMul_DatReg_reg[47]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \PI_OffsetMul_DatReg_reg[44]_i_2_n_0\,
      CO(3 downto 2) => \NLW_PI_OffsetMul_DatReg_reg[47]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \PI_OffsetMul_DatReg_reg[47]_i_4_n_2\,
      CO(0) => \PI_OffsetMul_DatReg_reg[47]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PI_OffsetMul_DatReg0__4_n_76\,
      DI(0) => \PI_OffsetMul_DatReg0__4_n_77\,
      O(3) => \NLW_PI_OffsetMul_DatReg_reg[47]_i_4_O_UNCONNECTED\(3),
      O(2) => \PI_OffsetMul_DatReg_reg[47]_i_4_n_5\,
      O(1) => \PI_OffsetMul_DatReg_reg[47]_i_4_n_6\,
      O(0) => \PI_OffsetMul_DatReg_reg[47]_i_4_n_7\,
      S(3) => '0',
      S(2) => \PI_OffsetMul_DatReg[47]_i_12_n_0\,
      S(1) => \PI_OffsetMul_DatReg[47]_i_13_n_0\,
      S(0) => \PI_OffsetMul_DatReg[47]_i_14_n_0\
    );
PeriodError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAACCAACCAACCAA"
    )
        port map (
      I0 => PeriodError_DatReg_reg_n_0,
      I1 => \PeriodTimer_CntReg[10]_i_4_n_0\,
      I2 => RegisterDelay_DatReg,
      I3 => SysRstN_RstIn,
      I4 => p_0_in,
      I5 => PeriodError_DatReg_i_2_n_0,
      O => PeriodError_DatReg_i_1_n_0
    );
PeriodError_DatReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[10]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I4 => PeriodIsOk_ValReg_i_2_n_0,
      O => PeriodError_DatReg_i_2_n_0
    );
PeriodError_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => PeriodError_DatReg_i_1_n_0,
      Q => PeriodError_DatReg_reg_n_0,
      R => '0'
    );
PeriodIsOk_ValReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000CA0000000"
    )
        port map (
      I0 => PeriodIsOk_ValReg_i_2_n_0,
      I1 => PeriodIsOk_ValReg_i_3_n_0,
      I2 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I5 => \PeriodTimer_CntReg_reg_n_0_[10]\,
      O => PeriodIsOk_ValReg0
    );
PeriodIsOk_ValReg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[3]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      O => PeriodIsOk_ValReg_i_2_n_0
    );
PeriodIsOk_ValReg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFFF"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[3]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      O => PeriodIsOk_ValReg_i_3_n_0
    );
PeriodIsOk_ValReg_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => PeriodIsOk_ValReg0,
      Q => PeriodIsOk_ValReg
    );
\PeriodTimer_CntReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => TimestampSysClk2_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      O => \PeriodTimer_CntReg[0]_i_1_n_0\
    );
\PeriodTimer_CntReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40FF"
    )
        port map (
      I0 => \PeriodTimer_CntReg[10]_i_3_n_0\,
      I1 => NewMillisecond_DatReg,
      I2 => p_0_in,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I4 => RegisterDelay_DatReg,
      I5 => \PeriodTimer_CntReg[10]_i_4_n_0\,
      O => \PeriodTimer_CntReg[10]_i_1_n_0\
    );
\PeriodTimer_CntReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888288800002888"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[10]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I3 => \PeriodTimer_CntReg[10]_i_5_n_0\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[10]_i_2_n_0\
    );
\PeriodTimer_CntReg[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[10]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      I4 => PeriodIsOk_ValReg_i_3_n_0,
      O => \PeriodTimer_CntReg[10]_i_3_n_0\
    );
\PeriodTimer_CntReg[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      I2 => \PeriodTimer_CntReg[10]_i_6_n_0\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[3]\,
      I5 => \PeriodTimer_CntReg[10]_i_7_n_0\,
      O => \PeriodTimer_CntReg[10]_i_4_n_0\
    );
\PeriodTimer_CntReg[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I2 => \PeriodTimer_CntReg[6]_i_2_n_0\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I5 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      O => \PeriodTimer_CntReg[10]_i_5_n_0\
    );
\PeriodTimer_CntReg[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => NewMillisecond_DatReg,
      I1 => p_0_in,
      O => \PeriodTimer_CntReg[10]_i_6_n_0\
    );
\PeriodTimer_CntReg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[1]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[10]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      I5 => \PeriodTimer_CntReg[10]_i_8_n_0\,
      O => \PeriodTimer_CntReg[10]_i_7_n_0\
    );
\PeriodTimer_CntReg[10]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      O => \PeriodTimer_CntReg[10]_i_8_n_0\
    );
\PeriodTimer_CntReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D0D000"
    )
        port map (
      I0 => TimestampSysClk2_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[1]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      O => \PeriodTimer_CntReg[1]_i_1_n_0\
    );
\PeriodTimer_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888288800002888"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[1]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[2]_i_1_n_0\
    );
\PeriodTimer_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220202020202020"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => RegisterDelay_DatReg,
      I2 => \PeriodTimer_CntReg_reg_n_0_[3]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[1]\,
      I5 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      O => \PeriodTimer_CntReg[3]_i_1_n_0\
    );
\PeriodTimer_CntReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28280028"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I2 => \PeriodTimer_CntReg[6]_i_2_n_0\,
      I3 => TimestampSysClk2_EvtReg,
      I4 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[4]_i_1_n_0\
    );
\PeriodTimer_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888288800002888"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I3 => \PeriodTimer_CntReg[6]_i_2_n_0\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[5]_i_1_n_0\
    );
\PeriodTimer_CntReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I3 => \PeriodTimer_CntReg[6]_i_2_n_0\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I5 => RegisterDelay_DatReg,
      O => \PeriodTimer_CntReg[6]_i_1_n_0\
    );
\PeriodTimer_CntReg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[3]\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[2]\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[1]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[0]\,
      O => \PeriodTimer_CntReg[6]_i_2_n_0\
    );
\PeriodTimer_CntReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28280028"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I2 => \PeriodTimer_CntReg[8]_i_2_n_0\,
      I3 => TimestampSysClk2_EvtReg,
      I4 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[7]_i_1_n_0\
    );
\PeriodTimer_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A8A8A8A000000"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => TimestampSysClk2_EvtReg,
      I3 => \PeriodTimer_CntReg[8]_i_2_n_0\,
      I4 => \PeriodTimer_CntReg_reg_n_0_[7]\,
      I5 => \PeriodTimer_CntReg_reg_n_0_[8]\,
      O => \PeriodTimer_CntReg[8]_i_1_n_0\
    );
\PeriodTimer_CntReg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \PeriodTimer_CntReg_reg_n_0_[5]\,
      I1 => \PeriodTimer_CntReg[6]_i_2_n_0\,
      I2 => \PeriodTimer_CntReg_reg_n_0_[4]\,
      I3 => \PeriodTimer_CntReg_reg_n_0_[6]\,
      O => \PeriodTimer_CntReg[8]_i_2_n_0\
    );
\PeriodTimer_CntReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28280028"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PeriodTimer_CntReg_reg_n_0_[9]\,
      I2 => \PeriodTimer_CntReg[10]_i_5_n_0\,
      I3 => TimestampSysClk2_EvtReg,
      I4 => TimestampSysClk3_EvtReg_reg_n_0,
      O => \PeriodTimer_CntReg[9]_i_1_n_0\
    );
\PeriodTimer_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[0]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[0]\
    );
\PeriodTimer_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[10]_i_2_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[10]\
    );
\PeriodTimer_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[1]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[1]\
    );
\PeriodTimer_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[2]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[2]\
    );
\PeriodTimer_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[3]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[3]\
    );
\PeriodTimer_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[4]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[4]\
    );
\PeriodTimer_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[5]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[5]\
    );
\PeriodTimer_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[6]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[6]\
    );
\PeriodTimer_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[7]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[7]\
    );
\PeriodTimer_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[8]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[8]\
    );
\PeriodTimer_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PeriodTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PeriodTimer_CntReg[9]_i_1_n_0\,
      Q => \PeriodTimer_CntReg_reg_n_0_[9]\
    );
\PpsSlaveCableDelay_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \PpsSlavePolarity_DatReg[0]_i_2_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(4),
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => \PpsSlavePolarity_DatReg[0]_i_4_n_0\,
      O => PpsSlaveCableDelay_DatReg(15)
    );
\PpsSlaveCableDelay_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(0),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[0]\
    );
\PpsSlaveCableDelay_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(10),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[10]\
    );
\PpsSlaveCableDelay_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(11),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[11]\
    );
\PpsSlaveCableDelay_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(12),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[12]\
    );
\PpsSlaveCableDelay_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(13),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[13]\
    );
\PpsSlaveCableDelay_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(14),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[14]\
    );
\PpsSlaveCableDelay_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(15),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[15]\
    );
\PpsSlaveCableDelay_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(1),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[1]\
    );
\PpsSlaveCableDelay_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(2),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[2]\
    );
\PpsSlaveCableDelay_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(3),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[3]\
    );
\PpsSlaveCableDelay_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(4),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[4]\
    );
\PpsSlaveCableDelay_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(5),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[5]\
    );
\PpsSlaveCableDelay_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(6),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[6]\
    );
\PpsSlaveCableDelay_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(7),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[7]\
    );
\PpsSlaveCableDelay_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(8),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[8]\
    );
\PpsSlaveCableDelay_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => PpsSlaveCableDelay_DatReg(15),
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => AxiWriteDataData_DatIn(9),
      Q => \PpsSlaveCableDelay_DatReg_reg_n_0_[9]\
    );
\PpsSlaveControl_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => PpsSlaveControl_DatReg(0),
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \PpsSlaveControl_DatReg[0]_i_1_n_0\
    );
\PpsSlaveControl_DatReg[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => PpsSlaveControl_DatReg(0),
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \PpsSlaveControl_DatReg[0]_rep_i_1_n_0\
    );
\PpsSlaveControl_DatReg[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => PpsSlaveControl_DatReg(0),
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \PpsSlaveControl_DatReg[0]_rep_i_1__0_n_0\
    );
\PpsSlaveControl_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => PpsSlaveControl_DatReg(0),
      I2 => \PpsSlaveControl_DatReg_reg_n_0_[1]\,
      O => \PpsSlaveControl_DatReg[1]_i_1_n_0\
    );
\PpsSlaveControl_DatReg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(2),
      I1 => AxiWriteRespValid_ValReg_i_2_n_0,
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => AxiWriteAddrAddress_AdrIn(5),
      I4 => AxiWriteAddrAddress_AdrIn(4),
      I5 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      O => PpsSlaveControl_DatReg(0)
    );
\PpsSlaveControl_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveControl_DatReg[0]_i_1_n_0\,
      Q => \PpsSlaveControl_DatReg_reg_n_0_[0]\
    );
\PpsSlaveControl_DatReg_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveControl_DatReg[0]_rep_i_1_n_0\,
      Q => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\
    );
\PpsSlaveControl_DatReg_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveControl_DatReg[0]_rep_i_1__0_n_0\,
      Q => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\
    );
\PpsSlaveControl_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveControl_DatReg[1]_i_1_n_0\,
      Q => \PpsSlaveControl_DatReg_reg_n_0_[1]\
    );
\PpsSlavePolarity_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => \PpsSlavePolarity_DatReg[0]_i_2_n_0\,
      I2 => AxiWriteAddrAddress_AdrIn(3),
      I3 => \PpsSlavePolarity_DatReg[0]_i_3_n_0\,
      I4 => \PpsSlavePolarity_DatReg[0]_i_4_n_0\,
      I5 => \PpsSlavePolarity_DatReg_reg_n_0_[0]\,
      O => \PpsSlavePolarity_DatReg[0]_i_1_n_0\
    );
\PpsSlavePolarity_DatReg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AxiWriteRespValid_ValReg_i_2_n_0,
      I1 => AxiWriteAddrAddress_AdrIn(1),
      I2 => AxiWriteAddrAddress_AdrIn(0),
      I3 => AxiWriteAddrAddress_AdrIn(7),
      I4 => AxiWriteAddrAddress_AdrIn(6),
      I5 => AxiWriteAddrAddress_AdrIn(2),
      O => \PpsSlavePolarity_DatReg[0]_i_2_n_0\
    );
\PpsSlavePolarity_DatReg[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(5),
      I1 => AxiWriteAddrAddress_AdrIn(4),
      O => \PpsSlavePolarity_DatReg[0]_i_3_n_0\
    );
\PpsSlavePolarity_DatReg[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(12),
      I1 => AxiWriteAddrAddress_AdrIn(13),
      I2 => AxiWriteAddrAddress_AdrIn(15),
      I3 => AxiWriteAddrAddress_AdrIn(14),
      I4 => \PpsSlavePolarity_DatReg[0]_i_5_n_0\,
      O => \PpsSlavePolarity_DatReg[0]_i_4_n_0\
    );
\PpsSlavePolarity_DatReg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => AxiWriteAddrAddress_AdrIn(9),
      I1 => AxiWriteAddrAddress_AdrIn(8),
      I2 => AxiWriteAddrAddress_AdrIn(11),
      I3 => AxiWriteAddrAddress_AdrIn(10),
      O => \PpsSlavePolarity_DatReg[0]_i_5_n_0\
    );
\PpsSlavePolarity_DatReg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => \PpsSlavePolarity_DatReg[0]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PpsSlavePolarity_DatReg_reg_n_0_[0]\
    );
\PpsSlavePulseWidth_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[0]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[0]\
    );
\PpsSlavePulseWidth_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[1]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[1]\
    );
\PpsSlavePulseWidth_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[2]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[2]\
    );
\PpsSlavePulseWidth_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[3]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[3]\
    );
\PpsSlavePulseWidth_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[4]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[4]\
    );
\PpsSlavePulseWidth_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[5]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[5]\
    );
\PpsSlavePulseWidth_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[6]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[6]\
    );
\PpsSlavePulseWidth_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[7]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[7]\
    );
\PpsSlavePulseWidth_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[8]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[8]\
    );
\PpsSlavePulseWidth_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidth_DatReg_reg_n_0_[9]\,
      Q => \PpsSlavePulseWidth_DatReg_reg_n_0_[9]\
    );
\PpsSlaveStatus_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0F0C0C0C0C0"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(0),
      I1 => PeriodError_DatReg_reg_n_0,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => AxiWriteAddrAddress_AdrIn(2),
      I4 => \PpsSlaveStatus_DatReg[1]_i_2_n_0\,
      I5 => Reg(0),
      O => \PpsSlaveStatus_DatReg[0]_i_1_n_0\
    );
\PpsSlaveStatus_DatReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0F0C0C0C0C0"
    )
        port map (
      I0 => AxiWriteDataData_DatIn(1),
      I1 => PulseWidthError_DatReg_reg_n_0,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I3 => AxiWriteAddrAddress_AdrIn(2),
      I4 => \PpsSlaveStatus_DatReg[1]_i_2_n_0\,
      I5 => Reg(1),
      O => \PpsSlaveStatus_DatReg[1]_i_1_n_0\
    );
\PpsSlaveStatus_DatReg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \AxiWriteRespResponse_DatReg[1]_i_3_n_0\,
      I1 => AxiWriteAddrAddress_AdrIn(4),
      I2 => AxiWriteAddrAddress_AdrIn(5),
      I3 => AxiWriteAddrAddress_AdrIn(3),
      I4 => AxiWriteRespValid_ValReg_i_2_n_0,
      O => \PpsSlaveStatus_DatReg[1]_i_2_n_0\
    );
\PpsSlaveStatus_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveStatus_DatReg[0]_i_1_n_0\,
      Q => Reg(0)
    );
\PpsSlaveStatus_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PpsSlaveStatus_DatReg[1]_i_1_n_0\,
      Q => Reg(1)
    );
\PulseStarted_ValReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C88"
    )
        port map (
      I0 => \PulseStarted_ValReg_reg_n_0_[0]\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => TimestampSysClk3_EvtReg_reg_n_0,
      I3 => TimestampSysClk2_EvtReg,
      O => \PulseStarted_ValReg[0]_i_1_n_0\
    );
\PulseStarted_ValReg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => \PulseStarted_ValReg_reg_n_0_[0]\,
      O => \PulseStarted_ValReg[1]_i_1_n_0\
    );
\PulseStarted_ValReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseStarted_ValReg[0]_i_1_n_0\,
      Q => \PulseStarted_ValReg_reg_n_0_[0]\
    );
\PulseStarted_ValReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseStarted_ValReg[1]_i_1_n_0\,
      Q => p_0_in
    );
PulseWidthError_DatReg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAC0AAC0AAC0AA"
    )
        port map (
      I0 => PulseWidthError_DatReg_reg_n_0,
      I1 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I2 => PulseWidthError_DatReg_i_2_n_0,
      I3 => SysRstN_RstIn,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      I5 => \PulseWidth_DatReg[9]_i_3_n_0\,
      O => PulseWidthError_DatReg_i_1_n_0
    );
PulseWidthError_DatReg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => TimestampSysClk2_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => p_0_in,
      O => PulseWidthError_DatReg_i_2_n_0
    );
PulseWidthError_DatReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => PulseWidthError_DatReg_i_1_n_0,
      Q => PulseWidthError_DatReg_reg_n_0,
      R => '0'
    );
\PulseWidthTimer_CntReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08008800"
    )
        port map (
      I0 => TimestampSysClk3_EvtReg_reg_n_0,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I3 => TimestampSysClk2_EvtReg,
      I4 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[0]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01011101"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[10]\,
      I1 => \PulseWidthTimer_CntReg[10]_i_3_n_0\,
      I2 => \PulseWidthTimer_CntReg[10]_i_4_n_0\,
      I3 => \PulseWidthTimer_CntReg[10]_i_5_n_0\,
      I4 => \PulseWidthTimer_CntReg[10]_i_6_n_0\,
      I5 => \PulseWidthTimer_CntReg[10]_i_7_n_0\,
      O => \PulseWidthTimer_CntReg[10]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A800000AAAA0000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_8_n_0\,
      I1 => \PulseWidthTimer_CntReg[10]_i_4_n_0\,
      I2 => \PulseWidthTimer_CntReg[10]_i_9_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[10]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[10]_i_2_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => NewMillisecond_DatReg,
      I1 => TimestampSysClk2_EvtReg,
      O => \PulseWidthTimer_CntReg[10]_i_3_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[8]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[9]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[7]\,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      O => \PulseWidthTimer_CntReg[10]_i_4_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      O => \PulseWidthTimer_CntReg[10]_i_5_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      O => \PulseWidthTimer_CntReg[10]_i_6_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => TimestampSysClk3_EvtReg_reg_n_0,
      I3 => TimestampSysClk2_EvtReg,
      O => \PulseWidthTimer_CntReg[10]_i_7_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => TimestampSysClk2_EvtReg,
      O => \PulseWidthTimer_CntReg[10]_i_8_n_0\
    );
\PulseWidthTimer_CntReg[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      O => \PulseWidthTimer_CntReg[10]_i_9_n_0\
    );
\PulseWidthTimer_CntReg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000088880000"
    )
        port map (
      I0 => TimestampSysClk3_EvtReg_reg_n_0,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[1]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AFF"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I3 => NewMillisecond_DatReg,
      I4 => \PulseWidthTimer_CntReg[10]_i_7_n_0\,
      O => \PulseWidthTimer_CntReg[2]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000088880000"
    )
        port map (
      I0 => TimestampSysClk3_EvtReg_reg_n_0,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidthTimer_CntReg[10]_i_6_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[3]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A800000AAAA0000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_8_n_0\,
      I1 => \PulseWidthTimer_CntReg[10]_i_6_n_0\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[4]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880000088880000"
    )
        port map (
      I0 => TimestampSysClk3_EvtReg_reg_n_0,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidthTimer_CntReg[10]_i_9_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[5]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A800000AAAA0000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_8_n_0\,
      I1 => \PulseWidthTimer_CntReg[10]_i_9_n_0\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[6]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A800000AAAA0000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_8_n_0\,
      I1 => \PulseWidthTimer_CntReg[7]_i_2_n_0\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[7]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[7]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I5 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      O => \PulseWidthTimer_CntReg[7]_i_2_n_0\
    );
\PulseWidthTimer_CntReg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F00000000000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[9]_i_2_n_0\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[8]\,
      I2 => NewMillisecond_DatReg,
      I3 => TimestampSysClk2_EvtReg,
      I4 => TimestampSysClk3_EvtReg_reg_n_0,
      I5 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => \PulseWidthTimer_CntReg[8]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A800000AAAA0000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_8_n_0\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[8]\,
      I2 => \PulseWidthTimer_CntReg[9]_i_2_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[9]\,
      I4 => TimestampSysClk2_EvtReg,
      I5 => NewMillisecond_DatReg,
      O => \PulseWidthTimer_CntReg[9]_i_1_n_0\
    );
\PulseWidthTimer_CntReg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      I2 => \PulseWidthTimer_CntReg[10]_i_6_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      I5 => \PulseWidthTimer_CntReg_reg_n_0_[7]\,
      O => \PulseWidthTimer_CntReg[9]_i_2_n_0\
    );
\PulseWidthTimer_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[0]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[0]\
    );
\PulseWidthTimer_CntReg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[10]_i_2_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[10]\
    );
\PulseWidthTimer_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[1]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[1]\
    );
\PulseWidthTimer_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[2]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[2]\
    );
\PulseWidthTimer_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[3]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[3]\
    );
\PulseWidthTimer_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[4]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[4]\
    );
\PulseWidthTimer_CntReg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[5]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[5]\
    );
\PulseWidthTimer_CntReg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[6]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[6]\
    );
\PulseWidthTimer_CntReg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[7]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[7]\
    );
\PulseWidthTimer_CntReg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[8]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[8]\
    );
\PulseWidthTimer_CntReg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \PulseWidthTimer_CntReg[10]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \PulseWidthTimer_CntReg[9]_i_1_n_0\,
      Q => \PulseWidthTimer_CntReg_reg_n_0_[9]\
    );
\PulseWidth_DatReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      O => \PulseWidth_DatReg[0]_i_1_n_0\
    );
\PulseWidth_DatReg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      O => \PulseWidth_DatReg[1]_i_1_n_0\
    );
\PulseWidth_DatReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      O => \PulseWidth_DatReg[2]_i_1_n_0\
    );
\PulseWidth_DatReg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      O => \PulseWidth_DatReg[3]_i_1_n_0\
    );
\PulseWidth_DatReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      O => \PulseWidth_DatReg[4]_i_1_n_0\
    );
\PulseWidth_DatReg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      O => \PulseWidth_DatReg[5]_i_1_n_0\
    );
\PulseWidth_DatReg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      O => \PulseWidth_DatReg[6]_i_1_n_0\
    );
\PulseWidth_DatReg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[7]\,
      O => \PulseWidth_DatReg[7]_i_1_n_0\
    );
\PulseWidth_DatReg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[8]\,
      O => \PulseWidth_DatReg[8]_i_1_n_0\
    );
\PulseWidth_DatReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08FF"
    )
        port map (
      I0 => p_0_in,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => TimestampSysClk2_EvtReg,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I4 => \PulseWidth_DatReg[9]_i_3_n_0\,
      O => \PulseWidth_DatReg[9]_i_1_n_0\
    );
\PulseWidth_DatReg[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \PulseWidth_DatReg[9]_i_4_n_0\,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      I2 => \PulseWidth_DatReg[9]_i_3_n_0\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[9]\,
      O => \PulseWidth_DatReg[9]_i_2_n_0\
    );
\PulseWidth_DatReg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg[10]_i_4_n_0\,
      I1 => \PulseWidthTimer_CntReg[10]_i_6_n_0\,
      I2 => \PulseWidthTimer_CntReg[10]_i_5_n_0\,
      I3 => TimestampSysClk2_EvtReg,
      I4 => \PulseWidthTimer_CntReg_reg_n_0_[10]\,
      I5 => \PeriodTimer_CntReg[10]_i_6_n_0\,
      O => \PulseWidth_DatReg[9]_i_3_n_0\
    );
\PulseWidth_DatReg[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[1]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[7]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[2]\,
      I3 => \PulseWidth_DatReg[9]_i_5_n_0\,
      I4 => \PulseWidth_DatReg[9]_i_6_n_0\,
      O => \PulseWidth_DatReg[9]_i_4_n_0\
    );
\PulseWidth_DatReg[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[4]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[3]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[10]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[8]\,
      O => \PulseWidth_DatReg[9]_i_5_n_0\
    );
\PulseWidth_DatReg[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \PulseWidthTimer_CntReg_reg_n_0_[9]\,
      I1 => \PulseWidthTimer_CntReg_reg_n_0_[0]\,
      I2 => \PulseWidthTimer_CntReg_reg_n_0_[6]\,
      I3 => \PulseWidthTimer_CntReg_reg_n_0_[5]\,
      O => \PulseWidth_DatReg[9]_i_6_n_0\
    );
\PulseWidth_DatReg_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[0]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[0]\
    );
\PulseWidth_DatReg_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[1]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[1]\
    );
\PulseWidth_DatReg_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[2]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[2]\
    );
\PulseWidth_DatReg_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[3]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[3]\
    );
\PulseWidth_DatReg_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[4]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[4]\
    );
\PulseWidth_DatReg_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[5]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[5]\
    );
\PulseWidth_DatReg_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[6]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[6]\
    );
\PulseWidth_DatReg_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[7]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[7]\
    );
\PulseWidth_DatReg_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[8]_i_1_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[8]\
    );
\PulseWidth_DatReg_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => SysClk_ClkIn,
      CE => \PulseWidth_DatReg[9]_i_1_n_0\,
      D => \PulseWidth_DatReg[9]_i_2_n_0\,
      PRE => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      Q => \PulseWidth_DatReg_reg_n_0_[9]\
    );
\RegisterDelay_DatReg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => \RegisterDelay_DatReg[1]_i_2_n_0\,
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\,
      I4 => \TimestampSysClk_EvtShiftReg_reg_n_0_[1]\,
      O => \RegisterDelay_DatReg[0]_i_1_n_0\
    );
\RegisterDelay_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCE"
    )
        port map (
      I0 => \TimestampSysClk_EvtShiftReg_reg_n_0_[1]\,
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\,
      I4 => \RegisterDelay_DatReg[1]_i_2_n_0\,
      O => \RegisterDelay_DatReg[1]_i_1_n_0\
    );
\RegisterDelay_DatReg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_6_in,
      I1 => p_5_in,
      I2 => p_4_in,
      O => \RegisterDelay_DatReg[1]_i_2_n_0\
    );
\RegisterDelay_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      I2 => p_6_in,
      I3 => p_3_in,
      I4 => p_2_in,
      O => \RegisterDelay_DatReg[2]_i_1_n_0\
    );
\RegisterDelay_DatReg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEFF"
    )
        port map (
      I0 => p_4_in,
      I1 => p_5_in,
      I2 => p_6_in,
      I3 => \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\,
      I4 => p_2_in,
      I5 => p_3_in,
      O => \RegisterDelay_DatReg[3]_i_1_n_0\
    );
\RegisterDelay_DatReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\,
      I2 => p_6_in,
      I3 => p_5_in,
      I4 => p_4_in,
      I5 => p_3_in,
      O => \RegisterDelay_DatReg[4]_i_1_n_0\
    );
\RegisterDelay_DatReg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => TimestampSysClk2_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      O => RegisterDelay_DatReg
    );
\RegisterDelay_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \RegisterDelay_DatReg[0]_i_1_n_0\,
      Q => \RegisterDelay_DatReg_reg_n_0_[0]\
    );
\RegisterDelay_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \RegisterDelay_DatReg[1]_i_1_n_0\,
      Q => \RegisterDelay_DatReg_reg_n_0_[1]\
    );
\RegisterDelay_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \RegisterDelay_DatReg[2]_i_1_n_0\,
      Q => \RegisterDelay_DatReg_reg_n_0_[2]\
    );
\RegisterDelay_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \RegisterDelay_DatReg[3]_i_1_n_0\,
      Q => \RegisterDelay_DatReg_reg_n_0_[3]\
    );
\RegisterDelay_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \RegisterDelay_DatReg[4]_i_1_n_0\,
      Q => \RegisterDelay_DatReg_reg_n_0_[4]\
    );
\RegisterDelay_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => RegisterDelay_DatReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => '1',
      Q => \RegisterDelay_DatReg_reg_n_0_[5]\
    );
\Step_CntReg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0466"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => \Step_CntReg_reg_n_0_[0]\,
      O => \Step_CntReg[0]_i_1_n_0\
    );
\Step_CntReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66040466"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I3 => \Step_CntReg_reg_n_0_[0]\,
      I4 => \Step_CntReg_reg_n_0_[1]\,
      O => \Step_CntReg[1]_i_1_n_0\
    );
\Step_CntReg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54015401A802AAAA"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \Step_CntReg_reg_n_0_[1]\,
      I2 => \Step_CntReg_reg_n_0_[0]\,
      I3 => \Step_CntReg_reg_n_0_[2]\,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I5 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \Step_CntReg[2]_i_1_n_0\
    );
\Step_CntReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"141428AA"
    )
        port map (
      I0 => DriftCalcState_StaReg(1),
      I1 => \Step_CntReg[5]_i_3_n_0\,
      I2 => \Step_CntReg_reg_n_0_[3]\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      O => \Step_CntReg[3]_i_1_n_0\
    );
\Step_CntReg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"451055558A208A20"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => \Step_CntReg_reg_n_0_[3]\,
      I2 => \Step_CntReg[5]_i_3_n_0\,
      I3 => \Step_CntReg_reg_n_0_[4]\,
      I4 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I5 => DriftCalcState_StaReg(1),
      O => \Step_CntReg[4]_i_1_n_0\
    );
\Step_CntReg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50735073F0F3F0FF"
    )
        port map (
      I0 => NormalizeActive1_ValReg_reg_n_0,
      I1 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I2 => \FSM_sequential_DriftCalcState_StaReg[2]_i_2_n_0\,
      I3 => \FSM_sequential_DriftCalcState_StaReg_reg[0]_rep_n_0\,
      I4 => DriftCalcState_StaReg(1),
      I5 => NormalizeActive2_ValReg_i_2_n_0,
      O => Step_CntReg
    );
\Step_CntReg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB040000FB04FB04"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[3]\,
      I1 => \Step_CntReg[5]_i_3_n_0\,
      I2 => \Step_CntReg_reg_n_0_[4]\,
      I3 => \Step_CntReg_reg_n_0_[5]\,
      I4 => \Step_CntReg[5]_i_4_n_0\,
      I5 => DriftCalcActive_ValReg_i_2_n_0,
      O => \Step_CntReg[5]_i_2_n_0\
    );
\Step_CntReg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Step_CntReg_reg_n_0_[1]\,
      I1 => \Step_CntReg_reg_n_0_[0]\,
      I2 => \Step_CntReg_reg_n_0_[2]\,
      O => \Step_CntReg[5]_i_3_n_0\
    );
\Step_CntReg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I1 => DriftCalcState_StaReg(1),
      O => \Step_CntReg[5]_i_4_n_0\
    );
\Step_CntReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[0]_i_1_n_0\,
      Q => \Step_CntReg_reg_n_0_[0]\
    );
\Step_CntReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[1]_i_1_n_0\,
      Q => \Step_CntReg_reg_n_0_[1]\
    );
\Step_CntReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[2]_i_1_n_0\,
      Q => \Step_CntReg_reg_n_0_[2]\
    );
\Step_CntReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[3]_i_1_n_0\,
      Q => \Step_CntReg_reg_n_0_[3]\
    );
\Step_CntReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[4]_i_1_n_0\,
      Q => \Step_CntReg_reg_n_0_[4]\
    );
\Step_CntReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Step_CntReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Step_CntReg[5]_i_2_n_0\,
      Q => \Step_CntReg_reg_n_0_[5]\
    );
TimestampSysClk1_EvtReg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Pps_EvtIn,
      I1 => \PpsSlavePolarity_DatReg_reg_n_0_[0]\,
      O => TimestampSysClk1_EvtReg_i_1_n_0
    );
TimestampSysClk1_EvtReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClk1_EvtReg_i_1_n_0,
      Q => TimestampSysClk1_EvtReg,
      R => '0'
    );
TimestampSysClk2_EvtReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClk1_EvtReg,
      Q => TimestampSysClk2_EvtReg,
      R => '0'
    );
TimestampSysClk3_EvtReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClk2_EvtReg,
      Q => TimestampSysClk3_EvtReg_reg_n_0,
      R => '0'
    );
TimestampSysClk4_EvtReg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClk3_EvtReg_reg_n_0,
      Q => TimestampSysClk4_EvtReg,
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => SysClkNx_ClkIn,
      D => TimestampSysClk1_EvtReg_i_1_n_0,
      Q => \TimestampSysClkNx_EvtShiftReg_reg[0]_srl3_n_0\
    );
\TimestampSysClkNx_EvtShiftReg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => \TimestampSysClkNx_EvtShiftReg_reg[0]_srl3_n_0\,
      Q => TimestampSysClkNx_EvtShiftReg(1),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(1),
      Q => TimestampSysClkNx_EvtShiftReg(2),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(2),
      Q => TimestampSysClkNx_EvtShiftReg(3),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(3),
      Q => TimestampSysClkNx_EvtShiftReg(4),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(4),
      Q => TimestampSysClkNx_EvtShiftReg(5),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(5),
      Q => TimestampSysClkNx_EvtShiftReg(6),
      R => '0'
    );
\TimestampSysClkNx_EvtShiftReg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClkNx_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(6),
      Q => TimestampSysClkNx_EvtShiftReg(7),
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(1),
      Q => \TimestampSysClk_EvtShiftReg_reg_n_0_[1]\,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(2),
      Q => \TimestampSysClk_EvtShiftReg_reg_n_0_[2]\,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(3),
      Q => p_2_in,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(4),
      Q => p_3_in,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(5),
      Q => p_4_in,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(6),
      Q => p_5_in,
      R => '0'
    );
\TimestampSysClk_EvtShiftReg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => '1',
      D => TimestampSysClkNx_EvtShiftReg(7),
      Q => p_6_in,
      R => '0'
    );
\Timestamp_Nanosecond_DatOldReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => DriftCalcState_StaReg(0),
      I1 => DriftCalcState_StaReg(1),
      I2 => \FSM_sequential_DriftCalcState_StaReg_reg[2]_rep__0_n_0\,
      I3 => Timestamp_ValReg,
      O => Timestamp_Second_DatOldReg
    );
\Timestamp_Nanosecond_DatOldReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\,
      Q => Timestamp_Nanosecond_DatOldReg(0)
    );
\Timestamp_Nanosecond_DatOldReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\,
      Q => Timestamp_Nanosecond_DatOldReg(10)
    );
\Timestamp_Nanosecond_DatOldReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\,
      Q => Timestamp_Nanosecond_DatOldReg(11)
    );
\Timestamp_Nanosecond_DatOldReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\,
      Q => Timestamp_Nanosecond_DatOldReg(12)
    );
\Timestamp_Nanosecond_DatOldReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\,
      Q => Timestamp_Nanosecond_DatOldReg(13)
    );
\Timestamp_Nanosecond_DatOldReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\,
      Q => Timestamp_Nanosecond_DatOldReg(14)
    );
\Timestamp_Nanosecond_DatOldReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\,
      Q => Timestamp_Nanosecond_DatOldReg(15)
    );
\Timestamp_Nanosecond_DatOldReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\,
      Q => Timestamp_Nanosecond_DatOldReg(16)
    );
\Timestamp_Nanosecond_DatOldReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\,
      Q => Timestamp_Nanosecond_DatOldReg(17)
    );
\Timestamp_Nanosecond_DatOldReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\,
      Q => Timestamp_Nanosecond_DatOldReg(18)
    );
\Timestamp_Nanosecond_DatOldReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\,
      Q => Timestamp_Nanosecond_DatOldReg(19)
    );
\Timestamp_Nanosecond_DatOldReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\,
      Q => Timestamp_Nanosecond_DatOldReg(1)
    );
\Timestamp_Nanosecond_DatOldReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\,
      Q => Timestamp_Nanosecond_DatOldReg(20)
    );
\Timestamp_Nanosecond_DatOldReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\,
      Q => Timestamp_Nanosecond_DatOldReg(21)
    );
\Timestamp_Nanosecond_DatOldReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\,
      Q => Timestamp_Nanosecond_DatOldReg(22)
    );
\Timestamp_Nanosecond_DatOldReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\,
      Q => Timestamp_Nanosecond_DatOldReg(23)
    );
\Timestamp_Nanosecond_DatOldReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\,
      Q => Timestamp_Nanosecond_DatOldReg(24)
    );
\Timestamp_Nanosecond_DatOldReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\,
      Q => Timestamp_Nanosecond_DatOldReg(25)
    );
\Timestamp_Nanosecond_DatOldReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\,
      Q => Timestamp_Nanosecond_DatOldReg(26)
    );
\Timestamp_Nanosecond_DatOldReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\,
      Q => Timestamp_Nanosecond_DatOldReg(27)
    );
\Timestamp_Nanosecond_DatOldReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\,
      Q => Timestamp_Nanosecond_DatOldReg(28)
    );
\Timestamp_Nanosecond_DatOldReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\,
      Q => Timestamp_Nanosecond_DatOldReg(29)
    );
\Timestamp_Nanosecond_DatOldReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\,
      Q => Timestamp_Nanosecond_DatOldReg(2)
    );
\Timestamp_Nanosecond_DatOldReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\,
      Q => Timestamp_Nanosecond_DatOldReg(30)
    );
\Timestamp_Nanosecond_DatOldReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\,
      Q => Timestamp_Nanosecond_DatOldReg(31)
    );
\Timestamp_Nanosecond_DatOldReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\,
      Q => Timestamp_Nanosecond_DatOldReg(3)
    );
\Timestamp_Nanosecond_DatOldReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\,
      Q => Timestamp_Nanosecond_DatOldReg(4)
    );
\Timestamp_Nanosecond_DatOldReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\,
      Q => Timestamp_Nanosecond_DatOldReg(5)
    );
\Timestamp_Nanosecond_DatOldReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\,
      Q => Timestamp_Nanosecond_DatOldReg(6)
    );
\Timestamp_Nanosecond_DatOldReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\,
      Q => Timestamp_Nanosecond_DatOldReg(7)
    );
\Timestamp_Nanosecond_DatOldReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\,
      Q => Timestamp_Nanosecond_DatOldReg(8)
    );
\Timestamp_Nanosecond_DatOldReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\,
      Q => Timestamp_Nanosecond_DatOldReg(9)
    );
\Timestamp_Nanosecond_DatReg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CAA000000000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(0),
      I1 => \RegisterDelay_DatReg_reg_n_0_[0]\,
      I2 => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I5 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[0]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(10),
      I1 => Timestamp_Nanosecond_DatReg01_in(10),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[10]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(11),
      I1 => Timestamp_Nanosecond_DatReg01_in(11),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[11]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(10),
      O => \Timestamp_Nanosecond_DatReg[11]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(9),
      O => \Timestamp_Nanosecond_DatReg[11]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(8),
      O => \Timestamp_Nanosecond_DatReg[11]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \Timestamp_Nanosecond_DatReg[11]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[11]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(11),
      O => \Timestamp_Nanosecond_DatReg[11]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(12),
      I1 => Timestamp_Nanosecond_DatReg01_in(12),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[12]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg01_in(13),
      I1 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I2 => Timestamp_Nanosecond_DatReg0(13),
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[13]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(14),
      I1 => Timestamp_Nanosecond_DatReg01_in(14),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[14]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(15),
      I1 => Timestamp_Nanosecond_DatReg01_in(15),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[15]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(14),
      O => \Timestamp_Nanosecond_DatReg[15]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(13),
      O => \Timestamp_Nanosecond_DatReg[15]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(12),
      O => \Timestamp_Nanosecond_DatReg[15]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \Timestamp_Nanosecond_DatReg[15]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(15),
      O => \Timestamp_Nanosecond_DatReg[15]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(16),
      I1 => Timestamp_Nanosecond_DatReg01_in(16),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[16]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(17),
      I1 => Timestamp_Nanosecond_DatReg01_in(17),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[17]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(18),
      I1 => Timestamp_Nanosecond_DatReg01_in(18),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[18]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(19),
      I1 => Timestamp_Nanosecond_DatReg01_in(19),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[19]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(18),
      O => \Timestamp_Nanosecond_DatReg[19]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(17),
      O => \Timestamp_Nanosecond_DatReg[19]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(16),
      O => \Timestamp_Nanosecond_DatReg[19]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \Timestamp_Nanosecond_DatReg[19]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[19]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(19),
      O => \Timestamp_Nanosecond_DatReg[19]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(1),
      I1 => Timestamp_Nanosecond_DatReg01_in(1),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[1]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(20),
      I1 => Timestamp_Nanosecond_DatReg01_in(20),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[20]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(21),
      I1 => Timestamp_Nanosecond_DatReg01_in(21),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[21]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(22),
      I1 => Timestamp_Nanosecond_DatReg01_in(22),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[22]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg01_in(23),
      I1 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I2 => Timestamp_Nanosecond_DatReg0(23),
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[23]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(23),
      O => \Timestamp_Nanosecond_DatReg[23]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(22),
      O => \Timestamp_Nanosecond_DatReg[23]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(21),
      O => \Timestamp_Nanosecond_DatReg[23]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(20),
      O => \Timestamp_Nanosecond_DatReg[23]_i_8_n_0\
    );
\Timestamp_Nanosecond_DatReg[23]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\,
      O => \Timestamp_Nanosecond_DatReg[23]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(24),
      I1 => Timestamp_Nanosecond_DatReg01_in(24),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[24]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(25),
      I1 => Timestamp_Nanosecond_DatReg01_in(25),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[25]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(26),
      I1 => Timestamp_Nanosecond_DatReg01_in(26),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[26]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(27),
      I1 => Timestamp_Nanosecond_DatReg01_in(27),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[27]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(26),
      O => \Timestamp_Nanosecond_DatReg[27]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(25),
      O => \Timestamp_Nanosecond_DatReg[27]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(24),
      O => \Timestamp_Nanosecond_DatReg[27]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_15_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \Timestamp_Nanosecond_DatReg[27]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[27]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(27),
      O => \Timestamp_Nanosecond_DatReg[27]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(28),
      I1 => Timestamp_Nanosecond_DatReg01_in(28),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[28]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(29),
      I1 => Timestamp_Nanosecond_DatReg01_in(29),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[29]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(2),
      I1 => Timestamp_Nanosecond_DatReg01_in(2),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[2]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(30),
      I1 => Timestamp_Nanosecond_DatReg01_in(30),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[30]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[30]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \Timestamp_Nanosecond_DatReg[30]_i_3_n_0\
    );
\Timestamp_Nanosecond_DatReg[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \Timestamp_Nanosecond_DatReg[30]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[30]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \Timestamp_Nanosecond_DatReg[30]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => TimestampSysClk4_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => PeriodIsOk_ValReg,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(30),
      O => \Timestamp_Nanosecond_DatReg[31]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(29),
      O => \Timestamp_Nanosecond_DatReg[31]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg1(28),
      O => \Timestamp_Nanosecond_DatReg[31]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_15_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_16_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_17_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_18_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_19_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ClockTime_ValReg,
      I1 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_0\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_2_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_20_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_22_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_23_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_24_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_25_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \RegisterDelay_DatReg_reg_n_0_[5]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I2 => \RegisterDelay_DatReg_reg_n_0_[4]\,
      I3 => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_26_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \RegisterDelay_DatReg_reg_n_0_[3]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I2 => \RegisterDelay_DatReg_reg_n_0_[2]\,
      I3 => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_27_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \RegisterDelay_DatReg_reg_n_0_[1]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I2 => \RegisterDelay_DatReg_reg_n_0_[0]\,
      I3 => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_28_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_29_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[5]\,
      I2 => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I3 => \RegisterDelay_DatReg_reg_n_0_[4]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_30_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[3]\,
      I2 => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I3 => \RegisterDelay_DatReg_reg_n_0_[2]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_31_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[1]\,
      I2 => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I3 => \RegisterDelay_DatReg_reg_n_0_[0]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_32_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[31]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[30]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_8_n_0\
    );
\Timestamp_Nanosecond_DatReg[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\,
      I1 => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O => \Timestamp_Nanosecond_DatReg[31]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(3),
      I1 => Timestamp_Nanosecond_DatReg01_in(3),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[3]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[1]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[0]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[3]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[2]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[1]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[0]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[3]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_8_n_0\
    );
\Timestamp_Nanosecond_DatReg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[2]\,
      O => \Timestamp_Nanosecond_DatReg[3]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(4),
      I1 => Timestamp_Nanosecond_DatReg01_in(4),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[4]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(5),
      I1 => Timestamp_Nanosecond_DatReg01_in(5),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[5]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(6),
      I1 => Timestamp_Nanosecond_DatReg01_in(6),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[6]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(7),
      I1 => Timestamp_Nanosecond_DatReg01_in(7),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[7]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[5]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_10_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[4]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_4_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[5]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_6_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      I1 => \RegisterDelay_DatReg_reg_n_0_[4]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_8_n_0\
    );
\Timestamp_Nanosecond_DatReg[7]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\,
      O => \Timestamp_Nanosecond_DatReg[7]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg0(8),
      I1 => Timestamp_Nanosecond_DatReg01_in(8),
      I2 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[8]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => Timestamp_Nanosecond_DatReg01_in(9),
      I1 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      I2 => Timestamp_Nanosecond_DatReg0(9),
      I3 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      I4 => ClockTime_ValReg,
      O => \Timestamp_Nanosecond_DatReg[9]_i_1_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[0]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[0]\
    );
\Timestamp_Nanosecond_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[10]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[10]\
    );
\Timestamp_Nanosecond_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[11]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[11]\
    );
\Timestamp_Nanosecond_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(11 downto 8),
      S(3) => \Timestamp_Nanosecond_DatReg[11]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[11]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[11]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[11]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatReg1(11 downto 8),
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(11 downto 8),
      S(3) => \Timestamp_Nanosecond_DatReg[11]_i_9_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[11]_i_10_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[11]_i_11_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[11]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[11]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[11]\,
      DI(2) => '0',
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[9]\,
      DI(0) => '0',
      O(3 downto 0) => Timestamp_Nanosecond_DatReg1(11 downto 8),
      S(3) => \Timestamp_Nanosecond_DatReg[11]_i_13_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[10]\,
      S(1) => \Timestamp_Nanosecond_DatReg[11]_i_14_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[8]\
    );
\Timestamp_Nanosecond_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[12]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[12]\
    );
\Timestamp_Nanosecond_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[13]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[13]\
    );
\Timestamp_Nanosecond_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[14]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[14]\
    );
\Timestamp_Nanosecond_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[15]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[15]\
    );
\Timestamp_Nanosecond_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(15 downto 12),
      S(3) => \Timestamp_Nanosecond_DatReg[15]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[15]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[15]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[15]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[11]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatReg1(15 downto 12),
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(15 downto 12),
      S(3) => \Timestamp_Nanosecond_DatReg[15]_i_9_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[15]_i_10_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[15]_i_11_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[15]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[11]_i_8_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[15]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[14]\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => Timestamp_Nanosecond_DatReg1(15 downto 12),
      S(3) => \Timestamp_Nanosecond_DatReg[15]_i_13_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[15]_i_14_n_0\,
      S(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[13]\,
      S(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[12]\
    );
\Timestamp_Nanosecond_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[16]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[16]\
    );
\Timestamp_Nanosecond_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[17]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[17]\
    );
\Timestamp_Nanosecond_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[18]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[18]\
    );
\Timestamp_Nanosecond_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[19]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[19]\
    );
\Timestamp_Nanosecond_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(19 downto 16),
      S(3) => \Timestamp_Nanosecond_DatReg[19]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[19]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[19]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[19]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[15]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatReg1(19 downto 16),
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(19 downto 16),
      S(3) => \Timestamp_Nanosecond_DatReg[19]_i_9_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[19]_i_10_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[19]_i_11_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[19]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[19]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[15]_i_8_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[19]\,
      DI(2) => '0',
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[17]\,
      DI(0) => '0',
      O(3 downto 0) => Timestamp_Nanosecond_DatReg1(19 downto 16),
      S(3) => \Timestamp_Nanosecond_DatReg[19]_i_13_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[18]\,
      S(1) => \Timestamp_Nanosecond_DatReg[19]_i_14_n_0\,
      S(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[16]\
    );
\Timestamp_Nanosecond_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[1]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[1]\
    );
\Timestamp_Nanosecond_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[20]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[20]\
    );
\Timestamp_Nanosecond_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[21]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[21]\
    );
\Timestamp_Nanosecond_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[22]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[22]\
    );
\Timestamp_Nanosecond_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[23]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[23]\
    );
\Timestamp_Nanosecond_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[19]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatReg1(23 downto 20),
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(23 downto 20),
      S(3) => \Timestamp_Nanosecond_DatReg[23]_i_5_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[23]_i_6_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[23]_i_7_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[23]_i_8_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(23 downto 20),
      S(3) => \Timestamp_Nanosecond_DatReg[23]_i_9_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[23]_i_10_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[23]_i_11_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[23]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[19]_i_8_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[23]\,
      DI(2 downto 1) => B"00",
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[20]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg1(23 downto 20),
      S(3) => \Timestamp_Nanosecond_DatReg[23]_i_13_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[22]\,
      S(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[21]\,
      S(0) => \Timestamp_Nanosecond_DatReg[23]_i_14_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[24]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[24]\
    );
\Timestamp_Nanosecond_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[25]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[25]\
    );
\Timestamp_Nanosecond_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[26]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[26]\
    );
\Timestamp_Nanosecond_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[27]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[27]\
    );
\Timestamp_Nanosecond_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[23]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(27 downto 24),
      S(3) => \Timestamp_Nanosecond_DatReg[27]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[27]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[27]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[27]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Timestamp_Nanosecond_DatReg1(27 downto 24),
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(27 downto 24),
      S(3) => \Timestamp_Nanosecond_DatReg[27]_i_9_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[27]_i_10_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[27]_i_11_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[27]_i_12_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[27]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[23]_i_4_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[27]\,
      DI(2) => '0',
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[25]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[24]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg1(27 downto 24),
      S(3) => \Timestamp_Nanosecond_DatReg[27]_i_13_n_0\,
      S(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[26]\,
      S(1) => \Timestamp_Nanosecond_DatReg[27]_i_14_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[27]_i_15_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[28]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[28]\
    );
\Timestamp_Nanosecond_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[29]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[29]\
    );
\Timestamp_Nanosecond_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[2]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[2]\
    );
\Timestamp_Nanosecond_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[30]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[30]\
    );
\Timestamp_Nanosecond_DatReg_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[27]_i_2_n_0\,
      CO(3 downto 2) => \NLW_Timestamp_Nanosecond_DatReg_reg[30]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[30]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[30]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3) => \NLW_Timestamp_Nanosecond_DatReg_reg[30]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => Timestamp_Nanosecond_DatReg0(30 downto 28),
      S(3) => '0',
      S(2) => \Timestamp_Nanosecond_DatReg[30]_i_3_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[30]_i_4_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[30]_i_5_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[31]_i_2_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[31]\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[27]_i_8_n_0\,
      CO(3 downto 2) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_10_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[29]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[28]\,
      O(3) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_10_O_UNCONNECTED\(3),
      O(2 downto 0) => Timestamp_Nanosecond_DatReg1(30 downto 28),
      S(3) => '0',
      S(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[30]\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_19_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_20_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \Timestamp_Nanosecond_DatReg[31]_i_22_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[31]_i_23_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_24_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_25_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Timestamp_Nanosecond_DatReg[31]_i_26_n_0\,
      DI(1) => \Timestamp_Nanosecond_DatReg[31]_i_27_n_0\,
      DI(0) => \Timestamp_Nanosecond_DatReg[31]_i_28_n_0\,
      O(3 downto 0) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Timestamp_Nanosecond_DatReg[31]_i_29_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[31]_i_30_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_31_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_32_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Timestamp_Nanosecond_DatReg[31]_i_6_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[31]_i_7_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_8_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_9_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[27]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_0\,
      CO(2) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Timestamp_Nanosecond_DatReg1(30 downto 28),
      O(3) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => Timestamp_Nanosecond_DatReg01_in(30 downto 28),
      S(3) => '1',
      S(2) => \Timestamp_Nanosecond_DatReg[31]_i_11_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_12_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_13_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[31]_i_14_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Timestamp_Nanosecond_DatReg_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \Timestamp_Nanosecond_DatReg[31]_i_15_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[31]_i_16_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[31]_i_17_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[31]_i_18_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[3]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[3]\
    );
\Timestamp_Nanosecond_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(3 downto 0),
      S(3) => \Timestamp_Nanosecond_DatReg[3]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[3]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[3]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[3]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_3\,
      CYINIT => '1',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[3]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[2]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[1]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[0]\,
      O(3 downto 1) => Timestamp_Nanosecond_DatReg01_in(3 downto 1),
      O(0) => \NLW_Timestamp_Nanosecond_DatReg_reg[3]_i_3_O_UNCONNECTED\(0),
      S(3) => \Timestamp_Nanosecond_DatReg[3]_i_8_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[3]_i_9_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[3]_i_10_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[3]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[4]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[4]\
    );
\Timestamp_Nanosecond_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[5]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[5]\
    );
\Timestamp_Nanosecond_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[6]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[6]\
    );
\Timestamp_Nanosecond_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[7]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[7]\
    );
\Timestamp_Nanosecond_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg0(7 downto 4),
      S(3) => \Timestamp_Nanosecond_DatReg[7]_i_4_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[7]_i_5_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[7]_i_6_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[7]_i_7_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Nanosecond_DatReg_reg[3]_i_3_n_0\,
      CO(3) => \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_0\,
      CO(2) => \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_1\,
      CO(1) => \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_2\,
      CO(0) => \Timestamp_Nanosecond_DatReg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ClockTime_Nanosecond_DatReg_reg_n_0_[7]\,
      DI(2) => \ClockTime_Nanosecond_DatReg_reg_n_0_[6]\,
      DI(1) => \ClockTime_Nanosecond_DatReg_reg_n_0_[5]\,
      DI(0) => \ClockTime_Nanosecond_DatReg_reg_n_0_[4]\,
      O(3 downto 0) => Timestamp_Nanosecond_DatReg01_in(7 downto 4),
      S(3) => \Timestamp_Nanosecond_DatReg[7]_i_8_n_0\,
      S(2) => \Timestamp_Nanosecond_DatReg[7]_i_9_n_0\,
      S(1) => \Timestamp_Nanosecond_DatReg[7]_i_10_n_0\,
      S(0) => \Timestamp_Nanosecond_DatReg[7]_i_11_n_0\
    );
\Timestamp_Nanosecond_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[8]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[8]\
    );
\Timestamp_Nanosecond_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Nanosecond_DatReg[9]_i_1_n_0\,
      Q => \Timestamp_Nanosecond_DatReg_reg_n_0_[9]\
    );
\Timestamp_Second_DatOldReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[0]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[0]\
    );
\Timestamp_Second_DatOldReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[10]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[10]\
    );
\Timestamp_Second_DatOldReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[11]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[11]\
    );
\Timestamp_Second_DatOldReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[12]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[12]\
    );
\Timestamp_Second_DatOldReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[13]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[13]\
    );
\Timestamp_Second_DatOldReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[14]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[14]\
    );
\Timestamp_Second_DatOldReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[15]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[15]\
    );
\Timestamp_Second_DatOldReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[16]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[16]\
    );
\Timestamp_Second_DatOldReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[17]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[17]\
    );
\Timestamp_Second_DatOldReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[18]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[18]\
    );
\Timestamp_Second_DatOldReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[19]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[19]\
    );
\Timestamp_Second_DatOldReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[1]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[1]\
    );
\Timestamp_Second_DatOldReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[20]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[20]\
    );
\Timestamp_Second_DatOldReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[21]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[21]\
    );
\Timestamp_Second_DatOldReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[22]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[22]\
    );
\Timestamp_Second_DatOldReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[23]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[23]\
    );
\Timestamp_Second_DatOldReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[24]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[24]\
    );
\Timestamp_Second_DatOldReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[25]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[25]\
    );
\Timestamp_Second_DatOldReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[26]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[26]\
    );
\Timestamp_Second_DatOldReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[27]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[27]\
    );
\Timestamp_Second_DatOldReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[28]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[28]\
    );
\Timestamp_Second_DatOldReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[29]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[29]\
    );
\Timestamp_Second_DatOldReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[2]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[2]\
    );
\Timestamp_Second_DatOldReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[30]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[30]\
    );
\Timestamp_Second_DatOldReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[31]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[31]\
    );
\Timestamp_Second_DatOldReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[3]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[3]\
    );
\Timestamp_Second_DatOldReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[4]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[4]\
    );
\Timestamp_Second_DatOldReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[5]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[5]\
    );
\Timestamp_Second_DatOldReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[6]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[6]\
    );
\Timestamp_Second_DatOldReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[7]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[7]\
    );
\Timestamp_Second_DatOldReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[8]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[8]\
    );
\Timestamp_Second_DatOldReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => Timestamp_Second_DatOldReg,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg_reg_n_0_[9]\,
      Q => \Timestamp_Second_DatOldReg_reg_n_0_[9]\
    );
\Timestamp_Second_DatReg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(0),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[0]_i_1_n_0\
    );
\Timestamp_Second_DatReg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(10),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[10]_i_1_n_0\
    );
\Timestamp_Second_DatReg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(11),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[11]_i_1_n_0\
    );
\Timestamp_Second_DatReg[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(11),
      O => \Timestamp_Second_DatReg[11]_i_3_n_0\
    );
\Timestamp_Second_DatReg[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(10),
      O => \Timestamp_Second_DatReg[11]_i_4_n_0\
    );
\Timestamp_Second_DatReg[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(9),
      O => \Timestamp_Second_DatReg[11]_i_5_n_0\
    );
\Timestamp_Second_DatReg[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(8),
      O => \Timestamp_Second_DatReg[11]_i_6_n_0\
    );
\Timestamp_Second_DatReg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(12),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[12]_i_1_n_0\
    );
\Timestamp_Second_DatReg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(13),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[13]_i_1_n_0\
    );
\Timestamp_Second_DatReg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(14),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[14]_i_1_n_0\
    );
\Timestamp_Second_DatReg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(15),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[15]_i_1_n_0\
    );
\Timestamp_Second_DatReg[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(15),
      O => \Timestamp_Second_DatReg[15]_i_3_n_0\
    );
\Timestamp_Second_DatReg[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(14),
      O => \Timestamp_Second_DatReg[15]_i_4_n_0\
    );
\Timestamp_Second_DatReg[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(13),
      O => \Timestamp_Second_DatReg[15]_i_5_n_0\
    );
\Timestamp_Second_DatReg[15]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(12),
      O => \Timestamp_Second_DatReg[15]_i_6_n_0\
    );
\Timestamp_Second_DatReg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(16),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[16]_i_1_n_0\
    );
\Timestamp_Second_DatReg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(17),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[17]_i_1_n_0\
    );
\Timestamp_Second_DatReg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(18),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[18]_i_1_n_0\
    );
\Timestamp_Second_DatReg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(19),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[19]_i_1_n_0\
    );
\Timestamp_Second_DatReg[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(19),
      O => \Timestamp_Second_DatReg[19]_i_3_n_0\
    );
\Timestamp_Second_DatReg[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(18),
      O => \Timestamp_Second_DatReg[19]_i_4_n_0\
    );
\Timestamp_Second_DatReg[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(17),
      O => \Timestamp_Second_DatReg[19]_i_5_n_0\
    );
\Timestamp_Second_DatReg[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(16),
      O => \Timestamp_Second_DatReg[19]_i_6_n_0\
    );
\Timestamp_Second_DatReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(1),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[1]_i_1_n_0\
    );
\Timestamp_Second_DatReg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(20),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[20]_i_1_n_0\
    );
\Timestamp_Second_DatReg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(21),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[21]_i_1_n_0\
    );
\Timestamp_Second_DatReg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(22),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[22]_i_1_n_0\
    );
\Timestamp_Second_DatReg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(23),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[23]_i_1_n_0\
    );
\Timestamp_Second_DatReg[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(23),
      O => \Timestamp_Second_DatReg[23]_i_3_n_0\
    );
\Timestamp_Second_DatReg[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(22),
      O => \Timestamp_Second_DatReg[23]_i_4_n_0\
    );
\Timestamp_Second_DatReg[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(21),
      O => \Timestamp_Second_DatReg[23]_i_5_n_0\
    );
\Timestamp_Second_DatReg[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(20),
      O => \Timestamp_Second_DatReg[23]_i_6_n_0\
    );
\Timestamp_Second_DatReg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(24),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[24]_i_1_n_0\
    );
\Timestamp_Second_DatReg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(25),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[25]_i_1_n_0\
    );
\Timestamp_Second_DatReg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(26),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[26]_i_1_n_0\
    );
\Timestamp_Second_DatReg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(27),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[27]_i_1_n_0\
    );
\Timestamp_Second_DatReg[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(27),
      O => \Timestamp_Second_DatReg[27]_i_3_n_0\
    );
\Timestamp_Second_DatReg[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(26),
      O => \Timestamp_Second_DatReg[27]_i_4_n_0\
    );
\Timestamp_Second_DatReg[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(25),
      O => \Timestamp_Second_DatReg[27]_i_5_n_0\
    );
\Timestamp_Second_DatReg[27]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(24),
      O => \Timestamp_Second_DatReg[27]_i_6_n_0\
    );
\Timestamp_Second_DatReg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(28),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[28]_i_1_n_0\
    );
\Timestamp_Second_DatReg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(29),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[29]_i_1_n_0\
    );
\Timestamp_Second_DatReg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(2),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[2]_i_1_n_0\
    );
\Timestamp_Second_DatReg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(30),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[30]_i_1_n_0\
    );
\Timestamp_Second_DatReg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(31),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[31]_i_1_n_0\
    );
\Timestamp_Second_DatReg[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(31),
      O => \Timestamp_Second_DatReg[31]_i_3_n_0\
    );
\Timestamp_Second_DatReg[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(30),
      O => \Timestamp_Second_DatReg[31]_i_4_n_0\
    );
\Timestamp_Second_DatReg[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(29),
      O => \Timestamp_Second_DatReg[31]_i_5_n_0\
    );
\Timestamp_Second_DatReg[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(28),
      O => \Timestamp_Second_DatReg[31]_i_6_n_0\
    );
\Timestamp_Second_DatReg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(3),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[3]_i_1_n_0\
    );
\Timestamp_Second_DatReg[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(3),
      O => \Timestamp_Second_DatReg[3]_i_3_n_0\
    );
\Timestamp_Second_DatReg[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(2),
      O => \Timestamp_Second_DatReg[3]_i_4_n_0\
    );
\Timestamp_Second_DatReg[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(1),
      O => \Timestamp_Second_DatReg[3]_i_5_n_0\
    );
\Timestamp_Second_DatReg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ClockTime_Second_DatReg(0),
      I1 => \Timestamp_Nanosecond_DatReg_reg[31]_i_3_n_0\,
      O => \Timestamp_Second_DatReg[3]_i_6_n_0\
    );
\Timestamp_Second_DatReg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(4),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[4]_i_1_n_0\
    );
\Timestamp_Second_DatReg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(5),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[5]_i_1_n_0\
    );
\Timestamp_Second_DatReg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(6),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[6]_i_1_n_0\
    );
\Timestamp_Second_DatReg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(7),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[7]_i_1_n_0\
    );
\Timestamp_Second_DatReg[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(7),
      O => \Timestamp_Second_DatReg[7]_i_3_n_0\
    );
\Timestamp_Second_DatReg[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(6),
      O => \Timestamp_Second_DatReg[7]_i_4_n_0\
    );
\Timestamp_Second_DatReg[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(5),
      O => \Timestamp_Second_DatReg[7]_i_5_n_0\
    );
\Timestamp_Second_DatReg[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ClockTime_Second_DatReg(4),
      O => \Timestamp_Second_DatReg[7]_i_6_n_0\
    );
\Timestamp_Second_DatReg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(8),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[8]_i_1_n_0\
    );
\Timestamp_Second_DatReg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Timestamp_Second_DatReg(9),
      I1 => ClockTime_ValReg,
      I2 => \PpsSlaveControl_DatReg_reg[0]_rep__0_n_0\,
      O => \Timestamp_Second_DatReg[9]_i_1_n_0\
    );
\Timestamp_Second_DatReg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[0]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[0]\
    );
\Timestamp_Second_DatReg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[10]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[10]\
    );
\Timestamp_Second_DatReg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[11]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[11]\
    );
\Timestamp_Second_DatReg_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[7]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[11]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[11]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[11]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(11 downto 8),
      O(3 downto 0) => Timestamp_Second_DatReg(11 downto 8),
      S(3) => \Timestamp_Second_DatReg[11]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[11]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[11]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[11]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[12]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[12]\
    );
\Timestamp_Second_DatReg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[13]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[13]\
    );
\Timestamp_Second_DatReg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[14]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[14]\
    );
\Timestamp_Second_DatReg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[15]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[15]\
    );
\Timestamp_Second_DatReg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[11]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[15]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[15]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[15]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(15 downto 12),
      O(3 downto 0) => Timestamp_Second_DatReg(15 downto 12),
      S(3) => \Timestamp_Second_DatReg[15]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[15]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[15]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[15]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[16]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[16]\
    );
\Timestamp_Second_DatReg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[17]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[17]\
    );
\Timestamp_Second_DatReg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[18]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[18]\
    );
\Timestamp_Second_DatReg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[19]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[19]\
    );
\Timestamp_Second_DatReg_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[15]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[19]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[19]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[19]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(19 downto 16),
      O(3 downto 0) => Timestamp_Second_DatReg(19 downto 16),
      S(3) => \Timestamp_Second_DatReg[19]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[19]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[19]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[19]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[1]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[1]\
    );
\Timestamp_Second_DatReg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[20]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[20]\
    );
\Timestamp_Second_DatReg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[21]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[21]\
    );
\Timestamp_Second_DatReg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[22]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[22]\
    );
\Timestamp_Second_DatReg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[23]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[23]\
    );
\Timestamp_Second_DatReg_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[19]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[23]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[23]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[23]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(23 downto 20),
      O(3 downto 0) => Timestamp_Second_DatReg(23 downto 20),
      S(3) => \Timestamp_Second_DatReg[23]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[23]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[23]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[23]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[24]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[24]\
    );
\Timestamp_Second_DatReg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[25]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[25]\
    );
\Timestamp_Second_DatReg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[26]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[26]\
    );
\Timestamp_Second_DatReg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[27]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[27]\
    );
\Timestamp_Second_DatReg_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[23]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[27]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[27]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[27]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(27 downto 24),
      O(3 downto 0) => Timestamp_Second_DatReg(27 downto 24),
      S(3) => \Timestamp_Second_DatReg[27]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[27]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[27]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[27]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[28]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[28]\
    );
\Timestamp_Second_DatReg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[29]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[29]\
    );
\Timestamp_Second_DatReg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[2]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[2]\
    );
\Timestamp_Second_DatReg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[30]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[30]\
    );
\Timestamp_Second_DatReg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[31]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[31]\
    );
\Timestamp_Second_DatReg_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[27]_i_2_n_0\,
      CO(3) => \NLW_Timestamp_Second_DatReg_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Timestamp_Second_DatReg_reg[31]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[31]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => ClockTime_Second_DatReg(30 downto 28),
      O(3 downto 0) => Timestamp_Second_DatReg(31 downto 28),
      S(3) => \Timestamp_Second_DatReg[31]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[31]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[31]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[31]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[3]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[3]\
    );
\Timestamp_Second_DatReg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Timestamp_Second_DatReg_reg[3]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[3]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[3]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => ClockTime_Second_DatReg(3 downto 0),
      O(3 downto 0) => Timestamp_Second_DatReg(3 downto 0),
      S(3) => \Timestamp_Second_DatReg[3]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[3]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[3]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[3]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[4]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[4]\
    );
\Timestamp_Second_DatReg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[5]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[5]\
    );
\Timestamp_Second_DatReg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[6]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[6]\
    );
\Timestamp_Second_DatReg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[7]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[7]\
    );
\Timestamp_Second_DatReg_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Timestamp_Second_DatReg_reg[3]_i_2_n_0\,
      CO(3) => \Timestamp_Second_DatReg_reg[7]_i_2_n_0\,
      CO(2) => \Timestamp_Second_DatReg_reg[7]_i_2_n_1\,
      CO(1) => \Timestamp_Second_DatReg_reg[7]_i_2_n_2\,
      CO(0) => \Timestamp_Second_DatReg_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ClockTime_Second_DatReg(7 downto 4),
      O(3 downto 0) => Timestamp_Second_DatReg(7 downto 4),
      S(3) => \Timestamp_Second_DatReg[7]_i_3_n_0\,
      S(2) => \Timestamp_Second_DatReg[7]_i_4_n_0\,
      S(1) => \Timestamp_Second_DatReg[7]_i_5_n_0\,
      S(0) => \Timestamp_Second_DatReg[7]_i_6_n_0\
    );
\Timestamp_Second_DatReg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[8]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[8]\
    );
\Timestamp_Second_DatReg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => \Timestamp_Nanosecond_DatReg[31]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \Timestamp_Second_DatReg[9]_i_1_n_0\,
      Q => \Timestamp_Second_DatReg_reg_n_0_[9]\
    );
Timestamp_ValReg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => TimestampSysClk4_EvtReg,
      I1 => TimestampSysClk3_EvtReg_reg_n_0,
      I2 => PeriodIsOk_ValReg,
      I3 => ClockTime_ValReg,
      I4 => \PpsSlaveControl_DatReg_reg[0]_rep_n_0\,
      O => Timestamp_ValReg52_out
    );
Timestamp_ValReg_reg: unisim.vcomponents.FDCE
     port map (
      C => SysClk_ClkIn,
      CE => '1',
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => Timestamp_ValReg52_out,
      Q => Timestamp_ValReg
    );
\WaitTimer_CntReg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => OffsetCalcState_StaReg_reg_n_0,
      I1 => \WaitTimer_CntReg_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\WaitTimer_CntReg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \WaitTimer_CntReg_reg_n_0_[1]\,
      I1 => \WaitTimer_CntReg_reg_n_0_[0]\,
      I2 => OffsetCalcState_StaReg_reg_n_0,
      O => \WaitTimer_CntReg[1]_i_1_n_0\
    );
\WaitTimer_CntReg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => OffsetCalcState_StaReg_reg_n_0,
      I1 => \WaitTimer_CntReg_reg_n_0_[0]\,
      I2 => \WaitTimer_CntReg_reg_n_0_[1]\,
      I3 => \WaitTimer_CntReg_reg_n_0_[2]\,
      O => \p_0_in__0\(2)
    );
\WaitTimer_CntReg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \WaitTimer_CntReg_reg_n_0_[1]\,
      I1 => \WaitTimer_CntReg_reg_n_0_[0]\,
      I2 => \WaitTimer_CntReg_reg_n_0_[2]\,
      I3 => \WaitTimer_CntReg_reg_n_0_[3]\,
      I4 => OffsetCalcState_StaReg_reg_n_0,
      O => \WaitTimer_CntReg[3]_i_1_n_0\
    );
\WaitTimer_CntReg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => WaitTimer_CntReg_reg(4),
      I1 => NewMillisecond_DatReg,
      I2 => \^driftadjustment_valout\,
      I3 => OffsetCalcState_StaReg_reg_n_0,
      O => \WaitTimer_CntReg[4]_i_1_n_0\
    );
\WaitTimer_CntReg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => OffsetCalcState_StaReg_reg_n_0,
      I1 => \WaitTimer_CntReg_reg_n_0_[3]\,
      I2 => \WaitTimer_CntReg_reg_n_0_[2]\,
      I3 => \WaitTimer_CntReg_reg_n_0_[0]\,
      I4 => \WaitTimer_CntReg_reg_n_0_[1]\,
      I5 => WaitTimer_CntReg_reg(4),
      O => \p_0_in__0\(4)
    );
\WaitTimer_CntReg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \WaitTimer_CntReg[4]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => \WaitTimer_CntReg_reg_n_0_[0]\
    );
\WaitTimer_CntReg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \WaitTimer_CntReg[4]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \WaitTimer_CntReg[1]_i_1_n_0\,
      Q => \WaitTimer_CntReg_reg_n_0_[1]\
    );
\WaitTimer_CntReg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \WaitTimer_CntReg[4]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => \WaitTimer_CntReg_reg_n_0_[2]\
    );
\WaitTimer_CntReg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \WaitTimer_CntReg[4]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \WaitTimer_CntReg[3]_i_1_n_0\,
      Q => \WaitTimer_CntReg_reg_n_0_[3]\
    );
\WaitTimer_CntReg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => SysClk_ClkIn,
      CE => \WaitTimer_CntReg[4]_i_1_n_0\,
      CLR => \PI_OffsetAdjustment_Second_DatReg[0]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => WaitTimer_CntReg_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity TimeCard_TC_PpsSlave_0_0 is
  port (
    SysClk_ClkIn : in STD_LOGIC;
    SysClkNx_ClkIn : in STD_LOGIC;
    SysRstN_RstIn : in STD_LOGIC;
    ClockTime_Second_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_Nanosecond_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ClockTime_TimeJump_DatIn : in STD_LOGIC;
    ClockTime_ValIn : in STD_LOGIC;
    Pps_EvtIn : in STD_LOGIC;
    Servo_ValIn : in STD_LOGIC;
    ServoOffsetFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoOffsetFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorP_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ServoDriftFactorI_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Second_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_Sign_DatOut : out STD_LOGIC;
    OffsetAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    OffsetAdjustment_ValOut : out STD_LOGIC;
    DriftAdjustment_Nanosecond_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustment_Sign_DatOut : out STD_LOGIC;
    DriftAdjustment_Interval_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DriftAdjustment_ValOut : out STD_LOGIC;
    AxiWriteAddrValid_ValIn : in STD_LOGIC;
    AxiWriteAddrReady_RdyOut : out STD_LOGIC;
    AxiWriteAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiWriteAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiWriteDataValid_ValIn : in STD_LOGIC;
    AxiWriteDataReady_RdyOut : out STD_LOGIC;
    AxiWriteDataData_DatIn : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AxiWriteDataStrobe_DatIn : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AxiWriteRespValid_ValOut : out STD_LOGIC;
    AxiWriteRespReady_RdyIn : in STD_LOGIC;
    AxiWriteRespResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadAddrValid_ValIn : in STD_LOGIC;
    AxiReadAddrReady_RdyOut : out STD_LOGIC;
    AxiReadAddrAddress_AdrIn : in STD_LOGIC_VECTOR ( 15 downto 0 );
    AxiReadAddrProt_DatIn : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AxiReadDataValid_ValOut : out STD_LOGIC;
    AxiReadDataReady_RdyIn : in STD_LOGIC;
    AxiReadDataResponse_DatOut : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AxiReadDataData_DatOut : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of TimeCard_TC_PpsSlave_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of TimeCard_TC_PpsSlave_0_0 : entity is "TimeCard_TC_PpsSlave_0_0,PpsSlave,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of TimeCard_TC_PpsSlave_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of TimeCard_TC_PpsSlave_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of TimeCard_TC_PpsSlave_0_0 : entity is "PpsSlave,Vivado 2022.1";
end TimeCard_TC_PpsSlave_0_0;

architecture STRUCTURE of TimeCard_TC_PpsSlave_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^axireaddatadata_datout\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^axireaddataresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^axiwriterespresponse_datout\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^offsetadjustment_interval_datout\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \^offsetadjustment_second_datout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of AxiReadAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARREADY";
  attribute x_interface_info of AxiReadAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARVALID";
  attribute x_interface_info of AxiReadDataReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RREADY";
  attribute x_interface_info of AxiReadDataValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RVALID";
  attribute x_interface_info of AxiWriteAddrReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWREADY";
  attribute x_interface_info of AxiWriteAddrValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of AxiWriteAddrValid_ValIn : signal is "XIL_INTERFACENAME axi4l_slave, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of AxiWriteDataReady_RdyOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WREADY";
  attribute x_interface_info of AxiWriteDataValid_ValIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WVALID";
  attribute x_interface_info of AxiWriteRespReady_RdyIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BREADY";
  attribute x_interface_info of AxiWriteRespValid_ValOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BVALID";
  attribute x_interface_info of ClockTime_TimeJump_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in TimeJump";
  attribute x_interface_info of ClockTime_ValIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Valid";
  attribute x_interface_info of DriftAdjustment_Sign_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_out Sign";
  attribute x_interface_info of DriftAdjustment_ValOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_out Valid";
  attribute x_interface_info of OffsetAdjustment_Sign_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_out Sign";
  attribute x_interface_info of OffsetAdjustment_ValOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_out Valid";
  attribute x_interface_info of SysClkNx_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClkNx_ClkIn CLK";
  attribute x_interface_parameter of SysClkNx_ClkIn : signal is "XIL_INTERFACENAME SysClkNx_ClkIn, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysClk_ClkIn : signal is "xilinx.com:signal:clock:1.0 SysClk_ClkIn CLK";
  attribute x_interface_parameter of SysClk_ClkIn : signal is "XIL_INTERFACENAME SysClk_ClkIn, ASSOCIATED_RESET SysRstN_RstIn, ASSOCIATED_BUSIF axi4l_slave, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN TimeCard_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of SysRstN_RstIn : signal is "xilinx.com:signal:reset:1.0 SysRstN_RstIn RST";
  attribute x_interface_parameter of SysRstN_RstIn : signal is "XIL_INTERFACENAME SysRstN_RstIn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of AxiReadAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARADDR";
  attribute x_interface_info of AxiReadAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave ARPROT";
  attribute x_interface_info of AxiReadDataData_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RDATA";
  attribute x_interface_info of AxiReadDataResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave RRESP";
  attribute x_interface_info of AxiWriteAddrAddress_AdrIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWADDR";
  attribute x_interface_info of AxiWriteAddrProt_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave AWPROT";
  attribute x_interface_info of AxiWriteDataData_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WDATA";
  attribute x_interface_info of AxiWriteDataStrobe_DatIn : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave WSTRB";
  attribute x_interface_info of AxiWriteRespResponse_DatOut : signal is "xilinx.com:interface:aximm:1.0 axi4l_slave BRESP";
  attribute x_interface_info of ClockTime_Nanosecond_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Nanosecond";
  attribute x_interface_info of ClockTime_Second_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Time:1.0 time_in Second";
  attribute x_interface_info of DriftAdjustment_Interval_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_out Interval";
  attribute x_interface_info of DriftAdjustment_Nanosecond_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 drift_adjustment_out Nanosecond";
  attribute x_interface_info of OffsetAdjustment_Interval_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_out Interval";
  attribute x_interface_info of OffsetAdjustment_Nanosecond_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_out Nanosecond";
  attribute x_interface_info of OffsetAdjustment_Second_DatOut : signal is "NetTimeLogic:TimeCardLib:TC_ClockAdjustment:1.0 offset_adjustment_out Second";
  attribute x_interface_info of ServoDriftFactorI_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_drift_factor_in FactorI";
  attribute x_interface_info of ServoDriftFactorP_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_drift_factor_in FactorP";
  attribute x_interface_info of ServoOffsetFactorI_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_offset_factor_in FactorI";
  attribute x_interface_info of ServoOffsetFactorP_DatIn : signal is "NetTimeLogic:TimeCardLib:TC_Servo:1.0 servo_offset_factor_in FactorP";
begin
  AxiReadDataData_DatOut(31) <= \<const0>\;
  AxiReadDataData_DatOut(30) <= \<const0>\;
  AxiReadDataData_DatOut(29) <= \<const0>\;
  AxiReadDataData_DatOut(28) <= \<const0>\;
  AxiReadDataData_DatOut(27) <= \<const0>\;
  AxiReadDataData_DatOut(26) <= \<const0>\;
  AxiReadDataData_DatOut(25) <= \<const0>\;
  AxiReadDataData_DatOut(24) <= \<const0>\;
  AxiReadDataData_DatOut(23) <= \<const0>\;
  AxiReadDataData_DatOut(22) <= \<const0>\;
  AxiReadDataData_DatOut(21) <= \<const0>\;
  AxiReadDataData_DatOut(20) <= \<const0>\;
  AxiReadDataData_DatOut(19) <= \<const0>\;
  AxiReadDataData_DatOut(18) <= \<const0>\;
  AxiReadDataData_DatOut(17) <= \<const0>\;
  AxiReadDataData_DatOut(16 downto 0) <= \^axireaddatadata_datout\(16 downto 0);
  AxiReadDataResponse_DatOut(1) <= \^axireaddataresponse_datout\(1);
  AxiReadDataResponse_DatOut(0) <= \<const0>\;
  AxiWriteRespResponse_DatOut(1) <= \^axiwriterespresponse_datout\(1);
  AxiWriteRespResponse_DatOut(0) <= \<const0>\;
  OffsetAdjustment_Interval_DatOut(31) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(30) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(29) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(28) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(27) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(26) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(25) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(24) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(23) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(22) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(21) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(20) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(19) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(18) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(17) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(16) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(15) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(14) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(13) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(12) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(11) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(10) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(9) <= \^offsetadjustment_interval_datout\(29);
  OffsetAdjustment_Interval_DatOut(8) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(7) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(6) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(5) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(4) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(3) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(2) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(1) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Interval_DatOut(0) <= \^offsetadjustment_interval_datout\(31);
  OffsetAdjustment_Second_DatOut(31) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(30) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(29) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(28) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(27) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(26) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(25) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(24) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(23) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(22) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(21) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(20) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(19) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(18) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(17) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(16) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(15) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(14) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(13) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(12) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(11) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(10) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(9) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(8) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(7) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(6) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(5) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(4) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(3) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(2) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(1) <= \<const0>\;
  OffsetAdjustment_Second_DatOut(0) <= \^offsetadjustment_second_datout\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.TimeCard_TC_PpsSlave_0_0_PpsSlave
     port map (
      AxiReadAddrAddress_AdrIn(15 downto 0) => AxiReadAddrAddress_AdrIn(15 downto 0),
      AxiReadAddrReady_RdyReg_reg_0 => AxiReadAddrReady_RdyOut,
      AxiReadAddrValid_ValIn => AxiReadAddrValid_ValIn,
      AxiReadDataData_DatOut(16 downto 0) => \^axireaddatadata_datout\(16 downto 0),
      AxiReadDataReady_RdyIn => AxiReadDataReady_RdyIn,
      AxiReadDataResponse_DatOut(0) => \^axireaddataresponse_datout\(1),
      AxiReadDataValid_ValOut => AxiReadDataValid_ValOut,
      AxiWriteAddrAddress_AdrIn(15 downto 0) => AxiWriteAddrAddress_AdrIn(15 downto 0),
      AxiWriteAddrReady_RdyOut => AxiWriteAddrReady_RdyOut,
      AxiWriteAddrValid_ValIn => AxiWriteAddrValid_ValIn,
      AxiWriteDataData_DatIn(15 downto 0) => AxiWriteDataData_DatIn(15 downto 0),
      AxiWriteDataReady_RdyOut => AxiWriteDataReady_RdyOut,
      AxiWriteDataValid_ValIn => AxiWriteDataValid_ValIn,
      AxiWriteRespReady_RdyIn => AxiWriteRespReady_RdyIn,
      AxiWriteRespResponse_DatOut(0) => \^axiwriterespresponse_datout\(1),
      AxiWriteRespValid_ValOut => AxiWriteRespValid_ValOut,
      ClockTime_Nanosecond_DatIn(31 downto 0) => ClockTime_Nanosecond_DatIn(31 downto 0),
      ClockTime_Second_DatIn(31 downto 0) => ClockTime_Second_DatIn(31 downto 0),
      ClockTime_ValIn => ClockTime_ValIn,
      DriftAdjustment_Interval_DatOut(31 downto 0) => DriftAdjustment_Interval_DatOut(31 downto 0),
      DriftAdjustment_Nanosecond_DatOut(31 downto 0) => DriftAdjustment_Nanosecond_DatOut(31 downto 0),
      DriftAdjustment_ValOut => DriftAdjustment_ValOut,
      OffsetAdjustment_Interval_DatOut(1) => \^offsetadjustment_interval_datout\(31),
      OffsetAdjustment_Interval_DatOut(0) => \^offsetadjustment_interval_datout\(29),
      OffsetAdjustment_Nanosecond_DatOut(31 downto 0) => OffsetAdjustment_Nanosecond_DatOut(31 downto 0),
      OffsetAdjustment_Second_DatOut(0) => \^offsetadjustment_second_datout\(0),
      OffsetAdjustment_ValOut => OffsetAdjustment_ValOut,
      PI_DriftAdjustment_Sign_DatReg_reg_0 => DriftAdjustment_Sign_DatOut,
      PI_OffsetAdjustment_Sign_DatReg_reg_0 => OffsetAdjustment_Sign_DatOut,
      Pps_EvtIn => Pps_EvtIn,
      ServoDriftFactorI_DatIn(31 downto 0) => ServoDriftFactorI_DatIn(31 downto 0),
      ServoDriftFactorP_DatIn(31 downto 0) => ServoDriftFactorP_DatIn(31 downto 0),
      ServoOffsetFactorI_DatIn(31 downto 0) => ServoOffsetFactorI_DatIn(31 downto 0),
      ServoOffsetFactorP_DatIn(31 downto 0) => ServoOffsetFactorP_DatIn(31 downto 0),
      Servo_ValIn => Servo_ValIn,
      SysClkNx_ClkIn => SysClkNx_ClkIn,
      SysClk_ClkIn => SysClk_ClkIn,
      SysRstN_RstIn => SysRstN_RstIn
    );
end STRUCTURE;
