// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // declare outputs out, a, b

in0 = a = .0;
in1 = b = b .0;

    and_gate( 
          in0, 
          in1, 
          out #
    );

endmodule
