

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Sat Apr 12 12:19:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    104|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     211|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     211|    166|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_25s_25s_50_1_1_U734  |mul_25s_25s_50_1_1  |        0|   2|  0|  26|    0|
    |mul_25s_25s_50_1_1_U735  |mul_25s_25s_50_1_1  |        0|   2|  0|  26|    0|
    |mul_25s_25s_50_1_1_U736  |mul_25s_25s_50_1_1  |        0|   2|  0|  26|    0|
    |mul_25s_25s_50_1_1_U737  |mul_25s_25s_50_1_1  |        0|   2|  0|  26|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   8|  0| 104|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_12_fu_209_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln71_fu_203_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_04_fu_70               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv7_i_1_cast_reg_294   |  50|   0|   50|          0|
    |conv7_i_2_cast_reg_289   |  50|   0|   50|          0|
    |conv7_i_3_cast_reg_284   |  50|   0|   50|          0|
    |conv7_i_cast_reg_299     |  50|   0|   50|          0|
    |i_04_fu_70               |   4|   0|    4|          0|
    |zext_ln71_reg_307        |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 211|   0|  271|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1|  return value|
|agg_result_3_address0  |  out|    4|   ap_memory|                                     agg_result_3|         array|
|agg_result_3_ce0       |  out|    1|   ap_memory|                                     agg_result_3|         array|
|agg_result_3_we0       |  out|    1|   ap_memory|                                     agg_result_3|         array|
|agg_result_3_d0        |  out|   25|   ap_memory|                                     agg_result_3|         array|
|agg_result_2_address0  |  out|    4|   ap_memory|                                     agg_result_2|         array|
|agg_result_2_ce0       |  out|    1|   ap_memory|                                     agg_result_2|         array|
|agg_result_2_we0       |  out|    1|   ap_memory|                                     agg_result_2|         array|
|agg_result_2_d0        |  out|   25|   ap_memory|                                     agg_result_2|         array|
|agg_result_1_address0  |  out|    4|   ap_memory|                                     agg_result_1|         array|
|agg_result_1_ce0       |  out|    1|   ap_memory|                                     agg_result_1|         array|
|agg_result_1_we0       |  out|    1|   ap_memory|                                     agg_result_1|         array|
|agg_result_1_d0        |  out|   25|   ap_memory|                                     agg_result_1|         array|
|agg_result_0_address0  |  out|    4|   ap_memory|                                     agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|                                     agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|                                     agg_result_0|         array|
|agg_result_0_d0        |  out|   25|   ap_memory|                                     agg_result_0|         array|
|A_0_address0           |  out|    4|   ap_memory|                                              A_0|         array|
|A_0_ce0                |  out|    1|   ap_memory|                                              A_0|         array|
|A_0_q0                 |   in|   25|   ap_memory|                                              A_0|         array|
|conv7_i                |   in|   25|     ap_none|                                          conv7_i|        scalar|
|conv7_i_1              |   in|   25|     ap_none|                                        conv7_i_1|        scalar|
|conv7_i_2              |   in|   25|     ap_none|                                        conv7_i_2|        scalar|
|conv7_i_3              |   in|   25|     ap_none|                                        conv7_i_3|        scalar|
+-----------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_04 = alloca i32 1" [../layer.h:71]   --->   Operation 5 'alloca' 'i_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv7_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_3"   --->   Operation 6 'read' 'conv7_i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_2"   --->   Operation 7 'read' 'conv7_i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv7_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_1"   --->   Operation 8 'read' 'conv7_i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i"   --->   Operation 9 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_3_cast = sext i25 %conv7_i_3_read"   --->   Operation 10 'sext' 'conv7_i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv7_i_2_cast = sext i25 %conv7_i_2_read"   --->   Operation 11 'sext' 'conv7_i_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv7_i_1_cast = sext i25 %conv7_i_1_read"   --->   Operation 12 'sext' 'conv7_i_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i25 %conv7_i_read"   --->   Operation 13 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i_04" [../layer.h:71]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_72_2"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i4 %i_04" [../layer.h:71]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i4 %i, i4 10" [../layer.h:71]   --->   Operation 17 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_12 = add i4 %i, i4 1" [../layer.h:71]   --->   Operation 18 'add' 'i_12' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.30, void %for.end21.exitStub" [../layer.h:71]   --->   Operation 19 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %i" [../layer.h:71]   --->   Operation 20 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i25 %A_0, i64 0, i64 %zext_ln71" [../layer.h:71]   --->   Operation 21 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%A_0_load = load i4 %A_0_addr" [../layer.h:71]   --->   Operation 22 'load' 'A_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %i_12, i4 %i_04" [../layer.h:71]   --->   Operation 23 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.48>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 5.39>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:71]   --->   Operation 24 'specpipeline' 'specpipeline_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:71]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87" [../layer.h:71]   --->   Operation 26 'specloopname' 'specloopname_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.79ns)   --->   "%A_0_load = load i4 %A_0_addr" [../layer.h:71]   --->   Operation 27 'load' 'A_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%conv_i = sext i25 %A_0_load" [../layer.h:71]   --->   Operation 28 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [../layer.h:74]   --->   Operation 29 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %conv_i, i50 %conv7_i_cast" [../layer.h:79]   --->   Operation 30 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 31 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 32 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41" [../layer.h:79]   --->   Operation 33 'partselect' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin17" [../layer.h:79]   --->   Operation 34 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 35 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 36 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 37 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [../layer.h:74]   --->   Operation 38 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.81ns)   --->   "%mul_ln79_71 = mul i50 %conv_i, i50 %conv7_i_1_cast" [../layer.h:79]   --->   Operation 39 'mul' 'mul_ln79_71' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 40 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_71, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 41 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%temp_72 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_71, i32 17, i32 41" [../layer.h:79]   --->   Operation 42 'partselect' 'temp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.81ns)   --->   "%mul_ln79_72 = mul i50 %conv_i, i50 %conv7_i_2_cast" [../layer.h:79]   --->   Operation 43 'mul' 'mul_ln79_72' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 44 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_72, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 45 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_72, i32 17, i32 41" [../layer.h:79]   --->   Operation 46 'partselect' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.81ns)   --->   "%mul_ln79_73 = mul i50 %conv_i, i50 %conv7_i_3_cast" [../layer.h:79]   --->   Operation 47 'mul' 'mul_ln79_73' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76]   --->   Operation 48 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_73, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77]   --->   Operation 49 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_73, i32 17, i32 41" [../layer.h:79]   --->   Operation 50 'partselect' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin3" [../layer.h:79]   --->   Operation 51 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 %zext_ln71" [../layer.h:81]   --->   Operation 52 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp, i4 %agg_result_0_addr" [../layer.h:81]   --->   Operation 53 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_72, i4 %agg_result_1_addr" [../layer.h:81]   --->   Operation 54 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_1, i4 %agg_result_2_addr" [../layer.h:81]   --->   Operation 55 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_2, i4 %agg_result_3_addr" [../layer.h:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln71 = br void %VITIS_LOOP_72_2" [../layer.h:71]   --->   Operation 57 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ agg_result_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ agg_result_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv7_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv7_i_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_04                   (alloca           ) [ 010]
conv7_i_3_read         (read             ) [ 000]
conv7_i_2_read         (read             ) [ 000]
conv7_i_1_read         (read             ) [ 000]
conv7_i_read           (read             ) [ 000]
conv7_i_3_cast         (sext             ) [ 011]
conv7_i_2_cast         (sext             ) [ 011]
conv7_i_1_cast         (sext             ) [ 011]
conv7_i_cast           (sext             ) [ 011]
store_ln71             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
icmp_ln71              (icmp             ) [ 010]
i_12                   (add              ) [ 000]
br_ln71                (br               ) [ 000]
zext_ln71              (zext             ) [ 011]
A_0_addr               (getelementptr    ) [ 011]
store_ln71             (store            ) [ 000]
specpipeline_ln71      (specpipeline     ) [ 000]
speclooptripcount_ln71 (speclooptripcount) [ 000]
specloopname_ln71      (specloopname     ) [ 000]
A_0_load               (load             ) [ 000]
conv_i                 (sext             ) [ 000]
rbegin17               (specregionbegin  ) [ 000]
mul_ln79               (mul              ) [ 000]
specfucore_ln76        (specfucore       ) [ 000]
specfucore_ln77        (specfucore       ) [ 000]
temp                   (partselect       ) [ 000]
rend18                 (specregionend    ) [ 000]
agg_result_0_addr      (getelementptr    ) [ 000]
agg_result_1_addr      (getelementptr    ) [ 000]
agg_result_2_addr      (getelementptr    ) [ 000]
rbegin3                (specregionbegin  ) [ 000]
mul_ln79_71            (mul              ) [ 000]
specfucore_ln76        (specfucore       ) [ 000]
specfucore_ln77        (specfucore       ) [ 000]
temp_72                (partselect       ) [ 000]
mul_ln79_72            (mul              ) [ 000]
specfucore_ln76        (specfucore       ) [ 000]
specfucore_ln77        (specfucore       ) [ 000]
temp_1                 (partselect       ) [ 000]
mul_ln79_73            (mul              ) [ 000]
specfucore_ln76        (specfucore       ) [ 000]
specfucore_ln77        (specfucore       ) [ 000]
temp_2                 (partselect       ) [ 000]
rend4                  (specregionend    ) [ 000]
agg_result_3_addr      (getelementptr    ) [ 000]
store_ln81             (store            ) [ 000]
store_ln81             (store            ) [ 000]
store_ln81             (store            ) [ 000]
store_ln81             (store            ) [ 000]
br_ln71                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="agg_result_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv7_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv7_i_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv7_i_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv7_i_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_87"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_101"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_04_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_04/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv7_i_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="25" slack="0"/>
<pin id="76" dir="0" index="1" bw="25" slack="0"/>
<pin id="77" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv7_i_2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="25" slack="0"/>
<pin id="82" dir="0" index="1" bw="25" slack="0"/>
<pin id="83" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv7_i_1_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="25" slack="0"/>
<pin id="88" dir="0" index="1" bw="25" slack="0"/>
<pin id="89" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_1_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv7_i_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="25" slack="0"/>
<pin id="94" dir="0" index="1" bw="25" slack="0"/>
<pin id="95" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="25" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="agg_result_0_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="25" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="1"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="agg_result_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="25" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="1"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_1_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="agg_result_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="25" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="1"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_2_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="agg_result_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="25" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="1"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_3_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln81_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="25" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln81_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln81_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="25" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln81_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="25" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="mul_ln79_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="25" slack="0"/>
<pin id="165" dir="0" index="1" bw="25" slack="1"/>
<pin id="166" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mul_ln79_71_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="0"/>
<pin id="169" dir="0" index="1" bw="25" slack="1"/>
<pin id="170" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_71/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mul_ln79_72_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="25" slack="0"/>
<pin id="173" dir="0" index="1" bw="25" slack="1"/>
<pin id="174" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_72/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mul_ln79_73_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="25" slack="0"/>
<pin id="177" dir="0" index="1" bw="25" slack="1"/>
<pin id="178" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_73/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="conv7_i_3_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="25" slack="0"/>
<pin id="181" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_3_cast/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv7_i_2_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="25" slack="0"/>
<pin id="185" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_2_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="conv7_i_1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="25" slack="0"/>
<pin id="189" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_1_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="conv7_i_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="25" slack="0"/>
<pin id="193" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_cast/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln71_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln71_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="i_12_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln71_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln71_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="conv_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="25" slack="0"/>
<pin id="227" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="temp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="25" slack="0"/>
<pin id="235" dir="0" index="1" bw="50" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="temp_72_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="25" slack="0"/>
<pin id="246" dir="0" index="1" bw="50" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_72/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="temp_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="0"/>
<pin id="257" dir="0" index="1" bw="50" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="temp_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="25" slack="0"/>
<pin id="268" dir="0" index="1" bw="50" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_2/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_04_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_04 "/>
</bind>
</comp>

<comp id="284" class="1005" name="conv7_i_3_cast_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="50" slack="1"/>
<pin id="286" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_3_cast "/>
</bind>
</comp>

<comp id="289" class="1005" name="conv7_i_2_cast_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="50" slack="1"/>
<pin id="291" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_2_cast "/>
</bind>
</comp>

<comp id="294" class="1005" name="conv7_i_1_cast_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="50" slack="1"/>
<pin id="296" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_1_cast "/>
</bind>
</comp>

<comp id="299" class="1005" name="conv7_i_cast_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="50" slack="1"/>
<pin id="301" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_cast "/>
</bind>
</comp>

<comp id="307" class="1005" name="zext_ln71_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln71 "/>
</bind>
</comp>

<comp id="315" class="1005" name="A_0_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="111" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="118" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="125" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="132" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="182"><net_src comp="74" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="80" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="86" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="92" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="200" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="224"><net_src comp="209" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="105" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="239"><net_src comp="60" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="163" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="233" pin="4"/><net_sink comp="139" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="167" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="254"><net_src comp="244" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="171" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="265"><net_src comp="255" pin="4"/><net_sink comp="151" pin=1"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="175" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="276"><net_src comp="266" pin="4"/><net_sink comp="157" pin=1"/></net>

<net id="280"><net_src comp="70" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="287"><net_src comp="179" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="292"><net_src comp="183" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="297"><net_src comp="187" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="302"><net_src comp="191" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="310"><net_src comp="215" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="318"><net_src comp="98" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_3 | {2 }
	Port: agg_result_2 | {2 }
	Port: agg_result_1 | {2 }
	Port: agg_result_0 | {2 }
	Port: A_0 | {}
 - Input state : 
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : agg_result_3 | {}
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : agg_result_2 | {}
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : agg_result_1 | {}
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : agg_result_0 | {}
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : A_0 | {1 2 }
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : conv7_i | {1 }
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : conv7_i_1 | {1 }
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : conv7_i_2 | {1 }
	Port: matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1 : conv7_i_3 | {1 }
  - Chain level:
	State 1
		store_ln71 : 1
		i : 1
		icmp_ln71 : 2
		i_12 : 2
		br_ln71 : 3
		zext_ln71 : 2
		A_0_addr : 3
		A_0_load : 4
		store_ln71 : 3
	State 2
		conv_i : 1
		mul_ln79 : 2
		specfucore_ln76 : 3
		specfucore_ln77 : 3
		temp : 3
		rend18 : 1
		mul_ln79_71 : 2
		specfucore_ln76 : 3
		specfucore_ln77 : 3
		temp_72 : 3
		mul_ln79_72 : 2
		specfucore_ln76 : 3
		specfucore_ln77 : 3
		temp_1 : 3
		mul_ln79_73 : 2
		specfucore_ln76 : 3
		specfucore_ln77 : 3
		temp_2 : 3
		rend4 : 1
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      mul_ln79_fu_163      |    2    |    0    |    26   |
|    mul   |     mul_ln79_71_fu_167    |    2    |    0    |    26   |
|          |     mul_ln79_72_fu_171    |    2    |    0    |    26   |
|          |     mul_ln79_73_fu_175    |    2    |    0    |    26   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln71_fu_203     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    add   |        i_12_fu_209        |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|          | conv7_i_3_read_read_fu_74 |    0    |    0    |    0    |
|   read   | conv7_i_2_read_read_fu_80 |    0    |    0    |    0    |
|          | conv7_i_1_read_read_fu_86 |    0    |    0    |    0    |
|          |  conv7_i_read_read_fu_92  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   conv7_i_3_cast_fu_179   |    0    |    0    |    0    |
|          |   conv7_i_2_cast_fu_183   |    0    |    0    |    0    |
|   sext   |   conv7_i_1_cast_fu_187   |    0    |    0    |    0    |
|          |    conv7_i_cast_fu_191    |    0    |    0    |    0    |
|          |       conv_i_fu_225       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      zext_ln71_fu_215     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        temp_fu_233        |    0    |    0    |    0    |
|partselect|       temp_72_fu_244      |    0    |    0    |    0    |
|          |       temp_1_fu_255       |    0    |    0    |    0    |
|          |       temp_2_fu_266       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    8    |    0    |   128   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_0_addr_reg_315   |    4   |
|conv7_i_1_cast_reg_294|   50   |
|conv7_i_2_cast_reg_289|   50   |
|conv7_i_3_cast_reg_284|   50   |
| conv7_i_cast_reg_299 |   50   |
|     i_04_reg_277     |    4   |
|   zext_ln71_reg_307  |   64   |
+----------------------+--------+
|         Total        |   272  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   272  |   137  |
+-----------+--------+--------+--------+--------+
