{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523562936062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523562936062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 15:55:33 2018 " "Processing started: Thu Apr 12 15:55:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523562936062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562936062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off capacitive_sensor -c capacitive_sensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562936062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523562936453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523562936453 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "debugger.qsys " "Elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562946422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:49 Progress: Loading capacitive_sensor/debugger.qsys " "2018.04.12.15:55:49 Progress: Loading capacitive_sensor/debugger.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562949563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:49 Progress: Reading input file " "2018.04.12.15:55:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562949907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:49 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\] " "2018.04.12.15:55:49 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562949969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:50 Progress: Parameterizing module in_system_sources_probes_0 " "2018.04.12.15:55:50 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562950126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:50 Progress: Building connections " "2018.04.12.15:55:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562950126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:50 Progress: Parameterizing connections " "2018.04.12.15:55:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562950126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:50 Progress: Validating " "2018.04.12.15:55:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562950157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.12.15:55:50 Progress: Done reading input file " "2018.04.12.15:55:50 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562950900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH " "Debugger: Generating debugger \"debugger\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562951588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"debugger\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562951815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Debugger: Done \"debugger\" with 2 modules, 2 files " "Debugger: Done \"debugger\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562951815 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "debugger.qsys " "Finished elaborating Qsys system entity \"debugger.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562952597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "capacitive_sensor_array.v(27) " "Verilog HDL information at capacitive_sensor_array.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor_array.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523562952612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacitive_sensor_array.v 1 1 " "Found 1 design units, including 1 entities, in source file capacitive_sensor_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor_array " "Found entity 1: capacitive_sensor_array" {  } { { "capacitive_sensor_array.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Found entity 1: debugger" {  } { { "debugger/synthesis/debugger.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugger/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debugger/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "debugger/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capacitive_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file capacitive_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 capacitive_sensor " "Found entity 1: capacitive_sensor" {  } { { "capacitive_sensor.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/probes/probes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/probes/probes.v" { { "Info" "ISGN_ENTITY_NAME" "1 probes " "Found entity 1: probes" {  } { { "db/ip/probes/probes.v" "" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/probes/probes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523562952628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v " "File \"c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/debugger.v\" is a duplicate of already analyzed file \"C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/debugger.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/debugger.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/debugger.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952628 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v " "File \"c:/users/student/documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/db/ip/debugger/submodules/altsource_probe_top.v\" is a duplicate of already analyzed file \"C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/debugger/synthesis/submodules/altsource_probe_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1523562952643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/debugger/submodules/altsource_probe_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/debugger/submodules/altsource_probe_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562952643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523562952675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capacitive_sensor_array capacitive_sensor_array:sensors " "Elaborating entity \"capacitive_sensor_array\" for hierarchy \"capacitive_sensor_array:sensors\"" {  } { { "skeleton.v" "sensors" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/skeleton.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562952690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capacitive_sensor capacitive_sensor_array:sensors\|capacitive_sensor:sensor_loop\[0\].sensor_i " "Elaborating entity \"capacitive_sensor\" for hierarchy \"capacitive_sensor_array:sensors\|capacitive_sensor:sensor_loop\[0\].sensor_i\"" {  } { { "capacitive_sensor_array.v" "sensor_loop\[0\].sensor_i" { Text "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/capacitive_sensor_array.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562952706 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523562953263 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 17 " "Ignored 17 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523562953607 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "debugger 18 " "Ignored 18 assignments for entity \"debugger\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523562953607 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg " "Generated suppressed messages file C:/Users/Student/Documents/final-project-s18-trusttheprocessor-1/capacitive_sensor/output_files/capacitive_sensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562953638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523562953779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523562953779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523562953826 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523562953826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523562953826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523562953826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523562953841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 15:55:53 2018 " "Processing ended: Thu Apr 12 15:55:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523562953841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523562953841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523562953841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523562953841 ""}
