<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 139 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
defines: 
time_elapsed: 1.666s
ram usage: 41140 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3lp4q21i/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: No timescale set for &#34;TopModule&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-31" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:31</a>: No timescale set for &#34;MyInterface&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-59" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:59</a>: No timescale set for &#34;SubModule1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-94" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:94</a>: No timescale set for &#34;SubModule2&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-31" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:31</a>: Compile interface &#34;work@MyInterface&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-59" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:59</a>: Compile module &#34;work@SubModule1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-94" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:94</a>: Compile module &#34;work@SubModule2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: Compile module &#34;work@TopModule&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: Top level module &#34;work@TopModule&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp3lp4q21i/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_TopModule
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3lp4q21i/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3lp4q21i/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_TopModule&#39;.
Warning: reg &#39;\sig_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-22" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:22</a>.0-22.0.
Warning: reg &#39;\passThrough&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-27" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:27</a>.0-27.0.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-22" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:22</a>: Warning: Identifier `\MyInterfaceInstance.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-25" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:25</a>: Warning: Identifier `\MyInterfaceInstance.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-27" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:27</a>: Warning: Identifier `\MyInterfaceInstance.passThrough&#39; is implicitly declared.
Generating RTLIL representation for module `\work_SubModule2&#39;.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>.0-105.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>.0-107.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>.0-109.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>.0-111.0.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-114" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:114</a>: Warning: Identifier `\u_MyInterfaceInSub2.passThrough&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Identifier `\u_MyInterfaceInSub3.other_setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-104" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:104</a>: Warning: Identifier `\u_MyInterfaceInSub3.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range select [21:0] out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting all 22 result bits to undef.
Generating RTLIL representation for module `\work_MyInterface&#39;.
Generating RTLIL representation for module `\work_SubModule1&#39;.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-70" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:70</a>.0-70.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-73" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:73</a>.0-73.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-75" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:75</a>.0-75.0.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-87" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:87</a>: Warning: Identifier `\MyInterfaceInstanceInSub.other_setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-89" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:89</a>: Warning: Identifier `\MyInterfaceInstanceInSub.setting&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-90" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:90</a>: Warning: Identifier `\MyInterfaceInstanceInSub.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-70" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:70</a>: Warning: Identifier `\u_MyInterface.mysig_out&#39; is implicitly declared.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-72" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:72</a>: Warning: Identifier `\u_MyInterface.setting&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_TopModule
Used module:     \work_MyInterface
Used module:     \work_SubModule1
Used module:         \work_SubModule2
Generating RTLIL representation for module `\work_TopModule&#39;.
Warning: reg &#39;\sig_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-22" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:22</a>.0-22.0.
Warning: reg &#39;\passThrough&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-27" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:27</a>.0-27.0.
Generating RTLIL representation for module `\work_SubModule1&#39;.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-70" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:70</a>.0-70.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-73" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:73</a>.0-73.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-75" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:75</a>.0-75.0.
Generating RTLIL representation for module `\work_SubModule2&#39;.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>.0-105.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>.0-107.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>.0-109.0.
Warning: wire &#39;\u_MyInterfaceInSub3.other_setting&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>.0-111.0.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-105" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:105</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-107" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:107</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-109" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:109</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-111" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:111</a>: Warning: Range [21:0] select out of bounds on signal `\u_MyInterfaceInSub3.other_setting&#39;: Setting 21 MSB bits to undef.

2.2. Analyzing design hierarchy..
Top module:  \work_TopModule
Used module:     \work_MyInterface
Used module:     \work_SubModule1
Used module:         \work_SubModule2
Generating RTLIL representation for module `\work_SubModule1$interfaces$work_MyInterface&#39;.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-70" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:70</a>.0-70.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-73" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:73</a>.0-73.0.
Warning: wire &#39;\u_MyInterface.mysig_out&#39; is assigned in a block at <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-75" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:75</a>.0-75.0.
Segmentation fault

</pre>
</body>