Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Apr  4 13:58:00 2025
| Host         : slabhg163 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: div/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.099        0.000                      0                   38        0.261        0.000                      0                   38        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.099        0.000                      0                   38        0.261        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 1.902ns (65.587%)  route 0.998ns (34.413%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  div/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    div/clk_count_reg[16]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.054 r  div/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.054    div/clk_count_reg[20]_i_1_n_6
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 1.881ns (65.336%)  route 0.998ns (34.664%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  div/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    div/clk_count_reg[16]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.033 r  div/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.033    div/clk_count_reg[20]_i_1_n_4
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[23]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 p0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p5/pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 1.250ns (48.522%)  route 1.326ns (51.478%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    p0/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  p0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  p0/counter_reg[1]/Q
                         net (fo=18, routed)          1.326     6.899    fsm_core/Q[1]
    SLICE_X3Y8           LUT4 (Prop_lut4_I1_O)        0.299     7.198 r  fsm_core/pwm_out0_carry_i_8__4/O
                         net (fo=1, routed)           0.000     7.198    p5/pwm_out_reg_0[0]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.730 r  p5/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.730    p5/pwm_out0_carry_n_0
    SLICE_X3Y8           FDCE                                         r  p5/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    p5/clk_IBUF_BUFG
    SLICE_X3Y8           FDCE                                         r  p5/pwm_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y8           FDCE (Setup_fdce_C_D)       -0.198    14.886    p5/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 p0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/pwm_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 1.250ns (48.657%)  route 1.319ns (51.343%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    p0/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  p0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  p0/counter_reg[1]/Q
                         net (fo=18, routed)          1.319     6.892    p0/Q[1]
    SLICE_X1Y8           LUT4 (Prop_lut4_I0_O)        0.299     7.191 r  p0/pwm_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.191    p1/S[0]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.723 r  p1/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.723    p1/pwm_out0_carry_n_0
    SLICE_X1Y8           FDCE                                         r  p1/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.518    14.859    p1/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  p1/pwm_out_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y8           FDCE (Setup_fdce_C_D)       -0.198    14.886    p1/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.194ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.807ns (64.421%)  route 0.998ns (35.579%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  div/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    div/clk_count_reg[16]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.959 r  div/clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.959    div/clk_count_reg[20]_i_1_n_5
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[22]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  7.194    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 1.791ns (64.217%)  route 0.998ns (35.783%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  div/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    div/clk_count_reg[16]_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.943 r  div/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.943    div/clk_count_reg[20]_i_1_n_7
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y14          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.788ns (64.179%)  route 0.998ns (35.821%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.940 r  div/clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.940    div/clk_count_reg[16]_i_1_n_6
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[17]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.765ns  (logic 1.767ns (63.907%)  route 0.998ns (36.093%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.919 r  div/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.919    div/clk_count_reg[16]_i_1_n_4
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  7.234    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.693ns (62.914%)  route 0.998ns (37.086%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.845 r  div/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.845    div/clk_count_reg[16]_i_1_n_5
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[18]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 div/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.677ns (62.692%)  route 0.998ns (37.308%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.633     5.154    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 f  div/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.998     6.608    div/clk_count_reg[0]
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.124     6.732 r  div/clk_count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.732    div/clk_count[0]_i_2_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.264 r  div/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    div/clk_count_reg[0]_i_1_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  div/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.378    div/clk_count_reg[4]_i_1_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  div/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.492    div/clk_count_reg[8]_i_1_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  div/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.606    div/clk_count_reg[12]_i_1_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.829 r  div/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.829    div/clk_count_reg[16]_i_1_n_7
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.512    14.853    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[16]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X5Y13          FDRE (Setup_fdre_C_D)        0.062    15.153    div/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    div/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  div/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.731    div/clk_count_reg[15]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  div/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    div/clk_count_reg[12]_i_1_n_4
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.987    div/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[15]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    div/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.730    div/clk_count_reg[19]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  div/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    div/clk_count_reg[16]_i_1_n_4
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[19]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.105     1.577    div/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    div/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  div/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.734    div/clk_count_reg[11]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  div/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    div/clk_count_reg[8]_i_1_n_4
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    div/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.105     1.579    div/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    div/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  div/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.734    div/clk_count_reg[7]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  div/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    div/clk_count_reg[4]_i_1_n_4
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    div/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.105     1.579    div/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.732    div/clk_count_reg[23]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  div/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    div/clk_count_reg[20]_i_1_n_4
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    div/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  div/clk_count_reg[23]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.105     1.577    div/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.592     1.475    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  div/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.735    div/clk_count_reg[3]
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  div/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    div/clk_count_reg[0]_i_1_n_4
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.863     1.990    div/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  div/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.105     1.580    div/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 div/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    div/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  div/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.729    div/clk_count_reg[4]
    SLICE_X5Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  div/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    div/clk_count_reg[4]_i_1_n_7
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    div/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  div/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.105     1.579    div/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.591     1.474    div/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  div/clk_count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.731    div/clk_count_reg[8]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  div/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    div/clk_count_reg[8]_i_1_n_7
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.862     1.989    div/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  div/clk_count_reg[8]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.105     1.579    div/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.590     1.473    div/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  div/clk_count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.730    div/clk_count_reg[12]
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  div/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    div/clk_count_reg[12]_i_1_n_7
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.860     1.987    div/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  div/clk_count_reg[12]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.105     1.578    div/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 div/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.589     1.472    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  div/clk_count_reg[16]/Q
                         net (fo=2, routed)           0.116     1.729    div/clk_count_reg[16]
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  div/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    div/clk_count_reg[16]_i_1_n_7
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.859     1.986    div/clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  div/clk_count_reg[16]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.105     1.577    div/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y9     div/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    div/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    div/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    div/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    div/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    div/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    div/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    div/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    div/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     div/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    div/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    div/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    div/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    div/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    div/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    div/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     div/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     div/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     div/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    div/clk_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    div/clk_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    div/clk_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    div/clk_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    div/clk_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    div/clk_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    div/clk_count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    div/clk_count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y9     div/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    div/clk_count_reg[10]/C



