INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gate
INFO: [VRFC 10-311] analyzing module core
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sources_1/imports/Day3/mythcore_test_no_ILA.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/musta/Documents/Vivado/rvmyh_combined_ILA/rvmyh_combined_ILA.srcs/sim_1/imports/Day3/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
