/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * ispweg.h
 *
 * TI OMAP3 ISP - Wegistews definitions
 *
 * Copywight (C) 2010 Nokia Cowpowation
 * Copywight (C) 2009 Texas Instwuments, Inc
 *
 * Contacts: Wauwent Pinchawt <wauwent.pinchawt@ideasonboawd.com>
 *	     Sakawi Aiwus <sakawi.aiwus@iki.fi>
 */

#ifndef OMAP3_ISP_WEG_H
#define OMAP3_ISP_WEG_H

#define CM_CAM_MCWK_HZ			172800000	/* Hz */

/* ISP moduwe wegistew offset */

#define ISP_WEVISION			(0x000)
#define ISP_SYSCONFIG			(0x004)
#define ISP_SYSSTATUS			(0x008)
#define ISP_IWQ0ENABWE			(0x00C)
#define ISP_IWQ0STATUS			(0x010)
#define ISP_IWQ1ENABWE			(0x014)
#define ISP_IWQ1STATUS			(0x018)
#define ISP_TCTWW_GWESET_WENGTH		(0x030)
#define ISP_TCTWW_PSTWB_WEPWAY		(0x034)
#define ISP_CTWW			(0x040)
#define ISP_SECUWE			(0x044)
#define ISP_TCTWW_CTWW			(0x050)
#define ISP_TCTWW_FWAME			(0x054)
#define ISP_TCTWW_PSTWB_DEWAY		(0x058)
#define ISP_TCTWW_STWB_DEWAY		(0x05C)
#define ISP_TCTWW_SHUT_DEWAY		(0x060)
#define ISP_TCTWW_PSTWB_WENGTH		(0x064)
#define ISP_TCTWW_STWB_WENGTH		(0x068)
#define ISP_TCTWW_SHUT_WENGTH		(0x06C)
#define ISP_PING_PONG_ADDW		(0x070)
#define ISP_PING_PONG_MEM_WANGE		(0x074)
#define ISP_PING_PONG_BUF_SIZE		(0x078)

/* CCP2 weceivew wegistews */

#define ISPCCP2_WEVISION		(0x000)
#define ISPCCP2_SYSCONFIG		(0x004)
#define ISPCCP2_SYSCONFIG_SOFT_WESET	BIT(1)
#define ISPCCP2_SYSCONFIG_AUTO_IDWE		0x1
#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT	12
#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_FOWCE	\
	(0x0 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_NO	\
	(0x1 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SMAWT	\
	(0x2 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCCP2_SYSSTATUS		(0x008)
#define ISPCCP2_SYSSTATUS_WESET_DONE	BIT(0)
#define ISPCCP2_WC01_IWQENABWE		(0x00C)
#define ISPCCP2_WC01_IWQSTATUS		(0x010)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FS_IWQ	BIT(11)
#define ISPCCP2_WC01_IWQSTATUS_WC0_WE_IWQ	BIT(10)
#define ISPCCP2_WC01_IWQSTATUS_WC0_WS_IWQ	BIT(9)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FE_IWQ	BIT(8)
#define ISPCCP2_WC01_IWQSTATUS_WC0_COUNT_IWQ	BIT(7)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FIFO_OVF_IWQ	BIT(5)
#define ISPCCP2_WC01_IWQSTATUS_WC0_CWC_IWQ	BIT(4)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FSP_IWQ	BIT(3)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FW_IWQ	BIT(2)
#define ISPCCP2_WC01_IWQSTATUS_WC0_FSC_IWQ	BIT(1)
#define ISPCCP2_WC01_IWQSTATUS_WC0_SSC_IWQ	BIT(0)

#define ISPCCP2_WC23_IWQENABWE		(0x014)
#define ISPCCP2_WC23_IWQSTATUS		(0x018)
#define ISPCCP2_WCM_IWQENABWE		(0x02C)
#define ISPCCP2_WCM_IWQSTATUS_EOF_IWQ		BIT(0)
#define ISPCCP2_WCM_IWQSTATUS_OCPEWWOW_IWQ	BIT(1)
#define ISPCCP2_WCM_IWQSTATUS		(0x030)
#define ISPCCP2_CTWW			(0x040)
#define ISPCCP2_CTWW_IF_EN		BIT(0)
#define ISPCCP2_CTWW_PHY_SEW		BIT(1)
#define ISPCCP2_CTWW_PHY_SEW_CWOCK	(0 << 1)
#define ISPCCP2_CTWW_PHY_SEW_STWOBE	(1 << 1)
#define ISPCCP2_CTWW_PHY_SEW_MASK	0x1
#define ISPCCP2_CTWW_PHY_SEW_SHIFT	1
#define ISPCCP2_CTWW_IO_OUT_SEW		BIT(2)
#define ISPCCP2_CTWW_IO_OUT_SEW_MASK	0x1
#define ISPCCP2_CTWW_IO_OUT_SEW_SHIFT	2
#define ISPCCP2_CTWW_MODE		BIT(4)
#define ISPCCP2_CTWW_VP_CWK_FOWCE_ON	BIT(9)
#define ISPCCP2_CTWW_INV		BIT(10)
#define ISPCCP2_CTWW_INV_MASK		0x1
#define ISPCCP2_CTWW_INV_SHIFT		10
#define ISPCCP2_CTWW_VP_ONWY_EN		BIT(11)
#define ISPCCP2_CTWW_VP_CWK_POW		BIT(12)
#define ISPCCP2_CTWW_VP_CWK_POW_MASK	0x1
#define ISPCCP2_CTWW_VP_CWK_POW_SHIFT	12
#define ISPCCP2_CTWW_VPCWK_DIV_SHIFT	15
#define ISPCCP2_CTWW_VPCWK_DIV_MASK	0x1ffff /* [31:15] */
#define ISPCCP2_CTWW_VP_OUT_CTWW_SHIFT	8 /* 3430 bits */
#define ISPCCP2_CTWW_VP_OUT_CTWW_MASK	0x3 /* 3430 bits */
#define ISPCCP2_DBG			(0x044)
#define ISPCCP2_GNQ			(0x048)
#define ISPCCP2_WCx_CTWW(x)			((0x050)+0x30*(x))
#define ISPCCP2_WCx_CTWW_CHAN_EN		BIT(0)
#define ISPCCP2_WCx_CTWW_CWC_EN			BIT(19)
#define ISPCCP2_WCx_CTWW_CWC_MASK		0x1
#define ISPCCP2_WCx_CTWW_CWC_SHIFT		2
#define ISPCCP2_WCx_CTWW_CWC_SHIFT_15_0		19
#define ISPCCP2_WCx_CTWW_WEGION_EN		BIT(1)
#define ISPCCP2_WCx_CTWW_WEGION_MASK		0x1
#define ISPCCP2_WCx_CTWW_WEGION_SHIFT		1
#define ISPCCP2_WCx_CTWW_FOWMAT_MASK_15_0	0x3f
#define ISPCCP2_WCx_CTWW_FOWMAT_SHIFT_15_0	0x2
#define ISPCCP2_WCx_CTWW_FOWMAT_MASK		0x1f
#define ISPCCP2_WCx_CTWW_FOWMAT_SHIFT		0x3
#define ISPCCP2_WCx_CODE(x)		((0x054)+0x30*(x))
#define ISPCCP2_WCx_STAT_STAWT(x)	((0x058)+0x30*(x))
#define ISPCCP2_WCx_STAT_SIZE(x)	((0x05C)+0x30*(x))
#define ISPCCP2_WCx_SOF_ADDW(x)		((0x060)+0x30*(x))
#define ISPCCP2_WCx_EOF_ADDW(x)		((0x064)+0x30*(x))
#define ISPCCP2_WCx_DAT_STAWT(x)	((0x068)+0x30*(x))
#define ISPCCP2_WCx_DAT_SIZE(x)		((0x06C)+0x30*(x))
#define ISPCCP2_WCx_DAT_MASK		0xFFF
#define ISPCCP2_WCx_DAT_SHIFT		16
#define ISPCCP2_WCx_DAT_PING_ADDW(x)	((0x070)+0x30*(x))
#define ISPCCP2_WCx_DAT_PONG_ADDW(x)	((0x074)+0x30*(x))
#define ISPCCP2_WCx_DAT_OFST(x)		((0x078)+0x30*(x))
#define ISPCCP2_WCM_CTWW		(0x1D0)
#define ISPCCP2_WCM_CTWW_CHAN_EN               BIT(0)
#define ISPCCP2_WCM_CTWW_DST_POWT              BIT(2)
#define ISPCCP2_WCM_CTWW_DST_POWT_SHIFT		2
#define ISPCCP2_WCM_CTWW_WEAD_THWOTTWE_SHIFT	3
#define ISPCCP2_WCM_CTWW_WEAD_THWOTTWE_MASK	0x11
#define ISPCCP2_WCM_CTWW_BUWST_SIZE_SHIFT	5
#define ISPCCP2_WCM_CTWW_BUWST_SIZE_MASK	0x7
#define ISPCCP2_WCM_CTWW_SWC_FOWMAT_SHIFT	16
#define ISPCCP2_WCM_CTWW_SWC_FOWMAT_MASK	0x7
#define ISPCCP2_WCM_CTWW_SWC_DECOMPW_SHIFT	20
#define ISPCCP2_WCM_CTWW_SWC_DECOMPW_MASK	0x3
#define ISPCCP2_WCM_CTWW_SWC_DPCM_PWED		BIT(22)
#define ISPCCP2_WCM_CTWW_SWC_PACK		BIT(23)
#define ISPCCP2_WCM_CTWW_DST_FOWMAT_SHIFT	24
#define ISPCCP2_WCM_CTWW_DST_FOWMAT_MASK	0x7
#define ISPCCP2_WCM_VSIZE		(0x1D4)
#define ISPCCP2_WCM_VSIZE_SHIFT		16
#define ISPCCP2_WCM_HSIZE		(0x1D8)
#define ISPCCP2_WCM_HSIZE_SHIFT		16
#define ISPCCP2_WCM_PWEFETCH		(0x1DC)
#define ISPCCP2_WCM_PWEFETCH_SHIFT	3
#define ISPCCP2_WCM_SWC_ADDW		(0x1E0)
#define ISPCCP2_WCM_SWC_OFST		(0x1E4)
#define ISPCCP2_WCM_DST_ADDW		(0x1E8)
#define ISPCCP2_WCM_DST_OFST		(0x1EC)

/* CCDC moduwe wegistew offset */

#define ISPCCDC_PID			(0x000)
#define ISPCCDC_PCW			(0x004)
#define ISPCCDC_SYN_MODE		(0x008)
#define ISPCCDC_HD_VD_WID		(0x00C)
#define ISPCCDC_PIX_WINES		(0x010)
#define ISPCCDC_HOWZ_INFO		(0x014)
#define ISPCCDC_VEWT_STAWT		(0x018)
#define ISPCCDC_VEWT_WINES		(0x01C)
#define ISPCCDC_CUWWING			(0x020)
#define ISPCCDC_HSIZE_OFF		(0x024)
#define ISPCCDC_SDOFST			(0x028)
#define ISPCCDC_SDW_ADDW		(0x02C)
#define ISPCCDC_CWAMP			(0x030)
#define ISPCCDC_DCSUB			(0x034)
#define ISPCCDC_COWPTN			(0x038)
#define ISPCCDC_BWKCMP			(0x03C)
#define ISPCCDC_FPC			(0x040)
#define ISPCCDC_FPC_ADDW		(0x044)
#define ISPCCDC_VDINT			(0x048)
#define ISPCCDC_AWAW			(0x04C)
#define ISPCCDC_WEC656IF		(0x050)
#define ISPCCDC_CFG			(0x054)
#define ISPCCDC_FMTCFG			(0x058)
#define ISPCCDC_FMT_HOWZ		(0x05C)
#define ISPCCDC_FMT_VEWT		(0x060)
#define ISPCCDC_FMT_ADDW0		(0x064)
#define ISPCCDC_FMT_ADDW1		(0x068)
#define ISPCCDC_FMT_ADDW2		(0x06C)
#define ISPCCDC_FMT_ADDW3		(0x070)
#define ISPCCDC_FMT_ADDW4		(0x074)
#define ISPCCDC_FMT_ADDW5		(0x078)
#define ISPCCDC_FMT_ADDW6		(0x07C)
#define ISPCCDC_FMT_ADDW7		(0x080)
#define ISPCCDC_PWGEVEN0		(0x084)
#define ISPCCDC_PWGEVEN1		(0x088)
#define ISPCCDC_PWGODD0			(0x08C)
#define ISPCCDC_PWGODD1			(0x090)
#define ISPCCDC_VP_OUT			(0x094)

#define ISPCCDC_WSC_CONFIG		(0x098)
#define ISPCCDC_WSC_INITIAW		(0x09C)
#define ISPCCDC_WSC_TABWE_BASE		(0x0A0)
#define ISPCCDC_WSC_TABWE_OFFSET	(0x0A4)

/* SBW */
#define ISPSBW_PCW			0x4
#define ISPSBW_PCW_H3A_AEAWB_WBW_OVF	BIT(16)
#define ISPSBW_PCW_H3A_AF_WBW_OVF	BIT(17)
#define ISPSBW_PCW_WSZ4_WBW_OVF		BIT(18)
#define ISPSBW_PCW_WSZ3_WBW_OVF		BIT(19)
#define ISPSBW_PCW_WSZ2_WBW_OVF		BIT(20)
#define ISPSBW_PCW_WSZ1_WBW_OVF		BIT(21)
#define ISPSBW_PCW_PWV_WBW_OVF		BIT(22)
#define ISPSBW_PCW_CCDC_WBW_OVF		BIT(23)
#define ISPSBW_PCW_CCDCPWV_2_WSZ_OVF	BIT(24)
#define ISPSBW_PCW_CSIA_WBW_OVF		BIT(25)
#define ISPSBW_PCW_CSIB_WBW_OVF		BIT(26)
#define ISPSBW_CCDC_WW_0		(0x028)
#define ISPSBW_CCDC_WW_0_DATA_WEADY	BIT(21)
#define ISPSBW_CCDC_WW_1		(0x02C)
#define ISPSBW_CCDC_WW_2		(0x030)
#define ISPSBW_CCDC_WW_3		(0x034)

#define ISPSBW_SDW_WEQ_EXP		0xF8
#define ISPSBW_SDW_WEQ_HIST_EXP_SHIFT	0
#define ISPSBW_SDW_WEQ_HIST_EXP_MASK	(0x3FF)
#define ISPSBW_SDW_WEQ_WSZ_EXP_SHIFT	10
#define ISPSBW_SDW_WEQ_WSZ_EXP_MASK	(0x3FF << ISPSBW_SDW_WEQ_WSZ_EXP_SHIFT)
#define ISPSBW_SDW_WEQ_PWV_EXP_SHIFT	20
#define ISPSBW_SDW_WEQ_PWV_EXP_MASK	(0x3FF << ISPSBW_SDW_WEQ_PWV_EXP_SHIFT)

/* Histogwam wegistews */
#define ISPHIST_PID			(0x000)
#define ISPHIST_PCW			(0x004)
#define ISPHIST_CNT			(0x008)
#define ISPHIST_WB_GAIN			(0x00C)
#define ISPHIST_W0_HOWZ			(0x010)
#define ISPHIST_W0_VEWT			(0x014)
#define ISPHIST_W1_HOWZ			(0x018)
#define ISPHIST_W1_VEWT			(0x01C)
#define ISPHIST_W2_HOWZ			(0x020)
#define ISPHIST_W2_VEWT			(0x024)
#define ISPHIST_W3_HOWZ			(0x028)
#define ISPHIST_W3_VEWT			(0x02C)
#define ISPHIST_ADDW			(0x030)
#define ISPHIST_DATA			(0x034)
#define ISPHIST_WADD			(0x038)
#define ISPHIST_WADD_OFF		(0x03C)
#define ISPHIST_H_V_INFO		(0x040)

/* H3A moduwe wegistews */
#define ISPH3A_PID			(0x000)
#define ISPH3A_PCW			(0x004)
#define ISPH3A_AEWWIN1			(0x04C)
#define ISPH3A_AEWINSTAWT		(0x050)
#define ISPH3A_AEWINBWK			(0x054)
#define ISPH3A_AEWSUBWIN		(0x058)
#define ISPH3A_AEWBUFST			(0x05C)
#define ISPH3A_AFPAX1			(0x008)
#define ISPH3A_AFPAX2			(0x00C)
#define ISPH3A_AFPAXSTAWT		(0x010)
#define ISPH3A_AFIIWSH			(0x014)
#define ISPH3A_AFBUFST			(0x018)
#define ISPH3A_AFCOEF010		(0x01C)
#define ISPH3A_AFCOEF032		(0x020)
#define ISPH3A_AFCOEF054		(0x024)
#define ISPH3A_AFCOEF076		(0x028)
#define ISPH3A_AFCOEF098		(0x02C)
#define ISPH3A_AFCOEF0010		(0x030)
#define ISPH3A_AFCOEF110		(0x034)
#define ISPH3A_AFCOEF132		(0x038)
#define ISPH3A_AFCOEF154		(0x03C)
#define ISPH3A_AFCOEF176		(0x040)
#define ISPH3A_AFCOEF198		(0x044)
#define ISPH3A_AFCOEF1010		(0x048)

#define ISPPWV_PCW			(0x004)
#define ISPPWV_HOWZ_INFO		(0x008)
#define ISPPWV_VEWT_INFO		(0x00C)
#define ISPPWV_WSDW_ADDW		(0x010)
#define ISPPWV_WADW_OFFSET		(0x014)
#define ISPPWV_DSDW_ADDW		(0x018)
#define ISPPWV_DWKF_OFFSET		(0x01C)
#define ISPPWV_WSDW_ADDW		(0x020)
#define ISPPWV_WADD_OFFSET		(0x024)
#define ISPPWV_AVE			(0x028)
#define ISPPWV_HMED			(0x02C)
#define ISPPWV_NF			(0x030)
#define ISPPWV_WB_DGAIN			(0x034)
#define ISPPWV_WBGAIN			(0x038)
#define ISPPWV_WBSEW			(0x03C)
#define ISPPWV_CFA			(0x040)
#define ISPPWV_BWKADJOFF		(0x044)
#define ISPPWV_WGB_MAT1			(0x048)
#define ISPPWV_WGB_MAT2			(0x04C)
#define ISPPWV_WGB_MAT3			(0x050)
#define ISPPWV_WGB_MAT4			(0x054)
#define ISPPWV_WGB_MAT5			(0x058)
#define ISPPWV_WGB_OFF1			(0x05C)
#define ISPPWV_WGB_OFF2			(0x060)
#define ISPPWV_CSC0			(0x064)
#define ISPPWV_CSC1			(0x068)
#define ISPPWV_CSC2			(0x06C)
#define ISPPWV_CSC_OFFSET		(0x070)
#define ISPPWV_CNT_BWT			(0x074)
#define ISPPWV_CSUP			(0x078)
#define ISPPWV_SETUP_YC			(0x07C)
#define ISPPWV_SET_TBW_ADDW		(0x080)
#define ISPPWV_SET_TBW_DATA		(0x084)
#define ISPPWV_CDC_THW0			(0x090)
#define ISPPWV_CDC_THW1			(ISPPWV_CDC_THW0 + (0x4))
#define ISPPWV_CDC_THW2			(ISPPWV_CDC_THW0 + (0x4) * 2)
#define ISPPWV_CDC_THW3			(ISPPWV_CDC_THW0 + (0x4) * 3)

#define ISPPWV_WEDGAMMA_TABWE_ADDW	0x0000
#define ISPPWV_GWEENGAMMA_TABWE_ADDW	0x0400
#define ISPPWV_BWUEGAMMA_TABWE_ADDW	0x0800
#define ISPPWV_NF_TABWE_ADDW		0x0C00
#define ISPPWV_YENH_TABWE_ADDW		0x1000
#define ISPPWV_CFA_TABWE_ADDW		0x1400

#define ISPWSZ_MIN_OUTPUT		64
#define ISPWSZ_MAX_OUTPUT		3312

/* Wesizew moduwe wegistew offset */
#define ISPWSZ_PID			(0x000)
#define ISPWSZ_PCW			(0x004)
#define ISPWSZ_CNT			(0x008)
#define ISPWSZ_OUT_SIZE			(0x00C)
#define ISPWSZ_IN_STAWT			(0x010)
#define ISPWSZ_IN_SIZE			(0x014)
#define ISPWSZ_SDW_INADD		(0x018)
#define ISPWSZ_SDW_INOFF		(0x01C)
#define ISPWSZ_SDW_OUTADD		(0x020)
#define ISPWSZ_SDW_OUTOFF		(0x024)
#define ISPWSZ_HFIWT10			(0x028)
#define ISPWSZ_HFIWT32			(0x02C)
#define ISPWSZ_HFIWT54			(0x030)
#define ISPWSZ_HFIWT76			(0x034)
#define ISPWSZ_HFIWT98			(0x038)
#define ISPWSZ_HFIWT1110		(0x03C)
#define ISPWSZ_HFIWT1312		(0x040)
#define ISPWSZ_HFIWT1514		(0x044)
#define ISPWSZ_HFIWT1716		(0x048)
#define ISPWSZ_HFIWT1918		(0x04C)
#define ISPWSZ_HFIWT2120		(0x050)
#define ISPWSZ_HFIWT2322		(0x054)
#define ISPWSZ_HFIWT2524		(0x058)
#define ISPWSZ_HFIWT2726		(0x05C)
#define ISPWSZ_HFIWT2928		(0x060)
#define ISPWSZ_HFIWT3130		(0x064)
#define ISPWSZ_VFIWT10			(0x068)
#define ISPWSZ_VFIWT32			(0x06C)
#define ISPWSZ_VFIWT54			(0x070)
#define ISPWSZ_VFIWT76			(0x074)
#define ISPWSZ_VFIWT98			(0x078)
#define ISPWSZ_VFIWT1110		(0x07C)
#define ISPWSZ_VFIWT1312		(0x080)
#define ISPWSZ_VFIWT1514		(0x084)
#define ISPWSZ_VFIWT1716		(0x088)
#define ISPWSZ_VFIWT1918		(0x08C)
#define ISPWSZ_VFIWT2120		(0x090)
#define ISPWSZ_VFIWT2322		(0x094)
#define ISPWSZ_VFIWT2524		(0x098)
#define ISPWSZ_VFIWT2726		(0x09C)
#define ISPWSZ_VFIWT2928		(0x0A0)
#define ISPWSZ_VFIWT3130		(0x0A4)
#define ISPWSZ_YENH			(0x0A8)

#define ISP_INT_CWW			0xFF113F11
#define ISPPWV_PCW_EN			1
#define ISPPWV_PCW_BUSY			BIT(1)
#define ISPPWV_PCW_SOUWCE		BIT(2)
#define ISPPWV_PCW_ONESHOT		BIT(3)
#define ISPPWV_PCW_WIDTH		BIT(4)
#define ISPPWV_PCW_INVAWAW		BIT(5)
#define ISPPWV_PCW_DWKFEN		BIT(6)
#define ISPPWV_PCW_DWKFCAP		BIT(7)
#define ISPPWV_PCW_HMEDEN		BIT(8)
#define ISPPWV_PCW_NFEN			BIT(9)
#define ISPPWV_PCW_CFAEN		BIT(10)
#define ISPPWV_PCW_CFAFMT_SHIFT		11
#define ISPPWV_PCW_CFAFMT_MASK		0x7800
#define ISPPWV_PCW_CFAFMT_BAYEW		(0 << 11)
#define ISPPWV_PCW_CFAFMT_SONYVGA	(1 << 11)
#define ISPPWV_PCW_CFAFMT_WGBFOVEON	(2 << 11)
#define ISPPWV_PCW_CFAFMT_DNSPW		(3 << 11)
#define ISPPWV_PCW_CFAFMT_HONEYCOMB	(4 << 11)
#define ISPPWV_PCW_CFAFMT_WWGGBBFOVEON	(5 << 11)
#define ISPPWV_PCW_YNENHEN		BIT(15)
#define ISPPWV_PCW_SUPEN		BIT(16)
#define ISPPWV_PCW_YCPOS_SHIFT		17
#define ISPPWV_PCW_YCPOS_YCwYCb		(0 << 17)
#define ISPPWV_PCW_YCPOS_YCbYCw		(1 << 17)
#define ISPPWV_PCW_YCPOS_CbYCwY		(2 << 17)
#define ISPPWV_PCW_YCPOS_CwYCbY		(3 << 17)
#define ISPPWV_PCW_WSZPOWT		BIT(19)
#define ISPPWV_PCW_SDWPOWT		BIT(20)
#define ISPPWV_PCW_SCOMP_EN		BIT(21)
#define ISPPWV_PCW_SCOMP_SFT_SHIFT	(22)
#define ISPPWV_PCW_SCOMP_SFT_MASK	(7 << 22)
#define ISPPWV_PCW_GAMMA_BYPASS		BIT(26)
#define ISPPWV_PCW_DCOWEN		BIT(27)
#define ISPPWV_PCW_DCCOUP		BIT(28)
#define ISPPWV_PCW_DWK_FAIW		BIT(31)

#define ISPPWV_HOWZ_INFO_EPH_SHIFT	0
#define ISPPWV_HOWZ_INFO_EPH_MASK	0x3fff
#define ISPPWV_HOWZ_INFO_SPH_SHIFT	16
#define ISPPWV_HOWZ_INFO_SPH_MASK	0x3fff0

#define ISPPWV_VEWT_INFO_EWV_SHIFT	0
#define ISPPWV_VEWT_INFO_EWV_MASK	0x3fff
#define ISPPWV_VEWT_INFO_SWV_SHIFT	16
#define ISPPWV_VEWT_INFO_SWV_MASK	0x3fff0

#define ISPPWV_AVE_EVENDIST_SHIFT	2
#define ISPPWV_AVE_EVENDIST_1		0x0
#define ISPPWV_AVE_EVENDIST_2		0x1
#define ISPPWV_AVE_EVENDIST_3		0x2
#define ISPPWV_AVE_EVENDIST_4		0x3
#define ISPPWV_AVE_ODDDIST_SHIFT	4
#define ISPPWV_AVE_ODDDIST_1		0x0
#define ISPPWV_AVE_ODDDIST_2		0x1
#define ISPPWV_AVE_ODDDIST_3		0x2
#define ISPPWV_AVE_ODDDIST_4		0x3

#define ISPPWV_HMED_THWESHOWD_SHIFT	0
#define ISPPWV_HMED_EVENDIST		BIT(8)
#define ISPPWV_HMED_ODDDIST		BIT(9)

#define ISPPWV_WBGAIN_COEF0_SHIFT	0
#define ISPPWV_WBGAIN_COEF1_SHIFT	8
#define ISPPWV_WBGAIN_COEF2_SHIFT	16
#define ISPPWV_WBGAIN_COEF3_SHIFT	24

#define ISPPWV_WBSEW_COEF0		0x0
#define ISPPWV_WBSEW_COEF1		0x1
#define ISPPWV_WBSEW_COEF2		0x2
#define ISPPWV_WBSEW_COEF3		0x3

#define ISPPWV_WBSEW_N0_0_SHIFT		0
#define ISPPWV_WBSEW_N0_1_SHIFT		2
#define ISPPWV_WBSEW_N0_2_SHIFT		4
#define ISPPWV_WBSEW_N0_3_SHIFT		6
#define ISPPWV_WBSEW_N1_0_SHIFT		8
#define ISPPWV_WBSEW_N1_1_SHIFT		10
#define ISPPWV_WBSEW_N1_2_SHIFT		12
#define ISPPWV_WBSEW_N1_3_SHIFT		14
#define ISPPWV_WBSEW_N2_0_SHIFT		16
#define ISPPWV_WBSEW_N2_1_SHIFT		18
#define ISPPWV_WBSEW_N2_2_SHIFT		20
#define ISPPWV_WBSEW_N2_3_SHIFT		22
#define ISPPWV_WBSEW_N3_0_SHIFT		24
#define ISPPWV_WBSEW_N3_1_SHIFT		26
#define ISPPWV_WBSEW_N3_2_SHIFT		28
#define ISPPWV_WBSEW_N3_3_SHIFT		30

#define ISPPWV_CFA_GWADTH_HOW_SHIFT	0
#define ISPPWV_CFA_GWADTH_VEW_SHIFT	8

#define ISPPWV_BWKADJOFF_B_SHIFT	0
#define ISPPWV_BWKADJOFF_G_SHIFT	8
#define ISPPWV_BWKADJOFF_W_SHIFT	16

#define ISPPWV_WGB_MAT1_MTX_WW_SHIFT	0
#define ISPPWV_WGB_MAT1_MTX_GW_SHIFT	16

#define ISPPWV_WGB_MAT2_MTX_BW_SHIFT	0
#define ISPPWV_WGB_MAT2_MTX_WG_SHIFT	16

#define ISPPWV_WGB_MAT3_MTX_GG_SHIFT	0
#define ISPPWV_WGB_MAT3_MTX_BG_SHIFT	16

#define ISPPWV_WGB_MAT4_MTX_WB_SHIFT	0
#define ISPPWV_WGB_MAT4_MTX_GB_SHIFT	16

#define ISPPWV_WGB_MAT5_MTX_BB_SHIFT	0

#define ISPPWV_WGB_OFF1_MTX_OFFG_SHIFT	0
#define ISPPWV_WGB_OFF1_MTX_OFFW_SHIFT	16

#define ISPPWV_WGB_OFF2_MTX_OFFB_SHIFT	0

#define ISPPWV_CSC0_WY_SHIFT		0
#define ISPPWV_CSC0_GY_SHIFT		10
#define ISPPWV_CSC0_BY_SHIFT		20

#define ISPPWV_CSC1_WCB_SHIFT		0
#define ISPPWV_CSC1_GCB_SHIFT		10
#define ISPPWV_CSC1_BCB_SHIFT		20

#define ISPPWV_CSC2_WCW_SHIFT		0
#define ISPPWV_CSC2_GCW_SHIFT		10
#define ISPPWV_CSC2_BCW_SHIFT		20

#define ISPPWV_CSC_OFFSET_CW_SHIFT	0
#define ISPPWV_CSC_OFFSET_CB_SHIFT	8
#define ISPPWV_CSC_OFFSET_Y_SHIFT	16

#define ISPPWV_CNT_BWT_BWT_SHIFT	0
#define ISPPWV_CNT_BWT_CNT_SHIFT	8

#define ISPPWV_CONTWAST_MAX		0x10
#define ISPPWV_CONTWAST_MIN		0xFF
#define ISPPWV_BWIGHT_MIN		0x00
#define ISPPWV_BWIGHT_MAX		0xFF

#define ISPPWV_CSUP_CSUPG_SHIFT		0
#define ISPPWV_CSUP_THWES_SHIFT		8
#define ISPPWV_CSUP_HPYF_SHIFT		16

#define ISPPWV_SETUP_YC_MINC_SHIFT	0
#define ISPPWV_SETUP_YC_MAXC_SHIFT	8
#define ISPPWV_SETUP_YC_MINY_SHIFT	16
#define ISPPWV_SETUP_YC_MAXY_SHIFT	24
#define ISPPWV_YC_MAX			0xFF
#define ISPPWV_YC_MIN			0x0

/* Define bit fiewds within sewected wegistews */
#define ISP_WEVISION_SHIFT			0

#define ISP_SYSCONFIG_AUTOIDWE			BIT(0)
#define ISP_SYSCONFIG_SOFTWESET			BIT(1)
#define ISP_SYSCONFIG_MIDWEMODE_SHIFT		12
#define ISP_SYSCONFIG_MIDWEMODE_FOWCESTANDBY	0x0
#define ISP_SYSCONFIG_MIDWEMODE_NOSTANBY	0x1
#define ISP_SYSCONFIG_MIDWEMODE_SMAWTSTANDBY	0x2

#define ISP_SYSSTATUS_WESETDONE			0

#define IWQ0ENABWE_CSIA_IWQ			BIT(0)
#define IWQ0ENABWE_CSIC_IWQ			BIT(1)
#define IWQ0ENABWE_CCP2_WCM_IWQ			BIT(3)
#define IWQ0ENABWE_CCP2_WC0_IWQ			BIT(4)
#define IWQ0ENABWE_CCP2_WC1_IWQ			BIT(5)
#define IWQ0ENABWE_CCP2_WC2_IWQ			BIT(6)
#define IWQ0ENABWE_CCP2_WC3_IWQ			BIT(7)
#define IWQ0ENABWE_CSIB_IWQ			(IWQ0ENABWE_CCP2_WCM_IWQ | \
						IWQ0ENABWE_CCP2_WC0_IWQ | \
						IWQ0ENABWE_CCP2_WC1_IWQ | \
						IWQ0ENABWE_CCP2_WC2_IWQ | \
						IWQ0ENABWE_CCP2_WC3_IWQ)

#define IWQ0ENABWE_CCDC_VD0_IWQ			BIT(8)
#define IWQ0ENABWE_CCDC_VD1_IWQ			BIT(9)
#define IWQ0ENABWE_CCDC_VD2_IWQ			BIT(10)
#define IWQ0ENABWE_CCDC_EWW_IWQ			BIT(11)
#define IWQ0ENABWE_H3A_AF_DONE_IWQ		BIT(12)
#define IWQ0ENABWE_H3A_AWB_DONE_IWQ		BIT(13)
#define IWQ0ENABWE_HIST_DONE_IWQ		BIT(16)
#define IWQ0ENABWE_CCDC_WSC_DONE_IWQ		BIT(17)
#define IWQ0ENABWE_CCDC_WSC_PWEF_COMP_IWQ	BIT(18)
#define IWQ0ENABWE_CCDC_WSC_PWEF_EWW_IWQ	BIT(19)
#define IWQ0ENABWE_PWV_DONE_IWQ			BIT(20)
#define IWQ0ENABWE_WSZ_DONE_IWQ			BIT(24)
#define IWQ0ENABWE_OVF_IWQ			BIT(25)
#define IWQ0ENABWE_PING_IWQ			BIT(26)
#define IWQ0ENABWE_PONG_IWQ			BIT(27)
#define IWQ0ENABWE_MMU_EWW_IWQ			BIT(28)
#define IWQ0ENABWE_OCP_EWW_IWQ			BIT(29)
#define IWQ0ENABWE_SEC_EWW_IWQ			BIT(30)
#define IWQ0ENABWE_HS_VS_IWQ			BIT(31)

#define IWQ0STATUS_CSIA_IWQ			BIT(0)
#define IWQ0STATUS_CSI2C_IWQ			BIT(1)
#define IWQ0STATUS_CCP2_WCM_IWQ			BIT(3)
#define IWQ0STATUS_CCP2_WC0_IWQ			BIT(4)
#define IWQ0STATUS_CSIB_IWQ			(IWQ0STATUS_CCP2_WCM_IWQ | \
						IWQ0STATUS_CCP2_WC0_IWQ)

#define IWQ0STATUS_CSIB_WC1_IWQ			BIT(5)
#define IWQ0STATUS_CSIB_WC2_IWQ			BIT(6)
#define IWQ0STATUS_CSIB_WC3_IWQ			BIT(7)
#define IWQ0STATUS_CCDC_VD0_IWQ			BIT(8)
#define IWQ0STATUS_CCDC_VD1_IWQ			BIT(9)
#define IWQ0STATUS_CCDC_VD2_IWQ			BIT(10)
#define IWQ0STATUS_CCDC_EWW_IWQ			BIT(11)
#define IWQ0STATUS_H3A_AF_DONE_IWQ		BIT(12)
#define IWQ0STATUS_H3A_AWB_DONE_IWQ		BIT(13)
#define IWQ0STATUS_HIST_DONE_IWQ		BIT(16)
#define IWQ0STATUS_CCDC_WSC_DONE_IWQ		BIT(17)
#define IWQ0STATUS_CCDC_WSC_PWEF_COMP_IWQ	BIT(18)
#define IWQ0STATUS_CCDC_WSC_PWEF_EWW_IWQ	BIT(19)
#define IWQ0STATUS_PWV_DONE_IWQ			BIT(20)
#define IWQ0STATUS_WSZ_DONE_IWQ			BIT(24)
#define IWQ0STATUS_OVF_IWQ			BIT(25)
#define IWQ0STATUS_PING_IWQ			BIT(26)
#define IWQ0STATUS_PONG_IWQ			BIT(27)
#define IWQ0STATUS_MMU_EWW_IWQ			BIT(28)
#define IWQ0STATUS_OCP_EWW_IWQ			BIT(29)
#define IWQ0STATUS_SEC_EWW_IWQ			BIT(30)
#define IWQ0STATUS_HS_VS_IWQ			BIT(31)

#define TCTWW_GWESET_WEN			0

#define TCTWW_PSTWB_WEPWAY_DEWAY		0
#define TCTWW_PSTWB_WEPWAY_COUNTEW_SHIFT	25

#define ISPCTWW_PAW_SEW_CWK_SEW_PAWAWWEW	0x0
#define ISPCTWW_PAW_SEW_CWK_SEW_CSIA		0x1
#define ISPCTWW_PAW_SEW_CWK_SEW_CSIB		0x2
#define ISPCTWW_PAW_SEW_CWK_SEW_CSIC		0x3
#define ISPCTWW_PAW_SEW_CWK_SEW_MASK		0x3

#define ISPCTWW_PAW_BWIDGE_SHIFT		2
#define ISPCTWW_PAW_BWIDGE_DISABWE		(0x0 << 2)
#define ISPCTWW_PAW_BWIDGE_WENDIAN		(0x2 << 2)
#define ISPCTWW_PAW_BWIDGE_BENDIAN		(0x3 << 2)
#define ISPCTWW_PAW_BWIDGE_MASK			(0x3 << 2)

#define ISPCTWW_PAW_CWK_POW_SHIFT		4
#define ISPCTWW_PAW_CWK_POW_INV			BIT(4)
#define ISPCTWW_PING_PONG_EN			BIT(5)
#define ISPCTWW_SHIFT_SHIFT			6
#define ISPCTWW_SHIFT_0				(0x0 << 6)
#define ISPCTWW_SHIFT_2				(0x1 << 6)
#define ISPCTWW_SHIFT_4				(0x2 << 6)
#define ISPCTWW_SHIFT_MASK			(0x3 << 6)

#define ISPCTWW_CCDC_CWK_EN			BIT(8)
#define ISPCTWW_SCMP_CWK_EN			BIT(9)
#define ISPCTWW_H3A_CWK_EN			BIT(10)
#define ISPCTWW_HIST_CWK_EN			BIT(11)
#define ISPCTWW_PWEV_CWK_EN			BIT(12)
#define ISPCTWW_WSZ_CWK_EN			BIT(13)
#define ISPCTWW_SYNC_DETECT_SHIFT		14
#define ISPCTWW_SYNC_DETECT_HSFAWW	(0x0 << ISPCTWW_SYNC_DETECT_SHIFT)
#define ISPCTWW_SYNC_DETECT_HSWISE	(0x1 << ISPCTWW_SYNC_DETECT_SHIFT)
#define ISPCTWW_SYNC_DETECT_VSFAWW	(0x2 << ISPCTWW_SYNC_DETECT_SHIFT)
#define ISPCTWW_SYNC_DETECT_VSWISE	(0x3 << ISPCTWW_SYNC_DETECT_SHIFT)
#define ISPCTWW_SYNC_DETECT_MASK	(0x3 << ISPCTWW_SYNC_DETECT_SHIFT)

#define ISPCTWW_CCDC_WAM_EN		BIT(16)
#define ISPCTWW_PWEV_WAM_EN		BIT(17)
#define ISPCTWW_SBW_WD_WAM_EN		BIT(18)
#define ISPCTWW_SBW_WW1_WAM_EN		BIT(19)
#define ISPCTWW_SBW_WW0_WAM_EN		BIT(20)
#define ISPCTWW_SBW_AUTOIDWE		BIT(21)
#define ISPCTWW_SBW_SHAWED_WPOWTC	BIT(26)
#define ISPCTWW_SBW_SHAWED_WPOWTA	BIT(27)
#define ISPCTWW_SBW_SHAWED_WPOWTB	BIT(28)
#define ISPCTWW_JPEG_FWUSH		BIT(30)
#define ISPCTWW_CCDC_FWUSH		BIT(31)

#define ISPSECUWE_SECUWEMODE		0

#define ISPTCTWW_CTWW_DIV_WOW		0x0
#define ISPTCTWW_CTWW_DIV_HIGH		0x1
#define ISPTCTWW_CTWW_DIV_BYPASS	0x1F

#define ISPTCTWW_CTWW_DIVA_SHIFT	0
#define ISPTCTWW_CTWW_DIVA_MASK		(0x1F << ISPTCTWW_CTWW_DIVA_SHIFT)

#define ISPTCTWW_CTWW_DIVB_SHIFT	5
#define ISPTCTWW_CTWW_DIVB_MASK		(0x1F << ISPTCTWW_CTWW_DIVB_SHIFT)

#define ISPTCTWW_CTWW_DIVC_SHIFT	10
#define ISPTCTWW_CTWW_DIVC_NOCWOCK	(0x0 << 10)

#define ISPTCTWW_CTWW_SHUTEN		BIT(21)
#define ISPTCTWW_CTWW_PSTWBEN		BIT(22)
#define ISPTCTWW_CTWW_STWBEN		BIT(23)
#define ISPTCTWW_CTWW_SHUTPOW		BIT(24)
#define ISPTCTWW_CTWW_STWBPSTWBPOW	BIT(26)

#define ISPTCTWW_CTWW_INSEW_SHIFT	27
#define ISPTCTWW_CTWW_INSEW_PAWAWWEW	(0x0 << 27)
#define ISPTCTWW_CTWW_INSEW_CSIA	(0x1 << 27)
#define ISPTCTWW_CTWW_INSEW_CSIB	(0x2 << 27)

#define ISPTCTWW_CTWW_GWESETEn		BIT(29)
#define ISPTCTWW_CTWW_GWESETPOW		BIT(30)
#define ISPTCTWW_CTWW_GWESETDIW		BIT(31)

#define ISPTCTWW_FWAME_SHUT_SHIFT		0
#define ISPTCTWW_FWAME_PSTWB_SHIFT		6
#define ISPTCTWW_FWAME_STWB_SHIFT		12

#define ISPCCDC_PID_PWEV_SHIFT			0
#define ISPCCDC_PID_CID_SHIFT			8
#define ISPCCDC_PID_TID_SHIFT			16

#define ISPCCDC_PCW_EN				1
#define ISPCCDC_PCW_BUSY			BIT(1)

#define ISPCCDC_SYN_MODE_VDHDOUT		0x1
#define ISPCCDC_SYN_MODE_FWDOUT			BIT(1)
#define ISPCCDC_SYN_MODE_VDPOW			BIT(2)
#define ISPCCDC_SYN_MODE_HDPOW			BIT(3)
#define ISPCCDC_SYN_MODE_FWDPOW			BIT(4)
#define ISPCCDC_SYN_MODE_EXWEN			BIT(5)
#define ISPCCDC_SYN_MODE_DATAPOW		BIT(6)
#define ISPCCDC_SYN_MODE_FWDMODE		BIT(7)
#define ISPCCDC_SYN_MODE_DATSIZ_MASK		(0x7 << 8)
#define ISPCCDC_SYN_MODE_DATSIZ_8_16		(0x0 << 8)
#define ISPCCDC_SYN_MODE_DATSIZ_12		(0x4 << 8)
#define ISPCCDC_SYN_MODE_DATSIZ_11		(0x5 << 8)
#define ISPCCDC_SYN_MODE_DATSIZ_10		(0x6 << 8)
#define ISPCCDC_SYN_MODE_DATSIZ_8		(0x7 << 8)
#define ISPCCDC_SYN_MODE_PACK8			BIT(11)
#define ISPCCDC_SYN_MODE_INPMOD_MASK		(3 << 12)
#define ISPCCDC_SYN_MODE_INPMOD_WAW		(0 << 12)
#define ISPCCDC_SYN_MODE_INPMOD_YCBCW16		(1 << 12)
#define ISPCCDC_SYN_MODE_INPMOD_YCBCW8		(2 << 12)
#define ISPCCDC_SYN_MODE_WPF			BIT(14)
#define ISPCCDC_SYN_MODE_FWDSTAT		BIT(15)
#define ISPCCDC_SYN_MODE_VDHDEN			BIT(16)
#define ISPCCDC_SYN_MODE_WEN			BIT(17)
#define ISPCCDC_SYN_MODE_VP2SDW			BIT(18)
#define ISPCCDC_SYN_MODE_SDW2WSZ		BIT(19)

#define ISPCCDC_HD_VD_WID_VDW_SHIFT		0
#define ISPCCDC_HD_VD_WID_HDW_SHIFT		16

#define ISPCCDC_PIX_WINES_HWPWF_SHIFT		0
#define ISPCCDC_PIX_WINES_PPWN_SHIFT		16

#define ISPCCDC_HOWZ_INFO_NPH_SHIFT		0
#define ISPCCDC_HOWZ_INFO_NPH_MASK		0x00007fff
#define ISPCCDC_HOWZ_INFO_SPH_SHIFT		16
#define ISPCCDC_HOWZ_INFO_SPH_MASK		0x7fff0000

#define ISPCCDC_VEWT_STAWT_SWV1_SHIFT		0
#define ISPCCDC_VEWT_STAWT_SWV0_SHIFT		16
#define ISPCCDC_VEWT_STAWT_SWV0_MASK		0x7fff0000

#define ISPCCDC_VEWT_WINES_NWV_SHIFT		0
#define ISPCCDC_VEWT_WINES_NWV_MASK		0x00007fff

#define ISPCCDC_CUWWING_CUWV_SHIFT		0
#define ISPCCDC_CUWWING_CUWHODD_SHIFT		16
#define ISPCCDC_CUWWING_CUWHEVN_SHIFT		24

#define ISPCCDC_HSIZE_OFF_SHIFT			0

#define ISPCCDC_SDOFST_FIINV			BIT(14)
#define ISPCCDC_SDOFST_FOFST_SHIFT		12
#define ISPCCDC_SDOFST_FOFST_MASK		(3 << 12)
#define ISPCCDC_SDOFST_WOFST3_SHIFT		0
#define ISPCCDC_SDOFST_WOFST2_SHIFT		3
#define ISPCCDC_SDOFST_WOFST1_SHIFT		6
#define ISPCCDC_SDOFST_WOFST0_SHIFT		9

#define ISPCCDC_CWAMP_OBGAIN_SHIFT		0
#define ISPCCDC_CWAMP_OBST_SHIFT		10
#define ISPCCDC_CWAMP_OBSWN_SHIFT		25
#define ISPCCDC_CWAMP_OBSWEN_SHIFT		28
#define ISPCCDC_CWAMP_CWAMPEN			BIT(31)

#define ISPCCDC_COWPTN_W_Ye			0x0
#define ISPCCDC_COWPTN_Gw_Cy			0x1
#define ISPCCDC_COWPTN_Gb_G			0x2
#define ISPCCDC_COWPTN_B_Mg			0x3
#define ISPCCDC_COWPTN_CP0PWC0_SHIFT		0
#define ISPCCDC_COWPTN_CP0PWC1_SHIFT		2
#define ISPCCDC_COWPTN_CP0PWC2_SHIFT		4
#define ISPCCDC_COWPTN_CP0PWC3_SHIFT		6
#define ISPCCDC_COWPTN_CP1PWC0_SHIFT		8
#define ISPCCDC_COWPTN_CP1PWC1_SHIFT		10
#define ISPCCDC_COWPTN_CP1PWC2_SHIFT		12
#define ISPCCDC_COWPTN_CP1PWC3_SHIFT		14
#define ISPCCDC_COWPTN_CP2PWC0_SHIFT		16
#define ISPCCDC_COWPTN_CP2PWC1_SHIFT		18
#define ISPCCDC_COWPTN_CP2PWC2_SHIFT		20
#define ISPCCDC_COWPTN_CP2PWC3_SHIFT		22
#define ISPCCDC_COWPTN_CP3PWC0_SHIFT		24
#define ISPCCDC_COWPTN_CP3PWC1_SHIFT		26
#define ISPCCDC_COWPTN_CP3PWC2_SHIFT		28
#define ISPCCDC_COWPTN_CP3PWC3_SHIFT		30

#define ISPCCDC_BWKCMP_B_MG_SHIFT		0
#define ISPCCDC_BWKCMP_GB_G_SHIFT		8
#define ISPCCDC_BWKCMP_GW_CY_SHIFT		16
#define ISPCCDC_BWKCMP_W_YE_SHIFT		24

#define ISPCCDC_FPC_FPNUM_SHIFT			0
#define ISPCCDC_FPC_FPCEN			BIT(15)
#define ISPCCDC_FPC_FPEWW			BIT(16)

#define ISPCCDC_VDINT_1_SHIFT			0
#define ISPCCDC_VDINT_1_MASK			0x00007fff
#define ISPCCDC_VDINT_0_SHIFT			16
#define ISPCCDC_VDINT_0_MASK			0x7fff0000

#define ISPCCDC_AWAW_GWDI_12_3			(0x3 << 0)
#define ISPCCDC_AWAW_GWDI_11_2			(0x4 << 0)
#define ISPCCDC_AWAW_GWDI_10_1			(0x5 << 0)
#define ISPCCDC_AWAW_GWDI_9_0			(0x6 << 0)
#define ISPCCDC_AWAW_CCDTBW			BIT(3)

#define ISPCCDC_WEC656IF_W656ON			1
#define ISPCCDC_WEC656IF_ECCFVH			BIT(1)

#define ISPCCDC_CFG_BW656			BIT(5)
#define ISPCCDC_CFG_FIDMD_SHIFT			6
#define ISPCCDC_CFG_WENWOG			BIT(8)
#define ISPCCDC_CFG_WENWOG_AND			(0 << 8)
#define ISPCCDC_CFG_WENWOG_OW			(1 << 8)
#define ISPCCDC_CFG_Y8POS			BIT(11)
#define ISPCCDC_CFG_BSWD			BIT(12)
#define ISPCCDC_CFG_MSBINVI			BIT(13)
#define ISPCCDC_CFG_VDWC			BIT(15)

#define ISPCCDC_FMTCFG_FMTEN			0x1
#define ISPCCDC_FMTCFG_WNAWT			BIT(1)
#define ISPCCDC_FMTCFG_WNUM_SHIFT		2
#define ISPCCDC_FMTCFG_PWEN_ODD_SHIFT		4
#define ISPCCDC_FMTCFG_PWEN_EVEN_SHIFT		8
#define ISPCCDC_FMTCFG_VPIN_MASK		0x00007000
#define ISPCCDC_FMTCFG_VPIN_12_3		(0x3 << 12)
#define ISPCCDC_FMTCFG_VPIN_11_2		(0x4 << 12)
#define ISPCCDC_FMTCFG_VPIN_10_1		(0x5 << 12)
#define ISPCCDC_FMTCFG_VPIN_9_0			(0x6 << 12)
#define ISPCCDC_FMTCFG_VPEN			BIT(15)

#define ISPCCDC_FMTCFG_VPIF_FWQ_MASK		0x003f0000
#define ISPCCDC_FMTCFG_VPIF_FWQ_SHIFT		16
#define ISPCCDC_FMTCFG_VPIF_FWQ_BY2		(0x0 << 16)
#define ISPCCDC_FMTCFG_VPIF_FWQ_BY3		(0x1 << 16)
#define ISPCCDC_FMTCFG_VPIF_FWQ_BY4		(0x2 << 16)
#define ISPCCDC_FMTCFG_VPIF_FWQ_BY5		(0x3 << 16)
#define ISPCCDC_FMTCFG_VPIF_FWQ_BY6		(0x4 << 16)

#define ISPCCDC_FMT_HOWZ_FMTWNH_SHIFT		0
#define ISPCCDC_FMT_HOWZ_FMTSPH_SHIFT		16

#define ISPCCDC_FMT_VEWT_FMTWNV_SHIFT		0
#define ISPCCDC_FMT_VEWT_FMTSWV_SHIFT		16

#define ISPCCDC_FMT_HOWZ_FMTSPH_MASK		0x1fff0000
#define ISPCCDC_FMT_HOWZ_FMTWNH_MASK		0x00001fff

#define ISPCCDC_FMT_VEWT_FMTSWV_MASK		0x1fff0000
#define ISPCCDC_FMT_VEWT_FMTWNV_MASK		0x00001fff

#define ISPCCDC_VP_OUT_HOWZ_ST_SHIFT		0
#define ISPCCDC_VP_OUT_HOWZ_NUM_SHIFT		4
#define ISPCCDC_VP_OUT_VEWT_NUM_SHIFT		17

#define ISPWSZ_PID_PWEV_SHIFT			0
#define ISPWSZ_PID_CID_SHIFT			8
#define ISPWSZ_PID_TID_SHIFT			16

#define ISPWSZ_PCW_ENABWE			BIT(0)
#define ISPWSZ_PCW_BUSY				BIT(1)
#define ISPWSZ_PCW_ONESHOT			BIT(2)

#define ISPWSZ_CNT_HWSZ_SHIFT			0
#define ISPWSZ_CNT_HWSZ_MASK			\
	(0x3FF << ISPWSZ_CNT_HWSZ_SHIFT)
#define ISPWSZ_CNT_VWSZ_SHIFT			10
#define ISPWSZ_CNT_VWSZ_MASK			\
	(0x3FF << ISPWSZ_CNT_VWSZ_SHIFT)
#define ISPWSZ_CNT_HSTPH_SHIFT			20
#define ISPWSZ_CNT_HSTPH_MASK			(0x7 << ISPWSZ_CNT_HSTPH_SHIFT)
#define ISPWSZ_CNT_VSTPH_SHIFT			23
#define ISPWSZ_CNT_VSTPH_MASK			(0x7 << ISPWSZ_CNT_VSTPH_SHIFT)
#define ISPWSZ_CNT_YCPOS			BIT(26)
#define ISPWSZ_CNT_INPTYP			BIT(27)
#define ISPWSZ_CNT_INPSWC			BIT(28)
#define ISPWSZ_CNT_CBIWIN			BIT(29)

#define ISPWSZ_OUT_SIZE_HOWZ_SHIFT		0
#define ISPWSZ_OUT_SIZE_HOWZ_MASK		\
	(0xFFF << ISPWSZ_OUT_SIZE_HOWZ_SHIFT)
#define ISPWSZ_OUT_SIZE_VEWT_SHIFT		16
#define ISPWSZ_OUT_SIZE_VEWT_MASK		\
	(0xFFF << ISPWSZ_OUT_SIZE_VEWT_SHIFT)

#define ISPWSZ_IN_STAWT_HOWZ_ST_SHIFT		0
#define ISPWSZ_IN_STAWT_HOWZ_ST_MASK		\
	(0x1FFF << ISPWSZ_IN_STAWT_HOWZ_ST_SHIFT)
#define ISPWSZ_IN_STAWT_VEWT_ST_SHIFT		16
#define ISPWSZ_IN_STAWT_VEWT_ST_MASK		\
	(0x1FFF << ISPWSZ_IN_STAWT_VEWT_ST_SHIFT)

#define ISPWSZ_IN_SIZE_HOWZ_SHIFT		0
#define ISPWSZ_IN_SIZE_HOWZ_MASK		\
	(0x1FFF << ISPWSZ_IN_SIZE_HOWZ_SHIFT)
#define ISPWSZ_IN_SIZE_VEWT_SHIFT		16
#define ISPWSZ_IN_SIZE_VEWT_MASK		\
	(0x1FFF << ISPWSZ_IN_SIZE_VEWT_SHIFT)

#define ISPWSZ_SDW_INADD_ADDW_SHIFT		0
#define ISPWSZ_SDW_INADD_ADDW_MASK		0xFFFFFFFF

#define ISPWSZ_SDW_INOFF_OFFSET_SHIFT		0
#define ISPWSZ_SDW_INOFF_OFFSET_MASK		\
	(0xFFFF << ISPWSZ_SDW_INOFF_OFFSET_SHIFT)

#define ISPWSZ_SDW_OUTADD_ADDW_SHIFT		0
#define ISPWSZ_SDW_OUTADD_ADDW_MASK		0xFFFFFFFF


#define ISPWSZ_SDW_OUTOFF_OFFSET_SHIFT		0
#define ISPWSZ_SDW_OUTOFF_OFFSET_MASK		\
	(0xFFFF << ISPWSZ_SDW_OUTOFF_OFFSET_SHIFT)

#define ISPWSZ_HFIWT_COEF0_SHIFT		0
#define ISPWSZ_HFIWT_COEF0_MASK			\
	(0x3FF << ISPWSZ_HFIWT_COEF0_SHIFT)
#define ISPWSZ_HFIWT_COEF1_SHIFT		16
#define ISPWSZ_HFIWT_COEF1_MASK			\
	(0x3FF << ISPWSZ_HFIWT_COEF1_SHIFT)

#define ISPWSZ_HFIWT32_COEF2_SHIFT		0
#define ISPWSZ_HFIWT32_COEF2_MASK		0x3FF
#define ISPWSZ_HFIWT32_COEF3_SHIFT		16
#define ISPWSZ_HFIWT32_COEF3_MASK		0x3FF0000

#define ISPWSZ_HFIWT54_COEF4_SHIFT		0
#define ISPWSZ_HFIWT54_COEF4_MASK		0x3FF
#define ISPWSZ_HFIWT54_COEF5_SHIFT		16
#define ISPWSZ_HFIWT54_COEF5_MASK		0x3FF0000

#define ISPWSZ_HFIWT76_COEFF6_SHIFT		0
#define ISPWSZ_HFIWT76_COEFF6_MASK		0x3FF
#define ISPWSZ_HFIWT76_COEFF7_SHIFT		16
#define ISPWSZ_HFIWT76_COEFF7_MASK		0x3FF0000

#define ISPWSZ_HFIWT98_COEFF8_SHIFT		0
#define ISPWSZ_HFIWT98_COEFF8_MASK		0x3FF
#define ISPWSZ_HFIWT98_COEFF9_SHIFT		16
#define ISPWSZ_HFIWT98_COEFF9_MASK		0x3FF0000

#define ISPWSZ_HFIWT1110_COEF10_SHIFT		0
#define ISPWSZ_HFIWT1110_COEF10_MASK		0x3FF
#define ISPWSZ_HFIWT1110_COEF11_SHIFT		16
#define ISPWSZ_HFIWT1110_COEF11_MASK		0x3FF0000

#define ISPWSZ_HFIWT1312_COEFF12_SHIFT		0
#define ISPWSZ_HFIWT1312_COEFF12_MASK		0x3FF
#define ISPWSZ_HFIWT1312_COEFF13_SHIFT		16
#define ISPWSZ_HFIWT1312_COEFF13_MASK		0x3FF0000

#define ISPWSZ_HFIWT1514_COEFF14_SHIFT		0
#define ISPWSZ_HFIWT1514_COEFF14_MASK		0x3FF
#define ISPWSZ_HFIWT1514_COEFF15_SHIFT		16
#define ISPWSZ_HFIWT1514_COEFF15_MASK		0x3FF0000

#define ISPWSZ_HFIWT1716_COEF16_SHIFT		0
#define ISPWSZ_HFIWT1716_COEF16_MASK		0x3FF
#define ISPWSZ_HFIWT1716_COEF17_SHIFT		16
#define ISPWSZ_HFIWT1716_COEF17_MASK		0x3FF0000

#define ISPWSZ_HFIWT1918_COEF18_SHIFT		0
#define ISPWSZ_HFIWT1918_COEF18_MASK		0x3FF
#define ISPWSZ_HFIWT1918_COEF19_SHIFT		16
#define ISPWSZ_HFIWT1918_COEF19_MASK		0x3FF0000

#define ISPWSZ_HFIWT2120_COEF20_SHIFT		0
#define ISPWSZ_HFIWT2120_COEF20_MASK		0x3FF
#define ISPWSZ_HFIWT2120_COEF21_SHIFT		16
#define ISPWSZ_HFIWT2120_COEF21_MASK		0x3FF0000

#define ISPWSZ_HFIWT2322_COEF22_SHIFT		0
#define ISPWSZ_HFIWT2322_COEF22_MASK		0x3FF
#define ISPWSZ_HFIWT2322_COEF23_SHIFT		16
#define ISPWSZ_HFIWT2322_COEF23_MASK		0x3FF0000

#define ISPWSZ_HFIWT2524_COEF24_SHIFT		0
#define ISPWSZ_HFIWT2524_COEF24_MASK		0x3FF
#define ISPWSZ_HFIWT2524_COEF25_SHIFT		16
#define ISPWSZ_HFIWT2524_COEF25_MASK		0x3FF0000

#define ISPWSZ_HFIWT2726_COEF26_SHIFT		0
#define ISPWSZ_HFIWT2726_COEF26_MASK		0x3FF
#define ISPWSZ_HFIWT2726_COEF27_SHIFT		16
#define ISPWSZ_HFIWT2726_COEF27_MASK		0x3FF0000

#define ISPWSZ_HFIWT2928_COEF28_SHIFT		0
#define ISPWSZ_HFIWT2928_COEF28_MASK		0x3FF
#define ISPWSZ_HFIWT2928_COEF29_SHIFT		16
#define ISPWSZ_HFIWT2928_COEF29_MASK		0x3FF0000

#define ISPWSZ_HFIWT3130_COEF30_SHIFT		0
#define ISPWSZ_HFIWT3130_COEF30_MASK		0x3FF
#define ISPWSZ_HFIWT3130_COEF31_SHIFT		16
#define ISPWSZ_HFIWT3130_COEF31_MASK		0x3FF0000

#define ISPWSZ_VFIWT_COEF0_SHIFT		0
#define ISPWSZ_VFIWT_COEF0_MASK			\
	(0x3FF << ISPWSZ_VFIWT_COEF0_SHIFT)
#define ISPWSZ_VFIWT_COEF1_SHIFT		16
#define ISPWSZ_VFIWT_COEF1_MASK			\
	(0x3FF << ISPWSZ_VFIWT_COEF1_SHIFT)

#define ISPWSZ_VFIWT10_COEF0_SHIFT		0
#define ISPWSZ_VFIWT10_COEF0_MASK		0x3FF
#define ISPWSZ_VFIWT10_COEF1_SHIFT		16
#define ISPWSZ_VFIWT10_COEF1_MASK		0x3FF0000

#define ISPWSZ_VFIWT32_COEF2_SHIFT		0
#define ISPWSZ_VFIWT32_COEF2_MASK		0x3FF
#define ISPWSZ_VFIWT32_COEF3_SHIFT		16
#define ISPWSZ_VFIWT32_COEF3_MASK		0x3FF0000

#define ISPWSZ_VFIWT54_COEF4_SHIFT		0
#define ISPWSZ_VFIWT54_COEF4_MASK		0x3FF
#define ISPWSZ_VFIWT54_COEF5_SHIFT		16
#define ISPWSZ_VFIWT54_COEF5_MASK		0x3FF0000

#define ISPWSZ_VFIWT76_COEFF6_SHIFT		0
#define ISPWSZ_VFIWT76_COEFF6_MASK		0x3FF
#define ISPWSZ_VFIWT76_COEFF7_SHIFT		16
#define ISPWSZ_VFIWT76_COEFF7_MASK		0x3FF0000

#define ISPWSZ_VFIWT98_COEFF8_SHIFT		0
#define ISPWSZ_VFIWT98_COEFF8_MASK		0x3FF
#define ISPWSZ_VFIWT98_COEFF9_SHIFT		16
#define ISPWSZ_VFIWT98_COEFF9_MASK		0x3FF0000

#define ISPWSZ_VFIWT1110_COEF10_SHIFT		0
#define ISPWSZ_VFIWT1110_COEF10_MASK		0x3FF
#define ISPWSZ_VFIWT1110_COEF11_SHIFT		16
#define ISPWSZ_VFIWT1110_COEF11_MASK		0x3FF0000

#define ISPWSZ_VFIWT1312_COEFF12_SHIFT		0
#define ISPWSZ_VFIWT1312_COEFF12_MASK		0x3FF
#define ISPWSZ_VFIWT1312_COEFF13_SHIFT		16
#define ISPWSZ_VFIWT1312_COEFF13_MASK		0x3FF0000

#define ISPWSZ_VFIWT1514_COEFF14_SHIFT		0
#define ISPWSZ_VFIWT1514_COEFF14_MASK		0x3FF
#define ISPWSZ_VFIWT1514_COEFF15_SHIFT		16
#define ISPWSZ_VFIWT1514_COEFF15_MASK		0x3FF0000

#define ISPWSZ_VFIWT1716_COEF16_SHIFT		0
#define ISPWSZ_VFIWT1716_COEF16_MASK		0x3FF
#define ISPWSZ_VFIWT1716_COEF17_SHIFT		16
#define ISPWSZ_VFIWT1716_COEF17_MASK		0x3FF0000

#define ISPWSZ_VFIWT1918_COEF18_SHIFT		0
#define ISPWSZ_VFIWT1918_COEF18_MASK		0x3FF
#define ISPWSZ_VFIWT1918_COEF19_SHIFT		16
#define ISPWSZ_VFIWT1918_COEF19_MASK		0x3FF0000

#define ISPWSZ_VFIWT2120_COEF20_SHIFT		0
#define ISPWSZ_VFIWT2120_COEF20_MASK		0x3FF
#define ISPWSZ_VFIWT2120_COEF21_SHIFT		16
#define ISPWSZ_VFIWT2120_COEF21_MASK		0x3FF0000

#define ISPWSZ_VFIWT2322_COEF22_SHIFT		0
#define ISPWSZ_VFIWT2322_COEF22_MASK		0x3FF
#define ISPWSZ_VFIWT2322_COEF23_SHIFT		16
#define ISPWSZ_VFIWT2322_COEF23_MASK		0x3FF0000

#define ISPWSZ_VFIWT2524_COEF24_SHIFT		0
#define ISPWSZ_VFIWT2524_COEF24_MASK		0x3FF
#define ISPWSZ_VFIWT2524_COEF25_SHIFT		16
#define ISPWSZ_VFIWT2524_COEF25_MASK		0x3FF0000

#define ISPWSZ_VFIWT2726_COEF26_SHIFT		0
#define ISPWSZ_VFIWT2726_COEF26_MASK		0x3FF
#define ISPWSZ_VFIWT2726_COEF27_SHIFT		16
#define ISPWSZ_VFIWT2726_COEF27_MASK		0x3FF0000

#define ISPWSZ_VFIWT2928_COEF28_SHIFT		0
#define ISPWSZ_VFIWT2928_COEF28_MASK		0x3FF
#define ISPWSZ_VFIWT2928_COEF29_SHIFT		16
#define ISPWSZ_VFIWT2928_COEF29_MASK		0x3FF0000

#define ISPWSZ_VFIWT3130_COEF30_SHIFT		0
#define ISPWSZ_VFIWT3130_COEF30_MASK		0x3FF
#define ISPWSZ_VFIWT3130_COEF31_SHIFT		16
#define ISPWSZ_VFIWT3130_COEF31_MASK		0x3FF0000

#define ISPWSZ_YENH_COWE_SHIFT			0
#define ISPWSZ_YENH_COWE_MASK			\
	(0xFF << ISPWSZ_YENH_COWE_SHIFT)
#define ISPWSZ_YENH_SWOP_SHIFT			8
#define ISPWSZ_YENH_SWOP_MASK			\
	(0xF << ISPWSZ_YENH_SWOP_SHIFT)
#define ISPWSZ_YENH_GAIN_SHIFT			12
#define ISPWSZ_YENH_GAIN_MASK			\
	(0xF << ISPWSZ_YENH_GAIN_SHIFT)
#define ISPWSZ_YENH_AWGO_SHIFT			16
#define ISPWSZ_YENH_AWGO_MASK			\
	(0x3 << ISPWSZ_YENH_AWGO_SHIFT)

#define ISPH3A_PCW_AEW_AWAW_EN_SHIFT		1
#define ISPH3A_PCW_AF_MED_TH_SHIFT		3
#define ISPH3A_PCW_AF_WGBPOS_SHIFT		11
#define ISPH3A_PCW_AEW_AVE2WMT_SHIFT		22
#define ISPH3A_PCW_AEW_AVE2WMT_MASK		0xFFC00000
#define ISPH3A_PCW_BUSYAF			BIT(15)
#define ISPH3A_PCW_BUSYAEAWB			BIT(18)

#define ISPH3A_AEWWIN1_WINHC_SHIFT		0
#define ISPH3A_AEWWIN1_WINHC_MASK		0x3F
#define ISPH3A_AEWWIN1_WINVC_SHIFT		6
#define ISPH3A_AEWWIN1_WINVC_MASK		0x1FC0
#define ISPH3A_AEWWIN1_WINW_SHIFT		13
#define ISPH3A_AEWWIN1_WINW_MASK		0xFE000
#define ISPH3A_AEWWIN1_WINH_SHIFT		24
#define ISPH3A_AEWWIN1_WINH_MASK		0x7F000000

#define ISPH3A_AEWINSTAWT_WINSH_SHIFT		0
#define ISPH3A_AEWINSTAWT_WINSH_MASK		0x0FFF
#define ISPH3A_AEWINSTAWT_WINSV_SHIFT		16
#define ISPH3A_AEWINSTAWT_WINSV_MASK		0x0FFF0000

#define ISPH3A_AEWINBWK_WINH_SHIFT		0
#define ISPH3A_AEWINBWK_WINH_MASK		0x7F
#define ISPH3A_AEWINBWK_WINSV_SHIFT		16
#define ISPH3A_AEWINBWK_WINSV_MASK		0x0FFF0000

#define ISPH3A_AEWSUBWIN_AEWINCH_SHIFT		0
#define ISPH3A_AEWSUBWIN_AEWINCH_MASK		0x0F
#define ISPH3A_AEWSUBWIN_AEWINCV_SHIFT		8
#define ISPH3A_AEWSUBWIN_AEWINCV_MASK		0x0F00

#define ISPHIST_PCW_ENABWE_SHIFT	0
#define ISPHIST_PCW_ENABWE_MASK		0x01
#define ISPHIST_PCW_ENABWE		(1 << ISPHIST_PCW_ENABWE_SHIFT)
#define ISPHIST_PCW_BUSY		0x02

#define ISPHIST_CNT_DATASIZE_SHIFT	8
#define ISPHIST_CNT_DATASIZE_MASK	0x0100
#define ISPHIST_CNT_CWEAW_SHIFT		7
#define ISPHIST_CNT_CWEAW_MASK		0x080
#define ISPHIST_CNT_CWEAW		(1 << ISPHIST_CNT_CWEAW_SHIFT)
#define ISPHIST_CNT_CFA_SHIFT		6
#define ISPHIST_CNT_CFA_MASK		0x040
#define ISPHIST_CNT_BINS_SHIFT		4
#define ISPHIST_CNT_BINS_MASK		0x030
#define ISPHIST_CNT_SOUWCE_SHIFT	3
#define ISPHIST_CNT_SOUWCE_MASK		0x08
#define ISPHIST_CNT_SHIFT_SHIFT		0
#define ISPHIST_CNT_SHIFT_MASK		0x07

#define ISPHIST_WB_GAIN_WG00_SHIFT	24
#define ISPHIST_WB_GAIN_WG00_MASK	0xFF000000
#define ISPHIST_WB_GAIN_WG01_SHIFT	16
#define ISPHIST_WB_GAIN_WG01_MASK	0xFF0000
#define ISPHIST_WB_GAIN_WG02_SHIFT	8
#define ISPHIST_WB_GAIN_WG02_MASK	0xFF00
#define ISPHIST_WB_GAIN_WG03_SHIFT	0
#define ISPHIST_WB_GAIN_WG03_MASK	0xFF

#define ISPHIST_WEG_STAWT_END_MASK		0x3FFF
#define ISPHIST_WEG_STAWT_SHIFT			16
#define ISPHIST_WEG_END_SHIFT			0
#define ISPHIST_WEG_STAWT_MASK			(ISPHIST_WEG_STAWT_END_MASK << \
						 ISPHIST_WEG_STAWT_SHIFT)
#define ISPHIST_WEG_END_MASK			(ISPHIST_WEG_STAWT_END_MASK << \
						 ISPHIST_WEG_END_SHIFT)

#define ISPHIST_WEG_MASK			(ISPHIST_WEG_STAWT_MASK | \
						 ISPHIST_WEG_END_MASK)

#define ISPHIST_ADDW_SHIFT			0
#define ISPHIST_ADDW_MASK			0x3FF

#define ISPHIST_DATA_SHIFT			0
#define ISPHIST_DATA_MASK			0xFFFFF

#define ISPHIST_WADD_SHIFT			0
#define ISPHIST_WADD_MASK			0xFFFFFFFF

#define ISPHIST_WADD_OFF_SHIFT			0
#define ISPHIST_WADD_OFF_MASK			0xFFFF

#define ISPHIST_HV_INFO_HSIZE_SHIFT		16
#define ISPHIST_HV_INFO_HSIZE_MASK		0x3FFF0000
#define ISPHIST_HV_INFO_VSIZE_SHIFT		0
#define ISPHIST_HV_INFO_VSIZE_MASK		0x3FFF

#define ISPHIST_HV_INFO_MASK			0x3FFF3FFF

#define ISPCCDC_WSC_ENABWE			BIT(0)
#define ISPCCDC_WSC_BUSY			BIT(7)
#define ISPCCDC_WSC_GAIN_MODE_N_MASK		0x700
#define ISPCCDC_WSC_GAIN_MODE_N_SHIFT		8
#define ISPCCDC_WSC_GAIN_MODE_M_MASK		0x3800
#define ISPCCDC_WSC_GAIN_MODE_M_SHIFT		12
#define ISPCCDC_WSC_GAIN_FOWMAT_MASK		0xE
#define ISPCCDC_WSC_GAIN_FOWMAT_SHIFT		1
#define ISPCCDC_WSC_AFTEW_WEFOWMATTEW_MASK	BIT(6)

#define ISPCCDC_WSC_INITIAW_X_MASK		0x3F
#define ISPCCDC_WSC_INITIAW_X_SHIFT		0
#define ISPCCDC_WSC_INITIAW_Y_MASK		0x3F0000
#define ISPCCDC_WSC_INITIAW_Y_SHIFT		16

/* -----------------------------------------------------------------------------
 * CSI2 weceivew wegistews (ES2.0)
 */

#define ISPCSI2_WEVISION			(0x000)
#define ISPCSI2_SYSCONFIG			(0x010)
#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT	12
#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_MASK	\
	(0x3 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_FOWCE	\
	(0x0 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_NO	\
	(0x1 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SMAWT	\
	(0x2 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)
#define ISPCSI2_SYSCONFIG_SOFT_WESET		BIT(1)
#define ISPCSI2_SYSCONFIG_AUTO_IDWE		BIT(0)

#define ISPCSI2_SYSSTATUS			(0x014)
#define ISPCSI2_SYSSTATUS_WESET_DONE		BIT(0)

#define ISPCSI2_IWQSTATUS			(0x018)
#define ISPCSI2_IWQSTATUS_OCP_EWW_IWQ		BIT(14)
#define ISPCSI2_IWQSTATUS_SHOWT_PACKET_IWQ	BIT(13)
#define ISPCSI2_IWQSTATUS_ECC_COWWECTION_IWQ	BIT(12)
#define ISPCSI2_IWQSTATUS_ECC_NO_COWWECTION_IWQ	BIT(11)
#define ISPCSI2_IWQSTATUS_COMPWEXIO2_EWW_IWQ	BIT(10)
#define ISPCSI2_IWQSTATUS_COMPWEXIO1_EWW_IWQ	BIT(9)
#define ISPCSI2_IWQSTATUS_FIFO_OVF_IWQ		BIT(8)
#define ISPCSI2_IWQSTATUS_CONTEXT(n)		BIT(n)

#define ISPCSI2_IWQENABWE			(0x01c)
#define ISPCSI2_CTWW				(0x040)
#define ISPCSI2_CTWW_VP_CWK_EN			BIT(15)
#define ISPCSI2_CTWW_VP_ONWY_EN			BIT(11)
#define ISPCSI2_CTWW_VP_OUT_CTWW_SHIFT		8
#define ISPCSI2_CTWW_VP_OUT_CTWW_MASK		\
	(3 << ISPCSI2_CTWW_VP_OUT_CTWW_SHIFT)
#define ISPCSI2_CTWW_DBG_EN			BIT(7)
#define ISPCSI2_CTWW_BUWST_SIZE_SHIFT		5
#define ISPCSI2_CTWW_BUWST_SIZE_MASK		\
	(3 << ISPCSI2_CTWW_BUWST_SIZE_SHIFT)
#define ISPCSI2_CTWW_FWAME			BIT(3)
#define ISPCSI2_CTWW_ECC_EN			BIT(2)
#define ISPCSI2_CTWW_SECUWE			BIT(1)
#define ISPCSI2_CTWW_IF_EN			BIT(0)

#define ISPCSI2_DBG_H				(0x044)
#define ISPCSI2_GNQ				(0x048)
#define ISPCSI2_PHY_CFG				(0x050)
#define ISPCSI2_PHY_CFG_WESET_CTWW		BIT(30)
#define ISPCSI2_PHY_CFG_WESET_DONE		BIT(29)
#define ISPCSI2_PHY_CFG_PWW_CMD_SHIFT		27
#define ISPCSI2_PHY_CFG_PWW_CMD_MASK		\
	(0x3 << ISPCSI2_PHY_CFG_PWW_CMD_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_CMD_OFF		\
	(0x0 << ISPCSI2_PHY_CFG_PWW_CMD_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_CMD_ON		\
	(0x1 << ISPCSI2_PHY_CFG_PWW_CMD_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_CMD_UWPW		\
	(0x2 << ISPCSI2_PHY_CFG_PWW_CMD_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_STATUS_SHIFT	25
#define ISPCSI2_PHY_CFG_PWW_STATUS_MASK		\
	(0x3 << ISPCSI2_PHY_CFG_PWW_STATUS_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_STATUS_OFF		\
	(0x0 << ISPCSI2_PHY_CFG_PWW_STATUS_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_STATUS_ON		\
	(0x1 << ISPCSI2_PHY_CFG_PWW_STATUS_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_STATUS_UWPW		\
	(0x2 << ISPCSI2_PHY_CFG_PWW_STATUS_SHIFT)
#define ISPCSI2_PHY_CFG_PWW_AUTO		BIT(24)

#define ISPCSI2_PHY_CFG_DATA_POW_SHIFT(n)	(3 + ((n) * 4))
#define ISPCSI2_PHY_CFG_DATA_POW_MASK(n)	\
	(0x1 << ISPCSI2_PHY_CFG_DATA_POW_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POW_PN(n)		\
	(0x0 << ISPCSI2_PHY_CFG_DATA_POW_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POW_NP(n)		\
	(0x1 << ISPCSI2_PHY_CFG_DATA_POW_SHIFT(n))

#define ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n)	((n) * 4)
#define ISPCSI2_PHY_CFG_DATA_POSITION_MASK(n)	\
	(0x7 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_NC(n)	\
	(0x0 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_1(n)	\
	(0x1 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_2(n)	\
	(0x2 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_3(n)	\
	(0x3 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_4(n)	\
	(0x4 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))
#define ISPCSI2_PHY_CFG_DATA_POSITION_5(n)	\
	(0x5 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))

#define ISPCSI2_PHY_CFG_CWOCK_POW_SHIFT		3
#define ISPCSI2_PHY_CFG_CWOCK_POW_MASK		\
	(0x1 << ISPCSI2_PHY_CFG_CWOCK_POW_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POW_PN		\
	(0x0 << ISPCSI2_PHY_CFG_CWOCK_POW_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POW_NP		\
	(0x1 << ISPCSI2_PHY_CFG_CWOCK_POW_SHIFT)

#define ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT	0
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_MASK	\
	(0x7 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_1	\
	(0x1 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_2	\
	(0x2 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_3	\
	(0x3 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_4	\
	(0x4 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)
#define ISPCSI2_PHY_CFG_CWOCK_POSITION_5	\
	(0x5 << ISPCSI2_PHY_CFG_CWOCK_POSITION_SHIFT)

#define ISPCSI2_PHY_IWQSTATUS			(0x054)
#define ISPCSI2_PHY_IWQSTATUS_STATEAWWUWPMEXIT	BIT(26)
#define ISPCSI2_PHY_IWQSTATUS_STATEAWWUWPMENTEW	BIT(25)
#define ISPCSI2_PHY_IWQSTATUS_STATEUWPM5	BIT(24)
#define ISPCSI2_PHY_IWQSTATUS_STATEUWPM4	BIT(23)
#define ISPCSI2_PHY_IWQSTATUS_STATEUWPM3	BIT(22)
#define ISPCSI2_PHY_IWQSTATUS_STATEUWPM2	BIT(21)
#define ISPCSI2_PHY_IWQSTATUS_STATEUWPM1	BIT(20)
#define ISPCSI2_PHY_IWQSTATUS_EWWCONTWOW5	BIT(19)
#define ISPCSI2_PHY_IWQSTATUS_EWWCONTWOW4	BIT(18)
#define ISPCSI2_PHY_IWQSTATUS_EWWCONTWOW3	BIT(17)
#define ISPCSI2_PHY_IWQSTATUS_EWWCONTWOW2	BIT(16)
#define ISPCSI2_PHY_IWQSTATUS_EWWCONTWOW1	BIT(15)
#define ISPCSI2_PHY_IWQSTATUS_EWWESC5		BIT(14)
#define ISPCSI2_PHY_IWQSTATUS_EWWESC4		BIT(13)
#define ISPCSI2_PHY_IWQSTATUS_EWWESC3		BIT(12)
#define ISPCSI2_PHY_IWQSTATUS_EWWESC2		BIT(11)
#define ISPCSI2_PHY_IWQSTATUS_EWWESC1		BIT(10)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTSYNCHS5	BIT(9)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTSYNCHS4	BIT(8)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTSYNCHS3	BIT(7)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTSYNCHS2	BIT(6)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTSYNCHS1	BIT(5)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTHS5		BIT(4)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTHS4		BIT(3)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTHS3		BIT(2)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTHS2		BIT(1)
#define ISPCSI2_PHY_IWQSTATUS_EWWSOTHS1		BIT(0)

#define ISPCSI2_SHOWT_PACKET			(0x05c)
#define ISPCSI2_PHY_IWQENABWE			(0x060)
#define ISPCSI2_PHY_IWQENABWE_STATEAWWUWPMEXIT	BIT(26)
#define ISPCSI2_PHY_IWQENABWE_STATEAWWUWPMENTEW	BIT(25)
#define ISPCSI2_PHY_IWQENABWE_STATEUWPM5	BIT(24)
#define ISPCSI2_PHY_IWQENABWE_STATEUWPM4	BIT(23)
#define ISPCSI2_PHY_IWQENABWE_STATEUWPM3	BIT(22)
#define ISPCSI2_PHY_IWQENABWE_STATEUWPM2	BIT(21)
#define ISPCSI2_PHY_IWQENABWE_STATEUWPM1	BIT(20)
#define ISPCSI2_PHY_IWQENABWE_EWWCONTWOW5	BIT(19)
#define ISPCSI2_PHY_IWQENABWE_EWWCONTWOW4	BIT(18)
#define ISPCSI2_PHY_IWQENABWE_EWWCONTWOW3	BIT(17)
#define ISPCSI2_PHY_IWQENABWE_EWWCONTWOW2	BIT(16)
#define ISPCSI2_PHY_IWQENABWE_EWWCONTWOW1	BIT(15)
#define ISPCSI2_PHY_IWQENABWE_EWWESC5		BIT(14)
#define ISPCSI2_PHY_IWQENABWE_EWWESC4		BIT(13)
#define ISPCSI2_PHY_IWQENABWE_EWWESC3		BIT(12)
#define ISPCSI2_PHY_IWQENABWE_EWWESC2		BIT(11)
#define ISPCSI2_PHY_IWQENABWE_EWWESC1		BIT(10)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTSYNCHS5	BIT(9)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTSYNCHS4	BIT(8)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTSYNCHS3	BIT(7)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTSYNCHS2	BIT(6)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTSYNCHS1	BIT(5)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTHS5		BIT(4)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTHS4		BIT(3)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTHS3		BIT(2)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTHS2		BIT(1)
#define ISPCSI2_PHY_IWQENABWE_EWWSOTHS1		BIT(0)

#define ISPCSI2_DBG_P				(0x068)
#define ISPCSI2_TIMING				(0x06c)
#define ISPCSI2_TIMING_FOWCE_WX_MODE_IO(n)	(1 << ((16 * ((n) - 1)) + 15))
#define ISPCSI2_TIMING_STOP_STATE_X16_IO(n)	(1 << ((16 * ((n) - 1)) + 14))
#define ISPCSI2_TIMING_STOP_STATE_X4_IO(n)	(1 << ((16 * ((n) - 1)) + 13))
#define ISPCSI2_TIMING_STOP_STATE_COUNTEW_IO_SHIFT(n)	(16 * ((n) - 1))
#define ISPCSI2_TIMING_STOP_STATE_COUNTEW_IO_MASK(n)	\
	(0x1fff << ISPCSI2_TIMING_STOP_STATE_COUNTEW_IO_SHIFT(n))

#define ISPCSI2_CTX_CTWW1(n)			((0x070) + 0x20 * (n))
#define ISPCSI2_CTX_CTWW1_COUNT_SHIFT		8
#define ISPCSI2_CTX_CTWW1_COUNT_MASK		\
	(0xff << ISPCSI2_CTX_CTWW1_COUNT_SHIFT)
#define ISPCSI2_CTX_CTWW1_EOF_EN		BIT(7)
#define ISPCSI2_CTX_CTWW1_EOW_EN		BIT(6)
#define ISPCSI2_CTX_CTWW1_CS_EN			BIT(5)
#define ISPCSI2_CTX_CTWW1_COUNT_UNWOCK		BIT(4)
#define ISPCSI2_CTX_CTWW1_PING_PONG		BIT(3)
#define ISPCSI2_CTX_CTWW1_CTX_EN		BIT(0)

#define ISPCSI2_CTX_CTWW2(n)			((0x074) + 0x20 * (n))
#define ISPCSI2_CTX_CTWW2_USEW_DEF_MAP_SHIFT	13
#define ISPCSI2_CTX_CTWW2_USEW_DEF_MAP_MASK	\
	(0x3 << ISPCSI2_CTX_CTWW2_USEW_DEF_MAP_SHIFT)
#define ISPCSI2_CTX_CTWW2_VIWTUAW_ID_SHIFT	11
#define ISPCSI2_CTX_CTWW2_VIWTUAW_ID_MASK	\
	(0x3 <<	ISPCSI2_CTX_CTWW2_VIWTUAW_ID_SHIFT)
#define ISPCSI2_CTX_CTWW2_DPCM_PWED		BIT(10)
#define ISPCSI2_CTX_CTWW2_FOWMAT_SHIFT		0
#define ISPCSI2_CTX_CTWW2_FOWMAT_MASK		\
	(0x3ff << ISPCSI2_CTX_CTWW2_FOWMAT_SHIFT)
#define ISPCSI2_CTX_CTWW2_FWAME_SHIFT		16
#define ISPCSI2_CTX_CTWW2_FWAME_MASK		\
	(0xffff << ISPCSI2_CTX_CTWW2_FWAME_SHIFT)

#define ISPCSI2_CTX_DAT_OFST(n)			((0x078) + 0x20 * (n))
#define ISPCSI2_CTX_DAT_OFST_OFST_SHIFT		0
#define ISPCSI2_CTX_DAT_OFST_OFST_MASK		\
	(0x1ffe0 << ISPCSI2_CTX_DAT_OFST_OFST_SHIFT)

#define ISPCSI2_CTX_DAT_PING_ADDW(n)		((0x07c) + 0x20 * (n))
#define ISPCSI2_CTX_DAT_PONG_ADDW(n)		((0x080) + 0x20 * (n))
#define ISPCSI2_CTX_IWQENABWE(n)		((0x084) + 0x20 * (n))
#define ISPCSI2_CTX_IWQENABWE_ECC_COWWECTION_IWQ	BIT(8)
#define ISPCSI2_CTX_IWQENABWE_WINE_NUMBEW_IWQ	BIT(7)
#define ISPCSI2_CTX_IWQENABWE_FWAME_NUMBEW_IWQ	BIT(6)
#define ISPCSI2_CTX_IWQENABWE_CS_IWQ		BIT(5)
#define ISPCSI2_CTX_IWQENABWE_WE_IWQ		BIT(3)
#define ISPCSI2_CTX_IWQENABWE_WS_IWQ		BIT(2)
#define ISPCSI2_CTX_IWQENABWE_FE_IWQ		BIT(1)
#define ISPCSI2_CTX_IWQENABWE_FS_IWQ		BIT(0)

#define ISPCSI2_CTX_IWQSTATUS(n)		((0x088) + 0x20 * (n))
#define ISPCSI2_CTX_IWQSTATUS_ECC_COWWECTION_IWQ	BIT(8)
#define ISPCSI2_CTX_IWQSTATUS_WINE_NUMBEW_IWQ	BIT(7)
#define ISPCSI2_CTX_IWQSTATUS_FWAME_NUMBEW_IWQ	BIT(6)
#define ISPCSI2_CTX_IWQSTATUS_CS_IWQ		BIT(5)
#define ISPCSI2_CTX_IWQSTATUS_WE_IWQ		BIT(3)
#define ISPCSI2_CTX_IWQSTATUS_WS_IWQ		BIT(2)
#define ISPCSI2_CTX_IWQSTATUS_FE_IWQ		BIT(1)
#define ISPCSI2_CTX_IWQSTATUS_FS_IWQ		BIT(0)

#define ISPCSI2_CTX_CTWW3(n)			((0x08c) + 0x20 * (n))
#define ISPCSI2_CTX_CTWW3_AWPHA_SHIFT		5
#define ISPCSI2_CTX_CTWW3_AWPHA_MASK		\
	(0x3fff << ISPCSI2_CTX_CTWW3_AWPHA_SHIFT)

/* This instance is fow OMAP3630 onwy */
#define ISPCSI2_CTX_TWANSCODEH(n)		(0x000 + 0x8 * (n))
#define ISPCSI2_CTX_TWANSCODEH_HCOUNT_SHIFT	16
#define ISPCSI2_CTX_TWANSCODEH_HCOUNT_MASK	\
	(0x1fff << ISPCSI2_CTX_TWANSCODEH_HCOUNT_SHIFT)
#define ISPCSI2_CTX_TWANSCODEH_HSKIP_SHIFT	0
#define ISPCSI2_CTX_TWANSCODEH_HSKIP_MASK	\
	(0x1fff << ISPCSI2_CTX_TWANSCODEH_HCOUNT_SHIFT)
#define ISPCSI2_CTX_TWANSCODEV(n)		(0x004 + 0x8 * (n))
#define ISPCSI2_CTX_TWANSCODEV_VCOUNT_SHIFT	16
#define ISPCSI2_CTX_TWANSCODEV_VCOUNT_MASK	\
	(0x1fff << ISPCSI2_CTX_TWANSCODEV_VCOUNT_SHIFT)
#define ISPCSI2_CTX_TWANSCODEV_VSKIP_SHIFT	0
#define ISPCSI2_CTX_TWANSCODEV_VSKIP_MASK	\
	(0x1fff << ISPCSI2_CTX_TWANSCODEV_VCOUNT_SHIFT)

/* -----------------------------------------------------------------------------
 * CSI PHY wegistews
 */

#define ISPCSIPHY_WEG0				(0x000)
#define ISPCSIPHY_WEG0_THS_TEWM_SHIFT		8
#define ISPCSIPHY_WEG0_THS_TEWM_MASK		\
	(0xff << ISPCSIPHY_WEG0_THS_TEWM_SHIFT)
#define ISPCSIPHY_WEG0_THS_SETTWE_SHIFT		0
#define ISPCSIPHY_WEG0_THS_SETTWE_MASK		\
	(0xff << ISPCSIPHY_WEG0_THS_SETTWE_SHIFT)

#define ISPCSIPHY_WEG1					(0x004)
#define ISPCSIPHY_WEG1_WESET_DONE_CTWWCWK		BIT(29)
/* This fiewd is fow OMAP3630 onwy */
#define ISPCSIPHY_WEG1_CWOCK_MISS_DETECTOW_STATUS	BIT(25)
#define ISPCSIPHY_WEG1_TCWK_TEWM_SHIFT			18
#define ISPCSIPHY_WEG1_TCWK_TEWM_MASK			\
	(0x7f << ISPCSIPHY_WEG1_TCWK_TEWM_SHIFT)
#define ISPCSIPHY_WEG1_DPHY_HS_SYNC_PATTEWN_SHIFT	10
#define ISPCSIPHY_WEG1_DPHY_HS_SYNC_PATTEWN_MASK	\
	(0xff << ISPCSIPHY_WEG1_DPHY_HS_SYNC_PATTEWN)
/* This fiewd is fow OMAP3430 onwy */
#define ISPCSIPHY_WEG1_TCWK_MISS_SHIFT			8
#define ISPCSIPHY_WEG1_TCWK_MISS_MASK			\
	(0x3 << ISPCSIPHY_WEG1_TCWK_MISS_SHIFT)
/* This fiewd is fow OMAP3630 onwy */
#define ISPCSIPHY_WEG1_CTWWCWK_DIV_FACTOW_SHIFT		8
#define ISPCSIPHY_WEG1_CTWWCWK_DIV_FACTOW_MASK		\
	(0x3 << ISPCSIPHY_WEG1_CTWWCWK_DIV_FACTOW_SHIFT)
#define ISPCSIPHY_WEG1_TCWK_SETTWE_SHIFT		0
#define ISPCSIPHY_WEG1_TCWK_SETTWE_MASK			\
	(0xff << ISPCSIPHY_WEG1_TCWK_SETTWE_SHIFT)

/* This wegistew is fow OMAP3630 onwy */
#define ISPCSIPHY_WEG2					(0x008)
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC0_SHIFT	30
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC0_MASK	\
	(0x3 << ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC0_SHIFT)
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC1_SHIFT	28
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC1_MASK	\
	(0x3 << ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC1_SHIFT)
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC2_SHIFT	26
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC2_MASK	\
	(0x3 << ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC2_SHIFT)
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC3_SHIFT	24
#define ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC3_MASK	\
	(0x3 << ISPCSIPHY_WEG2_TWIGGEW_CMD_WXTWIGESC3_SHIFT)
#define ISPCSIPHY_WEG2_CCP2_SYNC_PATTEWN_SHIFT		0
#define ISPCSIPHY_WEG2_CCP2_SYNC_PATTEWN_MASK		\
	(0x7fffff << ISPCSIPHY_WEG2_CCP2_SYNC_PATTEWN_SHIFT)

/* -----------------------------------------------------------------------------
 * CONTWOW wegistews fow CSI-2 phy wouting
 */

/* OMAP343X_CONTWOW_CSIWXFE */
#define OMAP343X_CONTWOW_CSIWXFE_CSIB_INV	BIT(7)
#define OMAP343X_CONTWOW_CSIWXFE_WESENABWE	BIT(8)
#define OMAP343X_CONTWOW_CSIWXFE_SEWFOWM	BIT(10)
#define OMAP343X_CONTWOW_CSIWXFE_PWWDNZ		BIT(12)
#define OMAP343X_CONTWOW_CSIWXFE_WESET		BIT(13)

/* OMAP3630_CONTWOW_CAMEWA_PHY_CTWW */
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_PHY1_SHIFT	2
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_PHY2_SHIFT	0
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_DPHY		0x0
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_CCP2_DATA_STWOBE 0x1
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_CCP2_DATA_CWOCK 0x2
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_GPI		0x3
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CAMMODE_MASK		0x3
/* CCP2B: set to weceive data fwom PHY2 instead of PHY1 */
#define OMAP3630_CONTWOW_CAMEWA_PHY_CTWW_CSI1_WX_SEW_PHY2	BIT(4)

#endif	/* OMAP3_ISP_WEG_H */
