{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456059409923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059409926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:56:49 2016 " "Processing started: Sun Feb 21 12:56:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059409926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456059409926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456059409927 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456059410179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-rtl " "Found design unit 1: register_32-rtl" {  } { { "../utils/register_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410747 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "../utils/register_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059410747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_to_1_by_32-rtl " "Found design unit 1: mux_32_to_1_by_32-rtl" {  } { { "../utils/mux_32_to_1_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410749 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1_by_32 " "Found entity 1: mux_32_to_1_by_32" {  } { { "../utils/mux_32_to_1_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059410749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5_to_32-rtl " "Found design unit 1: decoder_5_to_32-rtl" {  } { { "../utils/decoder_5_to_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410753 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_to_32 " "Found entity 1: decoder_5_to_32" {  } { { "../utils/decoder_5_to_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059410753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_32_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_32_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_32_by_32-rtl " "Found design unit 1: regfile_32_by_32-rtl" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410762 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile_32_by_32 " "Found entity 1: regfile_32_by_32" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059410762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059410762 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile_32_by_32 " "Elaborating entity \"regfile_32_by_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456059410845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_select_lines regfile_32_by_32.vhd(72) " "Verilog HDL or VHDL warning at regfile_32_by_32.vhd(72): object \"write_select_lines\" assigned a value but never read" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1456059410849 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_0 regfile_32_by_32.vhd(74) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(74): used implicit default value for signal \"write_select_line_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410849 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_1 regfile_32_by_32.vhd(75) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(75): used implicit default value for signal \"write_select_line_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410849 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_2 regfile_32_by_32.vhd(76) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(76): used implicit default value for signal \"write_select_line_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410849 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_3 regfile_32_by_32.vhd(77) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(77): used implicit default value for signal \"write_select_line_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_4 regfile_32_by_32.vhd(78) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(78): used implicit default value for signal \"write_select_line_4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_5 regfile_32_by_32.vhd(79) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(79): used implicit default value for signal \"write_select_line_5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_6 regfile_32_by_32.vhd(80) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(80): used implicit default value for signal \"write_select_line_6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_7 regfile_32_by_32.vhd(81) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(81): used implicit default value for signal \"write_select_line_7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_8 regfile_32_by_32.vhd(82) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(82): used implicit default value for signal \"write_select_line_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_9 regfile_32_by_32.vhd(83) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(83): used implicit default value for signal \"write_select_line_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_10 regfile_32_by_32.vhd(84) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(84): used implicit default value for signal \"write_select_line_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410850 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_11 regfile_32_by_32.vhd(85) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(85): used implicit default value for signal \"write_select_line_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_12 regfile_32_by_32.vhd(86) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(86): used implicit default value for signal \"write_select_line_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_13 regfile_32_by_32.vhd(87) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(87): used implicit default value for signal \"write_select_line_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_14 regfile_32_by_32.vhd(88) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(88): used implicit default value for signal \"write_select_line_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_15 regfile_32_by_32.vhd(89) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(89): used implicit default value for signal \"write_select_line_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_16 regfile_32_by_32.vhd(90) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(90): used implicit default value for signal \"write_select_line_16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_17 regfile_32_by_32.vhd(91) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(91): used implicit default value for signal \"write_select_line_17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_18 regfile_32_by_32.vhd(92) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(92): used implicit default value for signal \"write_select_line_18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_19 regfile_32_by_32.vhd(93) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(93): used implicit default value for signal \"write_select_line_19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410851 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_20 regfile_32_by_32.vhd(94) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(94): used implicit default value for signal \"write_select_line_20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_21 regfile_32_by_32.vhd(95) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(95): used implicit default value for signal \"write_select_line_21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_22 regfile_32_by_32.vhd(96) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(96): used implicit default value for signal \"write_select_line_22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_23 regfile_32_by_32.vhd(97) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(97): used implicit default value for signal \"write_select_line_23\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_24 regfile_32_by_32.vhd(98) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(98): used implicit default value for signal \"write_select_line_24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_25 regfile_32_by_32.vhd(99) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(99): used implicit default value for signal \"write_select_line_25\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_26 regfile_32_by_32.vhd(100) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(100): used implicit default value for signal \"write_select_line_26\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_27 regfile_32_by_32.vhd(101) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(101): used implicit default value for signal \"write_select_line_27\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_28 regfile_32_by_32.vhd(102) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(102): used implicit default value for signal \"write_select_line_28\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410852 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_29 regfile_32_by_32.vhd(103) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(103): used implicit default value for signal \"write_select_line_29\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410853 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_30 regfile_32_by_32.vhd(104) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(104): used implicit default value for signal \"write_select_line_30\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410853 "|regfile_32_by_32"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "write_select_line_31 regfile_32_by_32.vhd(105) " "VHDL Signal Declaration warning at regfile_32_by_32.vhd(105): used implicit default value for signal \"write_select_line_31\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1456059410853 "|regfile_32_by_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_to_32 decoder_5_to_32:decoder " "Elaborating entity \"decoder_5_to_32\" for hierarchy \"decoder_5_to_32:decoder\"" {  } { { "regfile_32_by_32.vhd" "decoder" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059410999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:register_0 " "Elaborating entity \"register_32\" for hierarchy \"register_32:register_0\"" {  } { { "regfile_32_by_32.vhd" "register_0" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059411011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1_by_32 mux_32_to_1_by_32:read_mux_1 " "Elaborating entity \"mux_32_to_1_by_32\" for hierarchy \"mux_32_to_1_by_32:read_mux_1\"" {  } { { "regfile_32_by_32.vhd" "read_mux_1" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059411047 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[0\] GND " "Pin \"read_data_1\[0\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[1\] GND " "Pin \"read_data_1\[1\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[2\] GND " "Pin \"read_data_1\[2\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[3\] GND " "Pin \"read_data_1\[3\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[4\] GND " "Pin \"read_data_1\[4\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[5\] GND " "Pin \"read_data_1\[5\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[6\] GND " "Pin \"read_data_1\[6\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[7\] GND " "Pin \"read_data_1\[7\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[8\] GND " "Pin \"read_data_1\[8\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[9\] GND " "Pin \"read_data_1\[9\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[10\] GND " "Pin \"read_data_1\[10\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[11\] GND " "Pin \"read_data_1\[11\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[12\] GND " "Pin \"read_data_1\[12\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[13\] GND " "Pin \"read_data_1\[13\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[14\] GND " "Pin \"read_data_1\[14\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[15\] GND " "Pin \"read_data_1\[15\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[16\] GND " "Pin \"read_data_1\[16\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[17\] GND " "Pin \"read_data_1\[17\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[18\] GND " "Pin \"read_data_1\[18\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[19\] GND " "Pin \"read_data_1\[19\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[20\] GND " "Pin \"read_data_1\[20\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[21\] GND " "Pin \"read_data_1\[21\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[22\] GND " "Pin \"read_data_1\[22\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[23\] GND " "Pin \"read_data_1\[23\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[24\] GND " "Pin \"read_data_1\[24\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[25\] GND " "Pin \"read_data_1\[25\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[26\] GND " "Pin \"read_data_1\[26\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[27\] GND " "Pin \"read_data_1\[27\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[28\] GND " "Pin \"read_data_1\[28\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[29\] GND " "Pin \"read_data_1\[29\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[30\] GND " "Pin \"read_data_1\[30\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_1\[31\] GND " "Pin \"read_data_1\[31\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[0\] GND " "Pin \"read_data_2\[0\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[1\] GND " "Pin \"read_data_2\[1\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[2\] GND " "Pin \"read_data_2\[2\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[3\] GND " "Pin \"read_data_2\[3\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[4\] GND " "Pin \"read_data_2\[4\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[5\] GND " "Pin \"read_data_2\[5\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[6\] GND " "Pin \"read_data_2\[6\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[7\] GND " "Pin \"read_data_2\[7\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[8\] GND " "Pin \"read_data_2\[8\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[9\] GND " "Pin \"read_data_2\[9\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[10\] GND " "Pin \"read_data_2\[10\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[11\] GND " "Pin \"read_data_2\[11\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[12\] GND " "Pin \"read_data_2\[12\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[13\] GND " "Pin \"read_data_2\[13\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[14\] GND " "Pin \"read_data_2\[14\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[15\] GND " "Pin \"read_data_2\[15\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[16\] GND " "Pin \"read_data_2\[16\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[17\] GND " "Pin \"read_data_2\[17\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[18\] GND " "Pin \"read_data_2\[18\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[19\] GND " "Pin \"read_data_2\[19\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[20\] GND " "Pin \"read_data_2\[20\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[21\] GND " "Pin \"read_data_2\[21\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[22\] GND " "Pin \"read_data_2\[22\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[23\] GND " "Pin \"read_data_2\[23\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[24\] GND " "Pin \"read_data_2\[24\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[25\] GND " "Pin \"read_data_2\[25\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[26\] GND " "Pin \"read_data_2\[26\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[27\] GND " "Pin \"read_data_2\[27\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[28\] GND " "Pin \"read_data_2\[28\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[29\] GND " "Pin \"read_data_2\[29\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[30\] GND " "Pin \"read_data_2\[30\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_2\[31\] GND " "Pin \"read_data_2\[31\]\" is stuck at GND" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1456059411705 "|regfile_32_by_32|read_data_2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1456059411705 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456059411908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059411908 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_reg\[0\] " "No output dependent on input pin \"write_reg\[0\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_reg[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_reg\[1\] " "No output dependent on input pin \"write_reg\[1\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_reg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_reg\[2\] " "No output dependent on input pin \"write_reg\[2\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_reg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_reg\[3\] " "No output dependent on input pin \"write_reg\[3\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_reg[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_reg\[4\] " "No output dependent on input pin \"write_reg\[4\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_reg[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[0\] " "No output dependent on input pin \"write_data\[0\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[1\] " "No output dependent on input pin \"write_data\[1\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[2\] " "No output dependent on input pin \"write_data\[2\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[3\] " "No output dependent on input pin \"write_data\[3\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[4\] " "No output dependent on input pin \"write_data\[4\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[5\] " "No output dependent on input pin \"write_data\[5\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[6\] " "No output dependent on input pin \"write_data\[6\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[7\] " "No output dependent on input pin \"write_data\[7\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[8\] " "No output dependent on input pin \"write_data\[8\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[9\] " "No output dependent on input pin \"write_data\[9\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[10\] " "No output dependent on input pin \"write_data\[10\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[11\] " "No output dependent on input pin \"write_data\[11\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[12\] " "No output dependent on input pin \"write_data\[12\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[13\] " "No output dependent on input pin \"write_data\[13\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[14\] " "No output dependent on input pin \"write_data\[14\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[15\] " "No output dependent on input pin \"write_data\[15\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[16\] " "No output dependent on input pin \"write_data\[16\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[17\] " "No output dependent on input pin \"write_data\[17\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[18\] " "No output dependent on input pin \"write_data\[18\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[19\] " "No output dependent on input pin \"write_data\[19\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[20\] " "No output dependent on input pin \"write_data\[20\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[21\] " "No output dependent on input pin \"write_data\[21\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[22\] " "No output dependent on input pin \"write_data\[22\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[23\] " "No output dependent on input pin \"write_data\[23\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[24\] " "No output dependent on input pin \"write_data\[24\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[25\] " "No output dependent on input pin \"write_data\[25\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[26\] " "No output dependent on input pin \"write_data\[26\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[27\] " "No output dependent on input pin \"write_data\[27\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[28\] " "No output dependent on input pin \"write_data\[28\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[29\] " "No output dependent on input pin \"write_data\[29\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[30\] " "No output dependent on input pin \"write_data\[30\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[31\] " "No output dependent on input pin \"write_data\[31\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|write_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_1\[4\] " "No output dependent on input pin \"read_reg_1\[4\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_1\[3\] " "No output dependent on input pin \"read_reg_1\[3\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_1\[2\] " "No output dependent on input pin \"read_reg_1\[2\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_1\[1\] " "No output dependent on input pin \"read_reg_1\[1\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_1\[0\] " "No output dependent on input pin \"read_reg_1\[0\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_2\[4\] " "No output dependent on input pin \"read_reg_2\[4\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_2\[3\] " "No output dependent on input pin \"read_reg_2\[3\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_2\[2\] " "No output dependent on input pin \"read_reg_2\[2\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_2\[1\] " "No output dependent on input pin \"read_reg_2\[1\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_reg_2\[0\] " "No output dependent on input pin \"read_reg_2\[0\]\"" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059412019 "|regfile_32_by_32|read_reg_2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1456059412019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456059412022 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456059412022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456059412022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059412035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:56:52 2016 " "Processing ended: Sun Feb 21 12:56:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059412035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059412035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059412035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456059412035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456059414925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059414927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:56:54 2016 " "Processing started: Sun Feb 21 12:56:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059414927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456059414927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456059414928 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456059414967 ""}
{ "Info" "0" "" "Project  = regfile_32_by_32" {  } {  } 0 0 "Project  = regfile_32_by_32" 0 0 "Fitter" 0 0 1456059414969 ""}
{ "Info" "0" "" "Revision = regfile_32_by_32" {  } {  } 0 0 "Revision = regfile_32_by_32" 0 0 "Fitter" 0 0 1456059414970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1456059415065 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "regfile_32_by_32 EP2C5F256C6 " "Automatically selected device EP2C5F256C6 for design regfile_32_by_32" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1456059415150 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1456059415150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456059415413 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456059415427 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Device EP2C8F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1456059415630 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1456059415630 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Pin ~ASDO~ is reserved at location C3" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456059415641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Pin ~nCSO~ is reserved at location F4" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456059415641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1456059415641 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1456059415641 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "112 112 " "No exact pin location assignment(s) for 112 pins of 112 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_reg\[0\] " "Pin write_reg\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_reg[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_reg\[1\] " "Pin write_reg\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_reg[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_reg\[2\] " "Pin write_reg\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_reg[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_reg\[3\] " "Pin write_reg\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_reg[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_reg\[4\] " "Pin write_reg\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_reg[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[0\] " "Pin write_data\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[1\] " "Pin write_data\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[2\] " "Pin write_data\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[3\] " "Pin write_data\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[4\] " "Pin write_data\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[5\] " "Pin write_data\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[5] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[6\] " "Pin write_data\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[6] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[7\] " "Pin write_data\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[7] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[8\] " "Pin write_data\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[8] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[9\] " "Pin write_data\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[9] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415688 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[10\] " "Pin write_data\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[10] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[11\] " "Pin write_data\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[11] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[12\] " "Pin write_data\[12\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[12] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[13\] " "Pin write_data\[13\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[13] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[14\] " "Pin write_data\[14\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[14] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[15\] " "Pin write_data\[15\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[15] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[16\] " "Pin write_data\[16\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[16] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[17\] " "Pin write_data\[17\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[17] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[18\] " "Pin write_data\[18\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[18] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[19\] " "Pin write_data\[19\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[19] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[20\] " "Pin write_data\[20\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[20] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[21\] " "Pin write_data\[21\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[21] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[22\] " "Pin write_data\[22\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[22] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[23\] " "Pin write_data\[23\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[23] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[24\] " "Pin write_data\[24\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[24] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[25\] " "Pin write_data\[25\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[25] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[26\] " "Pin write_data\[26\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[26] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[27\] " "Pin write_data\[27\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[27] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[28\] " "Pin write_data\[28\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[28] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[29\] " "Pin write_data\[29\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[29] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[30\] " "Pin write_data\[30\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[30] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data\[31\] " "Pin write_data\[31\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { write_data[31] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { write_data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[0\] " "Pin read_data_1\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[1\] " "Pin read_data_1\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[2\] " "Pin read_data_1\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[3\] " "Pin read_data_1\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[4\] " "Pin read_data_1\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[5\] " "Pin read_data_1\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[5] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[6\] " "Pin read_data_1\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[6] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[7\] " "Pin read_data_1\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[7] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[8\] " "Pin read_data_1\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[8] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[9\] " "Pin read_data_1\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[9] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[10\] " "Pin read_data_1\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[10] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[11\] " "Pin read_data_1\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[11] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[12\] " "Pin read_data_1\[12\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[12] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[13\] " "Pin read_data_1\[13\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[13] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[14\] " "Pin read_data_1\[14\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[14] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[15\] " "Pin read_data_1\[15\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[15] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[16\] " "Pin read_data_1\[16\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[16] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[17\] " "Pin read_data_1\[17\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[17] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[18\] " "Pin read_data_1\[18\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[18] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[19\] " "Pin read_data_1\[19\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[19] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[20\] " "Pin read_data_1\[20\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[20] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[21\] " "Pin read_data_1\[21\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[21] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[22\] " "Pin read_data_1\[22\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[22] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[23\] " "Pin read_data_1\[23\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[23] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[24\] " "Pin read_data_1\[24\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[24] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[25\] " "Pin read_data_1\[25\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[25] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[26\] " "Pin read_data_1\[26\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[26] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[27\] " "Pin read_data_1\[27\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[27] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[28\] " "Pin read_data_1\[28\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[28] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[29\] " "Pin read_data_1\[29\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[29] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[30\] " "Pin read_data_1\[30\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[30] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1\[31\] " "Pin read_data_1\[31\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_1[31] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[0\] " "Pin read_data_2\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[1\] " "Pin read_data_2\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[2\] " "Pin read_data_2\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[3\] " "Pin read_data_2\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[4\] " "Pin read_data_2\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[5\] " "Pin read_data_2\[5\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[5] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[6\] " "Pin read_data_2\[6\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[6] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[7\] " "Pin read_data_2\[7\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[7] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[8\] " "Pin read_data_2\[8\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[8] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[9\] " "Pin read_data_2\[9\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[9] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[10\] " "Pin read_data_2\[10\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[10] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[11\] " "Pin read_data_2\[11\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[11] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[12\] " "Pin read_data_2\[12\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[12] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[13\] " "Pin read_data_2\[13\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[13] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[14\] " "Pin read_data_2\[14\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[14] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[15\] " "Pin read_data_2\[15\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[15] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[16\] " "Pin read_data_2\[16\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[16] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[17\] " "Pin read_data_2\[17\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[17] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[18\] " "Pin read_data_2\[18\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[18] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[19\] " "Pin read_data_2\[19\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[19] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[20\] " "Pin read_data_2\[20\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[20] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[21\] " "Pin read_data_2\[21\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[21] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[22\] " "Pin read_data_2\[22\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[22] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[23\] " "Pin read_data_2\[23\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[23] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[24\] " "Pin read_data_2\[24\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[24] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[25\] " "Pin read_data_2\[25\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[25] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[26\] " "Pin read_data_2\[26\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[26] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[27\] " "Pin read_data_2\[27\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[27] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[28\] " "Pin read_data_2\[28\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[28] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[29\] " "Pin read_data_2\[29\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[29] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[30\] " "Pin read_data_2\[30\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[30] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2\[31\] " "Pin read_data_2\[31\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_data_2[31] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_data_2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_1\[4\] " "Pin read_reg_1\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_1[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_1\[3\] " "Pin read_reg_1\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_1[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_1\[2\] " "Pin read_reg_1\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_1[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_1\[1\] " "Pin read_reg_1\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_1[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_1\[0\] " "Pin read_reg_1\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_1[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 6 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_2\[4\] " "Pin read_reg_2\[4\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_2[4] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_2\[3\] " "Pin read_reg_2\[3\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_2[3] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_2\[2\] " "Pin read_reg_2\[2\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_2[2] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_2\[1\] " "Pin read_reg_2\[1\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_2[1] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_reg_2\[0\] " "Pin read_reg_2\[0\] not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { read_reg_2[0] } } } { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { read_reg_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1456059415689 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1456059415688 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile_32_by_32.sdc " "Synopsys Design Constraints File file not found: 'regfile_32_by_32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1456059415817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1456059415818 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1456059415819 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1456059415819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1456059415821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456059415825 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456059415825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1456059415826 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456059415828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456059415828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456059415829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456059415829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456059415829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456059415829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1456059415830 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456059415830 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 3.3V 48 64 0 " "Number of I/O pins in group: 112 (unused VREF, 3.3V VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1456059415832 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1456059415832 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1456059415832 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1456059415834 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1456059415834 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1456059415834 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1456059415834 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1456059415834 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1456059415834 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456059415867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456059416224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456059416259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456059416269 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456059416376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456059416376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456059416431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/mips/one_cycle/regfile/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1456059416655 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456059416655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456059416685 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1456059416687 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1456059416687 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456059416687 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1456059416693 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456059416699 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[0\] 0 " "Pin \"read_data_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[1\] 0 " "Pin \"read_data_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[2\] 0 " "Pin \"read_data_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[3\] 0 " "Pin \"read_data_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[4\] 0 " "Pin \"read_data_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[5\] 0 " "Pin \"read_data_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[6\] 0 " "Pin \"read_data_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[7\] 0 " "Pin \"read_data_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[8\] 0 " "Pin \"read_data_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[9\] 0 " "Pin \"read_data_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[10\] 0 " "Pin \"read_data_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[11\] 0 " "Pin \"read_data_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[12\] 0 " "Pin \"read_data_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[13\] 0 " "Pin \"read_data_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[14\] 0 " "Pin \"read_data_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[15\] 0 " "Pin \"read_data_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[16\] 0 " "Pin \"read_data_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[17\] 0 " "Pin \"read_data_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[18\] 0 " "Pin \"read_data_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[19\] 0 " "Pin \"read_data_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[20\] 0 " "Pin \"read_data_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[21\] 0 " "Pin \"read_data_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[22\] 0 " "Pin \"read_data_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[23\] 0 " "Pin \"read_data_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[24\] 0 " "Pin \"read_data_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[25\] 0 " "Pin \"read_data_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[26\] 0 " "Pin \"read_data_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[27\] 0 " "Pin \"read_data_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[28\] 0 " "Pin \"read_data_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[29\] 0 " "Pin \"read_data_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[30\] 0 " "Pin \"read_data_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1\[31\] 0 " "Pin \"read_data_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[0\] 0 " "Pin \"read_data_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[1\] 0 " "Pin \"read_data_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[2\] 0 " "Pin \"read_data_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[3\] 0 " "Pin \"read_data_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[4\] 0 " "Pin \"read_data_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[5\] 0 " "Pin \"read_data_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[6\] 0 " "Pin \"read_data_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[7\] 0 " "Pin \"read_data_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[8\] 0 " "Pin \"read_data_2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[9\] 0 " "Pin \"read_data_2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[10\] 0 " "Pin \"read_data_2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[11\] 0 " "Pin \"read_data_2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[12\] 0 " "Pin \"read_data_2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[13\] 0 " "Pin \"read_data_2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[14\] 0 " "Pin \"read_data_2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[15\] 0 " "Pin \"read_data_2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[16\] 0 " "Pin \"read_data_2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[17\] 0 " "Pin \"read_data_2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[18\] 0 " "Pin \"read_data_2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[19\] 0 " "Pin \"read_data_2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[20\] 0 " "Pin \"read_data_2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[21\] 0 " "Pin \"read_data_2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[22\] 0 " "Pin \"read_data_2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[23\] 0 " "Pin \"read_data_2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[24\] 0 " "Pin \"read_data_2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[25\] 0 " "Pin \"read_data_2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[26\] 0 " "Pin \"read_data_2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[27\] 0 " "Pin \"read_data_2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[28\] 0 " "Pin \"read_data_2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[29\] 0 " "Pin \"read_data_2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[30\] 0 " "Pin \"read_data_2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2\[31\] 0 " "Pin \"read_data_2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1456059416701 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1456059416701 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456059416737 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456059416745 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456059416779 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456059416921 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1456059416957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/mips/one_cycle/regfile/output_files/regfile_32_by_32.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/mips/one_cycle/regfile/output_files/regfile_32_by_32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456059417046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059417125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:56:57 2016 " "Processing ended: Sun Feb 21 12:56:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059417125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059417125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059417125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456059417125 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456059419448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059419450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:56:59 2016 " "Processing started: Sun Feb 21 12:56:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059419450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456059419450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456059419451 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1456059419922 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456059419937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059420151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:57:00 2016 " "Processing ended: Sun Feb 21 12:57:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059420151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059420151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059420151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456059420151 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1456059420253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456059422030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059422033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:57:01 2016 " "Processing started: Sun Feb 21 12:57:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059422033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456059422033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_sta regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456059422034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1456059422077 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456059422242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "regfile_32_by_32.sdc " "Synopsys Design Constraints File file not found: 'regfile_32_by_32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1456059422330 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1456059422331 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1456059422332 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1456059422332 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1456059422333 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1456059422338 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1456059422339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422345 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1456059422349 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1456059422351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1456059422357 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1456059422358 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1456059422358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1456059422362 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1456059422364 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456059422371 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1456059422371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059422390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:57:02 2016 " "Processing ended: Sun Feb 21 12:57:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059422390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059422390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059422390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456059422390 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456059425303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059425305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:57:05 2016 " "Processing started: Sun Feb 21 12:57:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059425305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456059425305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456059425306 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "regfile_32_by_32.vho\", \"regfile_32_by_32_fast.vho regfile_32_by_32_vhd.sdo regfile_32_by_32_vhd_fast.sdo /home/sebsikora/altera/projects/mips/one_cycle/regfile/simulation/modelsim/ simulation " "Generated files \"regfile_32_by_32.vho\", \"regfile_32_by_32_fast.vho\", \"regfile_32_by_32_vhd.sdo\" and \"regfile_32_by_32_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/mips/one_cycle/regfile/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1456059425611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059425653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:57:05 2016 " "Processing ended: Sun Feb 21 12:57:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059425653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059425653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059425653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456059425653 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus II Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456059425748 ""}
