{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733186259000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733186259001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 16:37:38 2024 " "Processing started: Mon Dec  2 16:37:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733186259001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186259001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DesignProject2 -c DesignProject2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186259001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733186259431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733186259432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "designproject2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file designproject2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DesignProject2 " "Found entity 1: DesignProject2" {  } { { "DesignProject2.bdf" "" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmCheck " "Found entity 1: AlarmCheck" {  } { { "AlarmCheck.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmtime.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmtime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmTime " "Found entity 1: AlarmTime" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parser " "Found entity 1: parser" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Found entity 1: SevenSegmentDriver" {  } { { "SevenSegmentDriver.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/SevenSegmentDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktime.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktime.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTime " "Found entity 1: ClockTime" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directclockinputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file directclockinputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DirectClockInputs " "Found entity 1: DirectClockInputs" {  } { { "DirectClockInputs.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DirectClockInputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ringer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ringer " "Found entity 1: ringer" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186266747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186266747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DesignProject2 " "Elaborating entity \"DesignProject2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733186266806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringer ringer:inst24 " "Elaborating entity \"ringer\" for hierarchy \"ringer:inst24\"" {  } { { "DesignProject2.bdf" "inst24" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 992 1736 1872 1072 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ringer.sv(37) " "Verilog HDL assignment warning at ringer.sv(37): truncated value with size 32 to match size of target (25)" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266822 "|DesignProject2|ringer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ringer.sv(39) " "Verilog HDL assignment warning at ringer.sv(39): truncated value with size 32 to match size of target (25)" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266823 "|DesignProject2|ringer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ringer.sv(41) " "Verilog HDL assignment warning at ringer.sv(41): truncated value with size 32 to match size of target (25)" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266823 "|DesignProject2|ringer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ringer.sv(44) " "Verilog HDL assignment warning at ringer.sv(44): truncated value with size 32 to match size of target (25)" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266823 "|DesignProject2|ringer:inst24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ringer.sv(51) " "Verilog HDL assignment warning at ringer.sv(51): truncated value with size 32 to match size of target (28)" {  } { { "ringer.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ringer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266823 "|DesignProject2|ringer:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmCheck AlarmCheck:inst19 " "Elaborating entity \"AlarmCheck\" for hierarchy \"AlarmCheck:inst19\"" {  } { { "DesignProject2.bdf" "inst19" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 1024 848 1056 1168 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmTime AlarmTime:inst16 " "Elaborating entity \"AlarmTime\" for hierarchy \"AlarmTime:inst16\"" {  } { { "DesignProject2.bdf" "inst16" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 352 552 768 464 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(26) " "Verilog HDL assignment warning at AlarmTime.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(29) " "Verilog HDL assignment warning at AlarmTime.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(32) " "Verilog HDL assignment warning at AlarmTime.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(39) " "Verilog HDL assignment warning at AlarmTime.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 "|DesignProject2|AlarmTime:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlarmTime.sv(44) " "Verilog HDL assignment warning at AlarmTime.sv(44): truncated value with size 32 to match size of target (8)" {  } { { "AlarmTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/AlarmTime.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 "|DesignProject2|AlarmTime:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectClockInputs DirectClockInputs:inst15 " "Elaborating entity \"DirectClockInputs\" for hierarchy \"DirectClockInputs:inst15\"" {  } { { "DesignProject2.bdf" "inst15" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 152 280 464 328 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTime ClockTime:inst14 " "Elaborating entity \"ClockTime\" for hierarchy \"ClockTime:inst14\"" {  } { { "DesignProject2.bdf" "inst14" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 56 560 776 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(48) " "Verilog HDL assignment warning at ClockTime.sv(48): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(49) " "Verilog HDL assignment warning at ClockTime.sv(49): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(50) " "Verilog HDL assignment warning at ClockTime.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(56) " "Verilog HDL assignment warning at ClockTime.sv(56): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(59) " "Verilog HDL assignment warning at ClockTime.sv(59): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(70) " "Verilog HDL assignment warning at ClockTime.sv(70): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(74) " "Verilog HDL assignment warning at ClockTime.sv(74): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ClockTime.sv(79) " "Verilog HDL assignment warning at ClockTime.sv(79): truncated value with size 32 to match size of target (8)" {  } { { "ClockTime.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/ClockTime.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266838 "|DesignProject2|ClockTime:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDriver SevenSegmentDriver:inst10 " "Elaborating entity \"SevenSegmentDriver\" for hierarchy \"SevenSegmentDriver:inst10\"" {  } { { "DesignProject2.bdf" "inst10" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 80 1432 1592 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parser parser:inst2 " "Elaborating entity \"parser\" for hierarchy \"parser:inst2\"" {  } { { "DesignProject2.bdf" "inst2" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 144 1184 1336 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 parser.sv(10) " "Verilog HDL assignment warning at parser.sv(10): truncated value with size 32 to match size of target (8)" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266841 "|DesignProject2|parser:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 parser.sv(12) " "Verilog HDL assignment warning at parser.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733186266841 "|DesignProject2|parser:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst1 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst1\"" {  } { { "DesignProject2.bdf" "inst1" { Schematic "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/DesignProject2.bdf" { { 96 888 1040 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186266842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst2\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst3\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst3\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst4\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst4\|Mod0\"" {  } { { "parser.sv" "Mod0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "parser:inst4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"parser:inst4\|Div0\"" {  } { { "parser.sv" "Div0" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733186267189 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733186267189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Mod0\"" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186267229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267229 ""}  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733186267229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parser:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"parser:inst2\|lpm_divide:Div0\"" {  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186267387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parser:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"parser:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733186267387 ""}  } { { "parser.sv" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/parser.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733186267387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/ogw/OneDrive/Documents/ECE271 Designs/design_project_2/DesignProject2/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733186267425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186267425 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733186267845 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733186268484 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733186268484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "970 " "Implemented 970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733186268551 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733186268551 ""} { "Info" "ICUT_CUT_TM_LCELLS" "917 " "Implemented 917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733186268551 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733186268551 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733186268576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 16:37:48 2024 " "Processing ended: Mon Dec  2 16:37:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733186268576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733186268576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733186268576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733186268576 ""}
