INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sources_1/new/state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'state_machine'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/project/project_1/project_1.srcs/sim_1/new/tb_state_machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_state_machine'
