\begin{NxSSBox}[breakable][RISC (Reduced Instruction Set Computing)]
	\begin{NxIDBox}
		RISC architectures emphasize \textbf{simplified instructions}, enabling faster execution with \textbf{high instruction throughput}. They prioritize \textbf{register-heavy designs} and pipeline optimization.
	\end{NxIDBox}
	\begin{NxIDBoxL}
		\nxTopicD{ARM} One of the most widespread \textbf{RISC architectures}, found in mobile devices and embedded systems.
		%\nxTopicD{RISC-V} An \textbf{open-source RISC architecture}, enabling fully customizable implementations.
		%\nxTopicD{PowerPC} A \textbf{legacy RISC architecture}, formerly used in Apple Macs and IBM servers.
		%\nxTopicD{MIPS} A \textbf{classic RISC architecture}, commonly found in embedded and networking systems.
		%\nxTopicD{SPARC} A \textbf{RISC architecture designed for scalability}, frequently used in enterprise computing.
	\end{NxIDBoxL}
\end{NxSSBox}

%\input{./contents/nex-c/format.d/instruction.d/risc.d/arm.tex}
%\input{./contents/nex-c/format.d/instruction.d/risc.d/riscv.tex}
%\input{./contents/nex-c/format.d/instruction.d/risc.d/powerpc.tex}
%\input{./contents/nex-c/format.d/instruction.d/risc.d/sparc.tex}

