Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto d1e4dd45f7734f4c8bd0c7efa552c57d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_slave_FFT_f_ps_behav xil_defaultlib.axi_slave_FFT_f_ps xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Top_FFT.v" Line 35. Module Top_FFT doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Counter.v" Line 35. Module Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" Line 34. Module Stage(BW=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" Line 35. Module MULT(BW=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" Line 34. Module Stage(BW=18,N=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=18,N=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=18,N=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=18) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" Line 35. Module MULT(BW=18,N=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" Line 34. Module Stage(BW=19,N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=19,N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=19,N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=19) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" Line 35. Module MULT(BW=19,N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" Line 34. Module Stage(BW=20,N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=20,N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=20,N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" Line 35. Module MULT(BW=20,N=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage.v" Line 34. Module Stage(BW=21,N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=21,N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Shift_Reg.v" Line 34. Module Shift_Reg(BW=21,N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=21) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/MULT.v" Line 35. Module MULT(BW=21,N=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/Stage6.v" Line 34. Module Stage6(BW=22) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/MSI/Desktop/School/2019_winter/Embedded Computing/Lab3_PS_controlled_Accelerator/Lab3_PS_controlled_Accelerator.srcs/sources_1/imports/IP/BF.v" Line 35. Module BF(BW=22) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_slave_fifo_sync(DW=15,AW=1)
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.Shift_Reg(BW=17)
Compiling module xil_defaultlib.BF(BW=17)
Compiling module xil_defaultlib.MULT(BW=17)
Compiling module xil_defaultlib.Stage(BW=17)
Compiling module xil_defaultlib.Shift_Reg(BW=18,N=16)
Compiling module xil_defaultlib.BF(BW=18)
Compiling module xil_defaultlib.MULT(BW=18,N=16)
Compiling module xil_defaultlib.Stage(BW=18,N=16)
Compiling module xil_defaultlib.Shift_Reg(BW=19,N=8)
Compiling module xil_defaultlib.BF(BW=19)
Compiling module xil_defaultlib.MULT(BW=19,N=8)
Compiling module xil_defaultlib.Stage(BW=19,N=8)
Compiling module xil_defaultlib.Shift_Reg(BW=20,N=4)
Compiling module xil_defaultlib.BF(BW=20)
Compiling module xil_defaultlib.MULT(BW=20,N=4)
Compiling module xil_defaultlib.Stage(BW=20,N=4)
Compiling module xil_defaultlib.Shift_Reg(BW=21,N=2)
Compiling module xil_defaultlib.BF(BW=21)
Compiling module xil_defaultlib.MULT(BW=21,N=2)
Compiling module xil_defaultlib.Stage(BW=21,N=2)
Compiling module xil_defaultlib.BF(BW=22)
Compiling module xil_defaultlib.Stage6(BW=22)
Compiling module xil_defaultlib.Top_FFT
Compiling module xil_defaultlib.axi_slave_FFT_f_ps
Compiling module xil_defaultlib.glbl
Built simulation snapshot axi_slave_FFT_f_ps_behav
