#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jan 11 03:09:45 2014
# Process ID: 31140
# Log file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/vivado.log
# Journal file: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /home/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core_ex.tcl
# set srcIpDir "/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core"
# create_project -name pcie_7x_gen2x8_core_example -force
# set_property part xc7k325tffg900-2 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set_property ip_repo_paths [list [list /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/vivado_IP_GEN]] [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/vivado_IP_GEN'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/applications/Xilinx/Vivado/2013.4/data/ip'.
# import_ip -files [list [file join $srcIpDir pcie_7x_gen2x8_core.xci]] -name pcie_7x_gen2x8_core
# reset_target {example} [get_ips pcie_7x_gen2x8_core]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target [_filter_supported_targets {instantiation_template synthesis simulation} [get_ips pcie_7x_gen2x8_core]] [get_ips pcie_7x_gen2x8_core]
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'pcie_7x_gen2x8_core'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'pcie_7x_gen2x8_core'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'pcie_7x_gen2x8_core'. Target already exists and is up to date.
# add_files -scan_for_includes -fileset [current_fileset] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/EP_MEM.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO_EP_MEM_ACCESS.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO_EP.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO_RX_ENGINE.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO_TO_CTRL.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO_TX_ENGINE.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/PIO.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/pcie_app_7x.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/xilinx_pcie_2_1_ep_7x.v]]
# add_files -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -scan_for_includes -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_expect_tasks.vh]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_usrapp_cfg.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_usrapp_com.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_usrapp_pl.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_usrapp_rx.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pci_exp_usrapp_tx.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/functional/sys_clk_gen_ds.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/functional/sys_clk_gen.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pcie_axi_trn_bridge.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/functional/board.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/functional/board_common.vh]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/tests/sample_tests1.vh]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/tests/tests.vh]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/pcie_2_1_rport_7x.v]] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/simulation/dsport/xilinx_pcie_2_1_rport_7x.v]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir pcie_7x_gen2x8_core/hierarchy.txt]]
# import_files
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set dfile /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core/oepdone.txt
# set doneFile [open $dfile w]
# puts $doneFile "Open Example Project DONE"
# close $doneFile
launch_runs impl_1
[Sat Jan 11 03:10:16 2014] Launched synth_1...
Run output will be captured here: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/synth_1/runme.log
[Sat Jan 11 03:10:16 2014] Launched impl_1...
Run output will be captured here: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'xilinx_pcie_2_1_ep_7x' is not ideal for floorplanning, since the cellview 'pcie_7x_v3_0_top' defined in file 'xilinx_pcie_2_1_ep_7x.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /home/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ConfigModes.xml
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/.Xil/Vivado-31140-MCmicro/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/.Xil/Vivado-31140-MCmicro/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/.Xil/Vivado-31140-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.srcs/sources_1/ip/pcie_7x_gen2x8_core/pcie_7x_gen2x8_core/source/pcie_7x_gen2x8_core-PCIE_X0Y0.xdc:121]
Finished Parsing XDC File [/home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/.Xil/Vivado-31140-MCmicro/dcp/xilinx_pcie_2_1_ep_7x.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5667.754 ; gain = 5.000
Restoring placement.
Restored 1796 out of 1796 XDEF sites from archive | CPU: 0.850000 secs | Memory: 13.884384 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 5838.918 ; gain = 902.016
launch_runs impl_1 -to_step write_bitstream
[Sat Jan 11 03:36:08 2014] Launched impl_1...
Run output will be captured here: /home/sanjayr/projects/KC705/PCIe_gen2x8_PIO_test13/IP/pcie_7x_gen2x8_core_example/pcie_7x_gen2x8_core_example.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 03:37:13 2014...
