#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Feb 16 13:42:26 2024
# Process ID: 22460
# Current directory: C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1
# Command line: vivado.exe -log Mem_ROM_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mem_ROM_5.tcl
# Log file: C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5.vds
# Journal file: C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1\vivado.jou
# Running On: Medion, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17026 MB
#-----------------------------------------------------------
source Mem_ROM_5.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 461.703 ; gain = 184.676
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Mem_ROM_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f4c0b205bdb1f120 to dir: C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/f/4/f4c0b205bdb1f120/Mem_ROM_5.dcp to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/f/4/f4c0b205bdb1f120/Mem_ROM_5_sim_netlist.v to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/f/4/f4c0b205bdb1f120/Mem_ROM_5_sim_netlist.vhdl to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/f/4/f4c0b205bdb1f120/Mem_ROM_5_stub.v to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.cache/ip/2023.2/f/4/f4c0b205bdb1f120/Mem_ROM_5_stub.vhdl to C:/Users/Alain/GitHub/rede_perceptron_vhdl/Proxecto_VHDL/Rede_Perceptron_UART.runs/Mem_ROM_5_synth_1/Mem_ROM_5_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Mem_ROM_5, cache-ID = f4c0b205bdb1f120.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 13:43:26 2024...
