Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 15:48:36 2023
| Host         : DESKTOP-HFJ50FN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_e2prom_control_sets_placed.rpt
| Design       : top_e2prom
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              89 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+---------------------+------------------+----------------+--------------+
|    Clock Signal    |            Enable Signal            |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------+---------------------+------------------+----------------+--------------+
|  dri_clk_BUFG      | u_i2c_dri/scl_i_1_n_0               | u_i2c_dri/sys_rst_n |                1 |              1 |         1.00 |
|  dri_clk_BUFG      | u_e2prom_rw/i2c_data_w[7]_i_1_n_0   | u_i2c_dri/sys_rst_n |                2 |              8 |         4.00 |
|  dri_clk_BUFG      | u_i2c_dri/i2c_data_r[7]_i_1_n_0     | u_i2c_dri/sys_rst_n |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG |                                     | u_i2c_dri/sys_rst_n |                3 |             11 |         3.67 |
|  dri_clk_BUFG      | u_e2prom_rw/wait_cnt[13]_i_1_n_0    | u_i2c_dri/sys_rst_n |                3 |             14 |         4.67 |
|  dri_clk_BUFG      | u_e2prom_rw/i2c_addr[15]_i_1_n_0    | u_i2c_dri/sys_rst_n |                6 |             16 |         2.67 |
|  dri_clk_BUFG      | u_rw_result_led/led_cnt[16]_i_1_n_0 | u_i2c_dri/sys_rst_n |                5 |             17 |         3.40 |
|  dri_clk_BUFG      | u_i2c_dri/addr_t                    | u_i2c_dri/sys_rst_n |               10 |             25 |         2.50 |
|  dri_clk_BUFG      |                                     | u_i2c_dri/sys_rst_n |               16 |             36 |         2.25 |
+--------------------+-------------------------------------+---------------------+------------------+----------------+--------------+


