{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:04:53 2022 " "Info: Processing started: Wed Dec 14 20:04:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off filter -c filter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter EP2C15AF256A7 " "Info: Selected device EP2C15AF256A7 for design \"filter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256A7 " "Info: Device EP2C8AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256A7 " "Info: Device EP2C20AF256A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[18\] " "Info: Pin OUTPUT\[18\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[18] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[17\] " "Info: Pin OUTPUT\[17\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[17] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[16\] " "Info: Pin OUTPUT\[16\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[16] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[15\] " "Info: Pin OUTPUT\[15\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[15] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[14\] " "Info: Pin OUTPUT\[14\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[14] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[13\] " "Info: Pin OUTPUT\[13\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[13] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[12\] " "Info: Pin OUTPUT\[12\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[12] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[11\] " "Info: Pin OUTPUT\[11\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[11] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[10\] " "Info: Pin OUTPUT\[10\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[10] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[9\] " "Info: Pin OUTPUT\[9\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[9] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[8\] " "Info: Pin OUTPUT\[8\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[8] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[7\] " "Info: Pin OUTPUT\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[7] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[6\] " "Info: Pin OUTPUT\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[6] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[5\] " "Info: Pin OUTPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[5] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[4\] " "Info: Pin OUTPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[4] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[3\] " "Info: Pin OUTPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[3] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[2\] " "Info: Pin OUTPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[2] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[1\] " "Info: Pin OUTPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[1] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUTPUT\[0\] " "Info: Pin OUTPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { OUTPUT[0] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 552 2216 2392 568 "OUTPUT\[18..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTPUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "denom\[1\] " "Info: Pin denom\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { denom[1] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 720 1760 1928 736 "denom\[1..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { denom[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "denom\[0\] " "Info: Pin denom\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { denom[0] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 720 1760 1928 736 "denom\[1..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { denom[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[0\] " "Info: Pin w\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[0] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[1\] " "Info: Pin w\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[1] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[2\] " "Info: Pin w\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[2] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[3\] " "Info: Pin w\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[3] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[4\] " "Info: Pin w\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[4] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[5\] " "Info: Pin w\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[5] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[6\] " "Info: Pin w\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[6] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w\[7\] " "Info: Pin w\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { w[7] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 928 312 480 944 "w\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Info: Pin x\[0\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[0] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[1] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[2] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[3] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[4] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[5] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[6] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { x[7] } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 72 40 208 88 "x\[7..0\]" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/software_installation/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "filter.bdf" "" { Schematic "D:/Software_workspace/FPGA/filter/filter.bdf" { { 88 40 208 104 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier block " "Extra Info: Packed 128 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "112 " "Extra Info: Created 112 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "37 unused 3.3V 18 19 0 " "Info: Number of I/O pins in group: 37 (unused VREF, 3.3V VCCIO, 18 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 21 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  21 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.061 ns register register " "Info: Estimated most critical path is register to register delay of 22.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\] 1 REG LAB_X26_Y14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y14; Fanout = 4; REG Node = 'lpm_add_sub0:inst47\|lpm_add_sub:lpm_add_sub_component\|add_sub_mjj:auto_generated\|pipeline_dffe\[18\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] } "NODE_NAME" } } { "db/add_sub_mjj.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/add_sub_mjj.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.333 ns) 1.348 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[3\]~975 2 COMB LAB_X24_Y14 3 " "Info: 2: + IC(1.015 ns) + CELL(0.333 ns) = 1.348 ns; Loc. = LAB_X24_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[3\]~975'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.348 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.535 ns) 2.934 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[1\]~11 3 COMB LAB_X27_Y14 1 " "Info: 3: + IC(1.051 ns) + CELL(0.535 ns) = 2.934 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 3.016 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13 4 COMB LAB_X27_Y14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 3.016 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 3.490 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14 5 COMB LAB_X27_Y14 3 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 3.490 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_2_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 91 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.184 ns) 4.191 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977 6 COMB LAB_X27_Y14 3 " "Info: 6: + IC(0.517 ns) + CELL(0.184 ns) = 4.191 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[6\]~977'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.535 ns) 5.218 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11 7 COMB LAB_X27_Y14 1 " "Info: 7: + IC(0.492 ns) + CELL(0.535 ns) = 5.218 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 5.300 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13 8 COMB LAB_X27_Y14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 5.300 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 5.774 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14 9 COMB LAB_X27_Y14 3 " "Info: 9: + IC(0.000 ns) + CELL(0.474 ns) = 5.774 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_3_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 96 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.184 ns) 6.475 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979 10 COMB LAB_X27_Y14 3 " "Info: 10: + IC(0.517 ns) + CELL(0.184 ns) = 6.475 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[9\]~979'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.535 ns) 7.502 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11 11 COMB LAB_X27_Y14 1 " "Info: 11: + IC(0.492 ns) + CELL(0.535 ns) = 7.502 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 7.584 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13 12 COMB LAB_X27_Y14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.082 ns) = 7.584 ns; Loc. = LAB_X27_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 8.058 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14 13 COMB LAB_X27_Y14 3 " "Info: 13: + IC(0.000 ns) + CELL(0.474 ns) = 8.058 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_4_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 101 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.184 ns) 9.317 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981 14 COMB LAB_X25_Y14 3 " "Info: 14: + IC(1.075 ns) + CELL(0.184 ns) = 9.317 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[12\]~981'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.535 ns) 10.610 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11 15 COMB LAB_X26_Y14 1 " "Info: 15: + IC(0.758 ns) + CELL(0.535 ns) = 10.610 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 10.692 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13 16 COMB LAB_X26_Y14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.082 ns) = 10.692 ns; Loc. = LAB_X26_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 11.166 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14 17 COMB LAB_X26_Y14 3 " "Info: 17: + IC(0.000 ns) + CELL(0.474 ns) = 11.166 ns; Loc. = LAB_X26_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_5_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 106 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.184 ns) 12.133 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983 18 COMB LAB_X25_Y14 3 " "Info: 18: + IC(0.783 ns) + CELL(0.184 ns) = 12.133 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[15\]~983'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.967 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.535 ns) 13.160 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11 19 COMB LAB_X25_Y14 1 " "Info: 19: + IC(0.492 ns) + CELL(0.535 ns) = 13.160 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 13.242 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13 20 COMB LAB_X25_Y14 1 " "Info: 20: + IC(0.000 ns) + CELL(0.082 ns) = 13.242 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 13.716 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14 21 COMB LAB_X25_Y14 3 " "Info: 21: + IC(0.000 ns) + CELL(0.474 ns) = 13.716 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_6_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 111 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.184 ns) 14.417 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985 22 COMB LAB_X25_Y14 3 " "Info: 22: + IC(0.517 ns) + CELL(0.184 ns) = 14.417 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[18\]~985'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.535 ns) 15.444 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11 23 COMB LAB_X25_Y14 1 " "Info: 23: + IC(0.492 ns) + CELL(0.535 ns) = 15.444 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 15.526 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13 24 COMB LAB_X25_Y14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.082 ns) = 15.526 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 16.000 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14 25 COMB LAB_X25_Y14 3 " "Info: 25: + IC(0.000 ns) + CELL(0.474 ns) = 16.000 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_7_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 116 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.184 ns) 16.701 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987 26 COMB LAB_X25_Y14 3 " "Info: 26: + IC(0.517 ns) + CELL(0.184 ns) = 16.701 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[21\]~987'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.535 ns) 17.994 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11 27 COMB LAB_X24_Y14 1 " "Info: 27: + IC(0.758 ns) + CELL(0.535 ns) = 17.994 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[1\]~11'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 18.076 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13 28 COMB LAB_X24_Y14 1 " "Info: 28: + IC(0.000 ns) + CELL(0.082 ns) = 18.076 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 18.550 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14 29 COMB LAB_X24_Y14 3 " "Info: 29: + IC(0.000 ns) + CELL(0.474 ns) = 18.550 ns; Loc. = LAB_X24_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_8_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 121 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.184 ns) 19.493 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988 30 COMB LAB_X25_Y14 1 " "Info: 30: + IC(0.759 ns) + CELL(0.184 ns) = 19.493 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[25\]~988'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.535 ns) 20.786 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13 31 COMB LAB_X24_Y14 1 " "Info: 31: + IC(0.758 ns) + CELL(0.535 ns) = 20.786 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[2\]~13'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 21.260 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14 32 COMB LAB_X24_Y14 3 " "Info: 32: + IC(0.000 ns) + CELL(0.474 ns) = 21.260 ns; Loc. = LAB_X24_Y14; Fanout = 3; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|add_sub_9_result_int\[3\]~14'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 126 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.184 ns) 21.961 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[27\]~991 33 COMB LAB_X24_Y14 1 " "Info: 33: + IC(0.517 ns) + CELL(0.184 ns) = 21.961 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|StageOut\[27\]~991'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[27]~991 } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 145 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 22.061 ns lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[0\] 34 REG LAB_X24_Y14 3 " "Info: 34: + IC(0.000 ns) + CELL(0.100 ns) = 22.061 ns; Loc. = LAB_X24_Y14; Fanout = 3; REG Node = 'lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFStage\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[27]~991 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[0] } "NODE_NAME" } } { "db/alt_u_div_5kf.tdf" "" { Text "D:/Software_workspace/FPGA/filter/db/alt_u_div_5kf.tdf" 43 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.551 ns ( 47.83 % ) " "Info: Total cell delay = 10.551 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.510 ns ( 52.17 % ) " "Info: Total interconnect delay = 11.510 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.061 ns" { lpm_add_sub0:inst47|lpm_add_sub:lpm_add_sub_component|add_sub_mjj:auto_generated|pipeline_dffe[18] lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[3]~975 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_2_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[6]~977 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_3_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[9]~979 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_4_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[12]~981 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_5_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[15]~983 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_6_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[18]~985 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_7_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[21]~987 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[1]~11 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_8_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[25]~988 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[2]~13 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|add_sub_9_result_int[3]~14 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|StageOut[27]~991 lpm_divide0:inst48|lpm_divide:lpm_divide_component|lpm_divide_oqr:auto_generated|sign_div_unsign_87i:divider|alt_u_div_5kf:divider|DFFStage[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[18\] 0 " "Info: Pin \"OUTPUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[17\] 0 " "Info: Pin \"OUTPUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[16\] 0 " "Info: Pin \"OUTPUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[15\] 0 " "Info: Pin \"OUTPUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[14\] 0 " "Info: Pin \"OUTPUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[13\] 0 " "Info: Pin \"OUTPUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[12\] 0 " "Info: Pin \"OUTPUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[11\] 0 " "Info: Pin \"OUTPUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[10\] 0 " "Info: Pin \"OUTPUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[9\] 0 " "Info: Pin \"OUTPUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[8\] 0 " "Info: Pin \"OUTPUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Info: Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Info: Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Info: Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Info: Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Info: Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Info: Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Info: Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Info: Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Software_workspace/FPGA/filter/filter.fit.smsg " "Info: Generated suppressed messages file D:/Software_workspace/FPGA/filter/filter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 4 4 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:04:57 2022 " "Info: Processing ended: Wed Dec 14 20:04:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
