<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: cpu/kvm/x86_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<h1>cpu/kvm/x86_cpu.cc</h1><a href="x86__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2013 Andreas Sandberg</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Andreas Sandberg</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#include &lt;linux/kvm.h&gt;</span>
<a name="l00032"></a>00032 
<a name="l00033"></a>00033 <span class="preprocessor">#include &lt;algorithm&gt;</span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &lt;cerrno&gt;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &lt;memory&gt;</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="msr_8hh.html">arch/x86/regs/msr.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="cpuid_8hh.html">arch/x86/cpuid.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="x86_2utility_8hh.html">arch/x86/utility.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;arch/registers.hh&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2kvm_2base_8hh.html">cpu/kvm/base.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;<a class="code" href="x86__cpu_8hh.html">cpu/kvm/x86_cpu.hh</a>&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;debug/Kvm.hh&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;debug/KvmIO.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;debug/KvmInt.hh&quot;</span>
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <span class="keyword">using namespace </span>X86ISA;
<a name="l00050"></a>00050 
<a name="l00051"></a><a class="code" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">00051</a> <span class="preprocessor">#define MSR_TSC 0x10</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span>
<a name="l00053"></a><a class="code" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">00053</a> <span class="preprocessor">#define IO_PCI_CONF_ADDR 0xCF8</span>
<a name="l00054"></a><a class="code" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define IO_PCI_CONF_DATA_BASE 0xCFC</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">// Task segment type of an inactive 32-bit or 64-bit task</span>
<a name="l00057"></a><a class="code" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">00057</a> <span class="preprocessor">#define SEG_SYS_TYPE_TSS_AVAILABLE 9</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="comment">// Task segment type of an active 32-bit or 64-bit task</span>
<a name="l00059"></a><a class="code" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">00059</a> <span class="preprocessor">#define SEG_SYS_TYPE_TSS_BUSY 11</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 <span class="comment">// Non-conforming accessed code segment</span>
<a name="l00062"></a><a class="code" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">00062</a> <span class="preprocessor">#define SEG_CS_TYPE_ACCESSED 9</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="comment">// Non-conforming accessed code segment that can be read</span>
<a name="l00064"></a><a class="code" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">00064</a> <span class="preprocessor">#define SEG_CS_TYPE_READ_ACCESSED 11</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">// The lowest bit of the type field for normal segments (code and</span>
<a name="l00067"></a>00067 <span class="comment">// data) is used to indicate that a segment has been accessed.</span>
<a name="l00068"></a><a class="code" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">00068</a> <span class="preprocessor">#define SEG_TYPE_BIT_ACCESSED 1</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a><a class="code" href="structFXSave.html">00070</a> <span class="keyword">struct </span><a class="code" href="structFXSave.html">FXSave</a>
<a name="l00071"></a>00071 {
<a name="l00072"></a><a class="code" href="structFXSave.html#afb1d70a19a37f49b87ced91b8f39b651">00072</a>     uint16_t <a class="code" href="structFXSave.html#afb1d70a19a37f49b87ced91b8f39b651">fcw</a>;
<a name="l00073"></a><a class="code" href="structFXSave.html#a040c0c1526d6db992c9a3b761bcc73e0">00073</a>     uint16_t <a class="code" href="structFXSave.html#a040c0c1526d6db992c9a3b761bcc73e0">fsw</a>;
<a name="l00074"></a><a class="code" href="structFXSave.html#a34bb447cc194c675338ad41bbf524999">00074</a>     uint8_t <a class="code" href="structFXSave.html#a34bb447cc194c675338ad41bbf524999">ftwx</a>;
<a name="l00075"></a><a class="code" href="structFXSave.html#a78ab3787b23d1bf7593e43d864ebf50b">00075</a>     uint8_t <a class="code" href="structFXSave.html#a78ab3787b23d1bf7593e43d864ebf50b">pad0</a>;
<a name="l00076"></a><a class="code" href="structFXSave.html#a5ebca7076d6aa795c3300fa86dcd96d2">00076</a>     uint16_t <a class="code" href="structFXSave.html#a5ebca7076d6aa795c3300fa86dcd96d2">last_opcode</a>;
<a name="l00077"></a>00077     <span class="keyword">union </span>{
<a name="l00078"></a>00078         <span class="keyword">struct </span>{
<a name="l00079"></a><a class="code" href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">00079</a>             uint32_t <a class="code" href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">fpu_ip</a>;
<a name="l00080"></a><a class="code" href="structFXSave.html#a87000024ca148613c6a27825ded7e1b9">00080</a>             uint16_t <a class="code" href="structFXSave.html#a87000024ca148613c6a27825ded7e1b9">fpu_cs</a>;
<a name="l00081"></a><a class="code" href="structFXSave.html#a299befa442e6116d1c280f7634851cd1">00081</a>             uint16_t <a class="code" href="structFXSave.html#a299befa442e6116d1c280f7634851cd1">pad1</a>;
<a name="l00082"></a><a class="code" href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">00082</a>             uint32_t <a class="code" href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">fpu_dp</a>;
<a name="l00083"></a><a class="code" href="structFXSave.html#ab1d7f6c2c125af85c7320ad4b1b794a9">00083</a>             uint16_t <a class="code" href="structFXSave.html#ab1d7f6c2c125af85c7320ad4b1b794a9">fpu_ds</a>;
<a name="l00084"></a><a class="code" href="structFXSave.html#a8933abd881eaa057083d05175dc3b0fe">00084</a>             uint16_t <a class="code" href="structFXSave.html#a8933abd881eaa057083d05175dc3b0fe">pad2</a>;
<a name="l00085"></a>00085         } <a class="code" href="structFXSave.html#a3168775c5bdd16399da1ad930c1cbda7">ctrl32</a>;
<a name="l00086"></a>00086 
<a name="l00087"></a>00087         <span class="keyword">struct </span>{
<a name="l00088"></a><a class="code" href="structFXSave.html#a70b954cddbdc5d31703def07eca258a1">00088</a>             uint64_t <a class="code" href="structFXSave.html#a2170c4491c5e58b7ca85ce5a782db75f">fpu_ip</a>;
<a name="l00089"></a><a class="code" href="structFXSave.html#a1ef0d05b3a93fa9fe5fd671c0f8c73e0">00089</a>             uint64_t <a class="code" href="structFXSave.html#af4f27ae6ca356f98301c077fd68c5eaa">fpu_dp</a>;
<a name="l00090"></a>00090         } <a class="code" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">ctrl64</a>;
<a name="l00091"></a>00091     };
<a name="l00092"></a><a class="code" href="structFXSave.html#a126d3f5d6f579bcaca3017405999bd92">00092</a>     uint32_t <a class="code" href="structFXSave.html#a126d3f5d6f579bcaca3017405999bd92">mxcsr</a>;
<a name="l00093"></a><a class="code" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">00093</a>     uint32_t <a class="code" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">mxcsr_mask</a>;
<a name="l00094"></a>00094 
<a name="l00095"></a><a class="code" href="structFXSave.html#aa3a6bc4428e2e21a7515f87801006733">00095</a>     uint8_t <a class="code" href="structFXSave.html#aa3a6bc4428e2e21a7515f87801006733">fpr</a>[8][16];
<a name="l00096"></a><a class="code" href="structFXSave.html#af25e76baee802d28b5d5343bf2c496b9">00096</a>     uint8_t <a class="code" href="structFXSave.html#af25e76baee802d28b5d5343bf2c496b9">xmm</a>[16][16];
<a name="l00097"></a>00097 
<a name="l00098"></a><a class="code" href="structFXSave.html#a79a2f39ee1b5dac944393f2b4859a558">00098</a>     uint64_t <a class="code" href="structFXSave.html#a79a2f39ee1b5dac944393f2b4859a558">reserved</a>[12];
<a name="l00099"></a>00099 } <a class="code" href="x86__cpu_8cc.html#a71c71aceb8fa2a663f6ac608a6df0b08">M5_ATTR_PACKED</a>;
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 <a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<span class="keyword">sizeof</span>(<a class="code" href="structFXSave.html">FXSave</a>) == 512, <span class="stringliteral">&quot;Unexpected size of FXSave&quot;</span>);
<a name="l00102"></a>00102 
<a name="l00103"></a><a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">00103</a> <span class="preprocessor">#define FOREACH_IREG()                          \</span>
<a name="l00104"></a>00104 <span class="preprocessor">    do {                                        \</span>
<a name="l00105"></a>00105 <span class="preprocessor">        APPLY_IREG(rax, INTREG_RAX);            \</span>
<a name="l00106"></a>00106 <span class="preprocessor">        APPLY_IREG(rbx, INTREG_RBX);            \</span>
<a name="l00107"></a>00107 <span class="preprocessor">        APPLY_IREG(rcx, INTREG_RCX);            \</span>
<a name="l00108"></a>00108 <span class="preprocessor">        APPLY_IREG(rdx, INTREG_RDX);            \</span>
<a name="l00109"></a>00109 <span class="preprocessor">        APPLY_IREG(rsi, INTREG_RSI);            \</span>
<a name="l00110"></a>00110 <span class="preprocessor">        APPLY_IREG(rdi, INTREG_RDI);            \</span>
<a name="l00111"></a>00111 <span class="preprocessor">        APPLY_IREG(rsp, INTREG_RSP);            \</span>
<a name="l00112"></a>00112 <span class="preprocessor">        APPLY_IREG(rbp, INTREG_RBP);            \</span>
<a name="l00113"></a>00113 <span class="preprocessor">        APPLY_IREG(r8, INTREG_R8);              \</span>
<a name="l00114"></a>00114 <span class="preprocessor">        APPLY_IREG(r9, INTREG_R9);              \</span>
<a name="l00115"></a>00115 <span class="preprocessor">        APPLY_IREG(r10, INTREG_R10);            \</span>
<a name="l00116"></a>00116 <span class="preprocessor">        APPLY_IREG(r11, INTREG_R11);            \</span>
<a name="l00117"></a>00117 <span class="preprocessor">        APPLY_IREG(r12, INTREG_R12);            \</span>
<a name="l00118"></a>00118 <span class="preprocessor">        APPLY_IREG(r13, INTREG_R13);            \</span>
<a name="l00119"></a>00119 <span class="preprocessor">        APPLY_IREG(r14, INTREG_R14);            \</span>
<a name="l00120"></a>00120 <span class="preprocessor">        APPLY_IREG(r15, INTREG_R15);            \</span>
<a name="l00121"></a>00121 <span class="preprocessor">    } while(0)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">00123</a> <span class="preprocessor">#define FOREACH_SREG()                                  \</span>
<a name="l00124"></a>00124 <span class="preprocessor">    do {                                                \</span>
<a name="l00125"></a>00125 <span class="preprocessor">        APPLY_SREG(cr0, MISCREG_CR0);                   \</span>
<a name="l00126"></a>00126 <span class="preprocessor">        APPLY_SREG(cr2, MISCREG_CR2);                   \</span>
<a name="l00127"></a>00127 <span class="preprocessor">        APPLY_SREG(cr3, MISCREG_CR3);                   \</span>
<a name="l00128"></a>00128 <span class="preprocessor">        APPLY_SREG(cr4, MISCREG_CR4);                   \</span>
<a name="l00129"></a>00129 <span class="preprocessor">        APPLY_SREG(cr8, MISCREG_CR8);                   \</span>
<a name="l00130"></a>00130 <span class="preprocessor">        APPLY_SREG(efer, MISCREG_EFER);                 \</span>
<a name="l00131"></a>00131 <span class="preprocessor">        APPLY_SREG(apic_base, MISCREG_APIC_BASE);       \</span>
<a name="l00132"></a>00132 <span class="preprocessor">    } while(0)</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a><a class="code" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">00134</a> <span class="preprocessor">#define FOREACH_DREG()                          \</span>
<a name="l00135"></a>00135 <span class="preprocessor">    do {                                        \</span>
<a name="l00136"></a>00136 <span class="preprocessor">        APPLY_DREG(db[0], MISCREG_DR0);         \</span>
<a name="l00137"></a>00137 <span class="preprocessor">        APPLY_DREG(db[1], MISCREG_DR1);         \</span>
<a name="l00138"></a>00138 <span class="preprocessor">        APPLY_DREG(db[2], MISCREG_DR2);         \</span>
<a name="l00139"></a>00139 <span class="preprocessor">        APPLY_DREG(db[3], MISCREG_DR3);         \</span>
<a name="l00140"></a>00140 <span class="preprocessor">        APPLY_DREG(dr6, MISCREG_DR6);           \</span>
<a name="l00141"></a>00141 <span class="preprocessor">        APPLY_DREG(dr7, MISCREG_DR7);           \</span>
<a name="l00142"></a>00142 <span class="preprocessor">    } while(0)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">00144</a> <span class="preprocessor">#define FOREACH_SEGMENT()                                       \</span>
<a name="l00145"></a>00145 <span class="preprocessor">    do {                                                        \</span>
<a name="l00146"></a>00146 <span class="preprocessor">        APPLY_SEGMENT(cs, MISCREG_CS - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00147"></a>00147 <span class="preprocessor">        APPLY_SEGMENT(ds, MISCREG_DS - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00148"></a>00148 <span class="preprocessor">        APPLY_SEGMENT(es, MISCREG_ES - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00149"></a>00149 <span class="preprocessor">        APPLY_SEGMENT(fs, MISCREG_FS - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00150"></a>00150 <span class="preprocessor">        APPLY_SEGMENT(gs, MISCREG_GS - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00151"></a>00151 <span class="preprocessor">        APPLY_SEGMENT(ss, MISCREG_SS - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00152"></a>00152 <span class="preprocessor">        APPLY_SEGMENT(tr, MISCREG_TR - MISCREG_SEG_SEL_BASE);   \</span>
<a name="l00153"></a>00153 <span class="preprocessor">        APPLY_SEGMENT(ldt, MISCREG_TSL - MISCREG_SEG_SEL_BASE); \</span>
<a name="l00154"></a>00154 <span class="preprocessor">    } while(0)</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a><a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">00156</a> <span class="preprocessor">#define FOREACH_DTABLE()                                        \</span>
<a name="l00157"></a>00157 <span class="preprocessor">    do {                                                        \</span>
<a name="l00158"></a>00158 <span class="preprocessor">        APPLY_DTABLE(gdt, MISCREG_TSG - MISCREG_SEG_SEL_BASE);  \</span>
<a name="l00159"></a>00159 <span class="preprocessor">        APPLY_DTABLE(idt, MISCREG_IDTR - MISCREG_SEG_SEL_BASE); \</span>
<a name="l00160"></a>00160 <span class="preprocessor">    } while(0)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00162"></a>00162 <span class="keyword">template</span>&lt;<span class="keyword">typename</span> STRUCT, <span class="keyword">typename</span> ENTRY&gt;
<a name="l00163"></a><a class="code" href="x86__cpu_8cc.html#a28d3018844ed28641faabd89ab18e3ff">00163</a> <span class="keyword">static</span> STRUCT *<a class="code" href="x86__cpu_8cc.html#a28d3018844ed28641faabd89ab18e3ff">newVarStruct</a>(<span class="keywordtype">size_t</span> entries)
<a name="l00164"></a>00164 {
<a name="l00165"></a>00165     <span class="keywordflow">return</span> (STRUCT *)operator new(<span class="keyword">sizeof</span>(STRUCT) + entries * <span class="keyword">sizeof</span>(ENTRY));
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 
<a name="l00168"></a>00168 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00169"></a><a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">00169</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_regs &amp;regs)
<a name="l00170"></a>00170 {
<a name="l00171"></a>00171     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM register state:\n&quot;</span>);
<a name="l00172"></a>00172 
<a name="l00173"></a>00173 <span class="preprocessor">#define APPLY_IREG(kreg, mreg)                  \</span>
<a name="l00174"></a>00174 <span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00176"></a>00176     <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();
<a name="l00177"></a>00177 
<a name="l00178"></a>00178 <span class="preprocessor">#undef APPLY_IREG</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\trip: 0x%llx\n&quot;</span>, regs.rip);
<a name="l00181"></a>00181     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\trflags: 0x%llx\n&quot;</span>, regs.rflags);
<a name="l00182"></a>00182 }
<a name="l00183"></a>00183 
<a name="l00184"></a>00184 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00185"></a><a class="code" href="x86__cpu_8cc.html#a74ec3b8549e1f3e742423b0ec38bb9de">00185</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *reg_name, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>)
<a name="l00186"></a>00186 {
<a name="l00187"></a>00187     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t%s: @0x%llx+%x [sel: 0x%x, type: 0x%x]\n&quot;</span>
<a name="l00188"></a>00188            <span class="stringliteral">&quot;\t\tpres.: %u, dpl: %u, db: %u, s: %u, l: %u, g: %u, avl: %u, unus.: %u\n&quot;</span>,
<a name="l00189"></a>00189            reg_name,
<a name="l00190"></a>00190            seg.base, seg.limit, seg.selector, seg.type,
<a name="l00191"></a>00191            seg.present, seg.dpl, seg.db, seg.s, seg.l, seg.g, seg.avl, seg.unusable);
<a name="l00192"></a>00192 }
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00195"></a><a class="code" href="x86__cpu_8cc.html#a69fa7ec6c7399ac8aa29df5e7bfa9efc">00195</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *reg_name, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_dtable &amp;dtable)
<a name="l00196"></a>00196 {
<a name="l00197"></a>00197     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t%s: @0x%llx+%x\n&quot;</span>,
<a name="l00198"></a>00198            reg_name, dtable.base, dtable.limit);
<a name="l00199"></a>00199 }
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00202"></a><a class="code" href="x86__cpu_8cc.html#a36910f19c3862f43565434410f6d211b">00202</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)
<a name="l00203"></a>00203 {
<a name="l00204"></a>00204 <span class="preprocessor">#define APPLY_SREG(kreg, mreg)                          \</span>
<a name="l00205"></a>00205 <span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, sregs.kreg);</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_SEGMENT(kreg, idx)                \</span>
<a name="l00207"></a>00207 <span class="preprocessor">    dumpKvm(# kreg, sregs.kreg);</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_DTABLE(kreg, idx)                 \</span>
<a name="l00209"></a>00209 <span class="preprocessor">    dumpKvm(# kreg, sregs.kreg);</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00211"></a>00211     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Special registers:\n&quot;</span>);
<a name="l00212"></a>00212     <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();
<a name="l00213"></a>00213     <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();
<a name="l00214"></a>00214     <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();
<a name="l00215"></a>00215 
<a name="l00216"></a>00216     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Interrupt Bitmap:&quot;</span>);
<a name="l00217"></a>00217     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; KVM_NR_INTERRUPTS; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> += 64)
<a name="l00218"></a>00218         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  0x%.8x&quot;</span>, sregs.interrupt_bitmap[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> / 64]);
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="preprocessor">#undef APPLY_SREG</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_SEGMENT</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_DTABLE</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>}
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 <span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00227"></a>00227 <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_debugregs &amp;regs)
<a name="l00228"></a>00228 {
<a name="l00229"></a>00229     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM debug state:\n&quot;</span>);
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="preprocessor">#define APPLY_DREG(kreg, mreg)                  \</span>
<a name="l00232"></a>00232 <span class="preprocessor">    inform(&quot;\t&quot; # kreg &quot;: 0x%llx\n&quot;, regs.kreg)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>
<a name="l00234"></a>00234     <a class="code" href="x86__cpu_8cc.html#a356ecb0e240862ff8435fda6237e8cc9">FOREACH_DREG</a>();
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 <span class="preprocessor">#undef APPLY_DREG</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tflags: 0x%llx\n&quot;</span>, regs.flags);
<a name="l00239"></a>00239 }
<a name="l00240"></a>00240 <span class="preprocessor">#endif</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span>
<a name="l00242"></a>00242 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00243"></a><a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">00243</a> <a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structFXSave.html">FXSave</a> &amp;xs)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_ip: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">ctrl64</a>.fpu_ip);
<a name="l00246"></a>00246     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_dp: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">ctrl64</a>.fpu_dp);
<a name="l00247"></a>00247     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tmxcsr_mask: 0x%x\n&quot;</span>, xs.<a class="code" href="structFXSave.html#aff547638956fdd4bfea5e057bcdcbca5">mxcsr_mask</a>);
<a name="l00248"></a>00248 }
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00251"></a><a class="code" href="x86__cpu_8cc.html#a66c7b9de0f3bb8c466dd0b8d4fb3567b">00251</a> <a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_ip: 0x%x\n&quot;</span>, fpu.last_ip);
<a name="l00254"></a>00254     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_dp: 0x%x\n&quot;</span>, fpu.last_dp);
<a name="l00255"></a>00255 }
<a name="l00256"></a>00256 
<a name="l00257"></a>00257 <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;
<a name="l00258"></a>00258 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00259"></a><a class="code" href="x86__cpu_8cc.html#a46f5ba7be6890a81b497c1eeaf8c2029">00259</a> <a class="code" href="x86__cpu_8cc.html#a46f5ba7be6890a81b497c1eeaf8c2029">dumpFpuCommon</a>(<span class="keyword">const</span> T &amp;fpu)
<a name="l00260"></a>00260 {
<a name="l00261"></a>00261     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> top((fpu.fsw &gt;&gt; 11) &amp; 0x7);
<a name="l00262"></a>00262     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tfcw: 0x%x\n&quot;</span>, fpu.fcw);
<a name="l00263"></a>00263 
<a name="l00264"></a>00264     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tfsw: 0x%x (top: %i, &quot;</span>
<a name="l00265"></a>00265            <span class="stringliteral">&quot;conditions: %s%s%s%s, exceptions: %s%s%s%s%s%s %s%s%s)\n&quot;</span>,
<a name="l00266"></a>00266            fpu.fsw, top,
<a name="l00267"></a>00267 
<a name="l00268"></a>00268            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a58734b339d67def64391ff6acf184a80">CC0Bit</a>) ? <span class="stringliteral">&quot;C0&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00269"></a>00269            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a9b582520d3f6eaaf7abf3b5321d1f4ee">CC1Bit</a>) ? <span class="stringliteral">&quot;C1&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00270"></a>00270            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a72eac9ae8aa05ba6b237b8cf9ad0bfb3">CC2Bit</a>) ? <span class="stringliteral">&quot;C2&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00271"></a>00271            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1524b4008f324f0390ecd8919123d2f5">CC3Bit</a>) ? <span class="stringliteral">&quot;C3&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00272"></a>00272 
<a name="l00273"></a>00273            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a95c027b2b0a3441426652af406e6cfd0">IEBit</a>) ? <span class="stringliteral">&quot;I&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00274"></a>00274            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10ac2ab0e33820094b8518f86c921b15870">DEBit</a>) ? <span class="stringliteral">&quot;D&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00275"></a>00275            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10af1c857a82f2acc9733d023468cc0cc82">ZEBit</a>) ? <span class="stringliteral">&quot;Z&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00276"></a>00276            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10adecf1f8ca2a7fca9b874eeee82757635">OEBit</a>) ? <span class="stringliteral">&quot;O&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00277"></a>00277            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a1224f93e73570a26b66642d078eec865">UEBit</a>) ? <span class="stringliteral">&quot;U&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00278"></a>00278            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a57c77acc263f5adaa31d1902489078bf">PEBit</a>) ? <span class="stringliteral">&quot;P&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00279"></a>00279 
<a name="l00280"></a>00280            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a179afed04fc5501dc1b61cd95a1de2b0">StackFaultBit</a>) ? <span class="stringliteral">&quot;SF &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00281"></a>00281            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10aba169e8d831adb32cfe76ba654aadec3">ErrSummaryBit</a>) ? <span class="stringliteral">&quot;ES &quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l00282"></a>00282            (fpu.fsw &amp; <a class="code" href="namespaceX86ISA.html#acad46997b08fd10dace62fce240fee10a2336b7354c4022a24727e76c026df27c">BusyBit</a>) ? <span class="stringliteral">&quot;BUSY &quot;</span> : <span class="stringliteral">&quot;&quot;</span>
<a name="l00283"></a>00283         );
<a name="l00284"></a>00284     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tftwx: 0x%x\n&quot;</span>, fpu.ftwx);
<a name="l00285"></a>00285     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tlast_opcode: 0x%x\n&quot;</span>, fpu.last_opcode);
<a name="l00286"></a>00286     <a class="code" href="x86__cpu_8cc.html#adf41008a4447459acb9f919d51a2805b">dumpFpuSpec</a>(fpu);
<a name="l00287"></a>00287     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tmxcsr: 0x%x\n&quot;</span>, fpu.mxcsr);
<a name="l00288"></a>00288     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFP Stack:\n&quot;</span>);
<a name="l00289"></a>00289     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00290"></a>00290         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);
<a name="l00291"></a>00291         <span class="keyword">const</span> <span class="keywordtype">bool</span> empty(!((fpu.ftwx &gt;&gt; reg_idx) &amp; 0x1));
<a name="l00292"></a>00292         <span class="keyword">const</span> <span class="keywordtype">double</span> value(<a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06" title="Load an 80-bit float from memory and convert it to double.">X86ISA::loadFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]));
<a name="l00293"></a>00293         <span class="keywordtype">char</span> hex[33];
<a name="l00294"></a>00294         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; 10; ++<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>)
<a name="l00295"></a>00295             snprintf(&amp;hex[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>*2], 3, <span class="stringliteral">&quot;%.2x&quot;</span>, fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][j]);
<a name="l00296"></a>00296         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t\tST%i/%i: 0x%s (%f)%s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, reg_idx,
<a name="l00297"></a>00297                hex, value, empty ? <span class="stringliteral">&quot; (e)&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);
<a name="l00298"></a>00298     }
<a name="l00299"></a>00299     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tXMM registers:\n&quot;</span>);
<a name="l00300"></a>00300     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00301"></a>00301         <span class="keywordtype">char</span> hex[33];
<a name="l00302"></a>00302         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>)
<a name="l00303"></a>00303             snprintf(&amp;hex[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>*2], 3, <span class="stringliteral">&quot;%.2x&quot;</span>, fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][j]);
<a name="l00304"></a>00304         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t\t%i: 0x%s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, hex);
<a name="l00305"></a>00305     }
<a name="l00306"></a>00306 }
<a name="l00307"></a>00307 
<a name="l00308"></a>00308 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00309"></a><a class="code" href="x86__cpu_8cc.html#a97136c2e8a5ac2deba6e38795d3b5053">00309</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;FPU registers:\n&quot;</span>);
<a name="l00312"></a>00312     <a class="code" href="x86__cpu_8cc.html#a46f5ba7be6890a81b497c1eeaf8c2029">dumpFpuCommon</a>(fpu);
<a name="l00313"></a>00313 }
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00316"></a><a class="code" href="x86__cpu_8cc.html#a865009cd8e167f82ccbd8cdca9eb143c">00316</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;xsave)
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;FPU registers (XSave):\n&quot;</span>);
<a name="l00319"></a>00319     <a class="code" href="x86__cpu_8cc.html#a46f5ba7be6890a81b497c1eeaf8c2029">dumpFpuCommon</a>(*(<a class="code" href="structFXSave.html">FXSave</a> *)xsave.region);
<a name="l00320"></a>00320 }
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00323"></a><a class="code" href="x86__cpu_8cc.html#ae1337a353229bd0870744e1043623ff4">00323</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_msrs &amp;msrs)
<a name="l00324"></a>00324 {
<a name="l00325"></a>00325     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;MSRs:\n&quot;</span>);
<a name="l00326"></a>00326 
<a name="l00327"></a>00327     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; msrs.nmsrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00328"></a>00328         <span class="keyword">const</span> <span class="keyword">struct </span>kvm_msr_entry &amp;<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>(msrs.entries[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00329"></a>00329 
<a name="l00330"></a>00330         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\t0x%x: 0x%x\n&quot;</span>, e.index, e.data);
<a name="l00331"></a>00331     }
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00335"></a><a class="code" href="x86__cpu_8cc.html#af915161a847a8b42b652e6196c97d13f">00335</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xcrs &amp;regs)
<a name="l00336"></a>00336 {
<a name="l00337"></a>00337     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;KVM XCR registers:\n&quot;</span>);
<a name="l00338"></a>00338 
<a name="l00339"></a>00339     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFlags: 0x%x\n&quot;</span>, regs.flags);
<a name="l00340"></a>00340     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; regs.nr_xcrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00341"></a>00341         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tXCR[0x%x]: 0x%x\n&quot;</span>,
<a name="l00342"></a>00342                regs.xcrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].xcr,
<a name="l00343"></a>00343                regs.xcrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].value);
<a name="l00344"></a>00344     }
<a name="l00345"></a>00345 }
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00348"></a><a class="code" href="x86__cpu_8cc.html#afbf85fdc9a68b6997ea5f91a0c17ec10">00348</a> <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_events &amp;events)
<a name="l00349"></a>00349 {
<a name="l00350"></a>00350     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;vCPU events:\n&quot;</span>);
<a name="l00351"></a>00351 
<a name="l00352"></a>00352     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tException: [inj: %i, nr: %i, has_ec: %i, ec: %i]\n&quot;</span>,
<a name="l00353"></a>00353            events.exception.injected, events.exception.nr,
<a name="l00354"></a>00354            events.exception.has_error_code, events.exception.error_code);
<a name="l00355"></a>00355 
<a name="l00356"></a>00356     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tInterrupt: [inj: %i, nr: %i, soft: %i]\n&quot;</span>,
<a name="l00357"></a>00357            events.interrupt.injected, events.interrupt.nr,
<a name="l00358"></a>00358            events.interrupt.soft);
<a name="l00359"></a>00359 
<a name="l00360"></a>00360     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tNMI: [inj: %i, pending: %i, masked: %i]\n&quot;</span>,
<a name="l00361"></a>00361            events.nmi.injected, events.nmi.pending,
<a name="l00362"></a>00362            events.nmi.masked);
<a name="l00363"></a>00363 
<a name="l00364"></a>00364     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tSIPI vector: 0x%x\n&quot;</span>, events.sipi_vector);
<a name="l00365"></a>00365     <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;\tFlags: 0x%x\n&quot;</span>, events.flags);
<a name="l00366"></a>00366 }
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 <span class="keyword">static</span> <span class="keywordtype">bool</span>
<a name="l00369"></a><a class="code" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">00369</a> <a class="code" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)
<a name="l00370"></a>00370 {
<a name="l00371"></a>00371     <span class="comment">// x86-64 doesn&apos;t currently use the full 64-bit virtual address</span>
<a name="l00372"></a>00372     <span class="comment">// space, instead it uses signed 48 bit addresses that are</span>
<a name="l00373"></a>00373     <span class="comment">// sign-extended to 64 bits.  Such addresses are known as</span>
<a name="l00374"></a>00374     <span class="comment">// &quot;canonical&quot;.</span>
<a name="l00375"></a>00375     uint64_t upper_half(addr &amp; 0xffff800000000000ULL);
<a name="l00376"></a>00376     <span class="keywordflow">return</span> upper_half == 0 || upper_half == 0xffff800000000000;
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 
<a name="l00379"></a>00379 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00380"></a><a class="code" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">00380</a> <a class="code" href="x86__cpu_8cc.html#a7174d4d5d8e57f423f727d67beaa463d">checkSeg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, <span class="keyword">const</span> <span class="keywordtype">int</span> idx, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>,
<a name="l00381"></a>00381          <span class="keyword">struct</span> kvm_sregs sregs)
<a name="l00382"></a>00382 {
<a name="l00383"></a>00383     <span class="comment">// Check the register base</span>
<a name="l00384"></a>00384     <span class="keywordflow">switch</span> (idx) {
<a name="l00385"></a>00385       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:
<a name="l00386"></a>00386       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:
<a name="l00387"></a>00387       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:
<a name="l00388"></a>00388       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:
<a name="l00389"></a>00389         <span class="keywordflow">if</span> (!<a class="code" href="x86__cpu_8cc.html#a897edaa2f5ac7a67d3897d65908e8522">isCanonicalAddress</a>(seg.base))
<a name="l00390"></a>00390             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal %s base: 0x%x\n&quot;</span>, name, seg.base);
<a name="l00391"></a>00391         <span class="keywordflow">break</span>;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:
<a name="l00394"></a>00394       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:
<a name="l00395"></a>00395       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:
<a name="l00396"></a>00396         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00397"></a>00397             <span class="keywordflow">break</span>;
<a name="l00398"></a>00398       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:
<a name="l00399"></a>00399         <span class="keywordflow">if</span> (seg.base &amp; 0xffffffff00000000ULL)
<a name="l00400"></a>00400             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal %s base: 0x%x\n&quot;</span>, name, seg.base);
<a name="l00401"></a>00401         <span class="keywordflow">break</span>;
<a name="l00402"></a>00402     }
<a name="l00403"></a>00403 
<a name="l00404"></a>00404     <span class="comment">// Check the type</span>
<a name="l00405"></a>00405     <span class="keywordflow">switch</span> (idx) {
<a name="l00406"></a>00406       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:
<a name="l00407"></a>00407         <span class="keywordflow">switch</span> (seg.type) {
<a name="l00408"></a>00408           <span class="keywordflow">case</span> 3:
<a name="l00409"></a>00409             <span class="keywordflow">if</span> (seg.dpl != 0)
<a name="l00410"></a>00410                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is 3 but dpl != 0.\n&quot;</span>);
<a name="l00411"></a>00411             <span class="keywordflow">break</span>;
<a name="l00412"></a>00412           <span class="keywordflow">case</span> 9:
<a name="l00413"></a>00413           <span class="keywordflow">case</span> 11:
<a name="l00414"></a>00414             <span class="keywordflow">if</span> (seg.dpl != sregs.ss.dpl)
<a name="l00415"></a>00415                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is %i but CS DPL != SS DPL\n&quot;</span>, seg.type);
<a name="l00416"></a>00416             <span class="keywordflow">break</span>;
<a name="l00417"></a>00417           <span class="keywordflow">case</span> 13:
<a name="l00418"></a>00418           <span class="keywordflow">case</span> 15:
<a name="l00419"></a>00419             <span class="keywordflow">if</span> (seg.dpl &gt; sregs.ss.dpl)
<a name="l00420"></a>00420                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is %i but CS DPL &gt; SS DPL\n&quot;</span>, seg.type);
<a name="l00421"></a>00421             <span class="keywordflow">break</span>;
<a name="l00422"></a>00422           <span class="keywordflow">default</span>:
<a name="l00423"></a>00423             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal CS type: %i\n&quot;</span>, seg.type);
<a name="l00424"></a>00424             <span class="keywordflow">break</span>;
<a name="l00425"></a>00425         }
<a name="l00426"></a>00426         <span class="keywordflow">break</span>;
<a name="l00427"></a>00427 
<a name="l00428"></a>00428       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:
<a name="l00429"></a>00429         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00430"></a>00430             <span class="keywordflow">break</span>;
<a name="l00431"></a>00431         <span class="keywordflow">switch</span> (seg.type) {
<a name="l00432"></a>00432           <span class="keywordflow">case</span> 3:
<a name="l00433"></a>00433             <span class="keywordflow">if</span> (sregs.cs.type == 3 &amp;&amp; seg.dpl != 0)
<a name="l00434"></a>00434                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;CS type is 3, but SS DPL is != 0.\n&quot;</span>);
<a name="l00435"></a>00435             <span class="comment">/* FALLTHROUGH */</span>
<a name="l00436"></a>00436           <span class="keywordflow">case</span> 7:
<a name="l00437"></a>00437             <span class="keywordflow">if</span> (!(sregs.cr0 &amp; 1) &amp;&amp; seg.dpl != 0)
<a name="l00438"></a>00438                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;SS DPL is %i, but CR0 PE is 0\n&quot;</span>, seg.dpl);
<a name="l00439"></a>00439             <span class="keywordflow">break</span>;
<a name="l00440"></a>00440           <span class="keywordflow">default</span>:
<a name="l00441"></a>00441             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;Illegal SS type: %i\n&quot;</span>, seg.type);
<a name="l00442"></a>00442             <span class="keywordflow">break</span>;
<a name="l00443"></a>00443         }
<a name="l00444"></a>00444         <span class="keywordflow">break</span>;
<a name="l00445"></a>00445 
<a name="l00446"></a>00446       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:
<a name="l00447"></a>00447       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:
<a name="l00448"></a>00448       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:
<a name="l00449"></a>00449       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:
<a name="l00450"></a>00450         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00451"></a>00451             <span class="keywordflow">break</span>;
<a name="l00452"></a>00452         <span class="keywordflow">if</span> (!(seg.type &amp; 0x1) ||
<a name="l00453"></a>00453             ((seg.type &amp; 0x8) &amp;&amp; !(seg.type &amp; 0x2)))
<a name="l00454"></a>00454             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s has an illegal type field: %i\n&quot;</span>, name, seg.type);
<a name="l00455"></a>00455         <span class="keywordflow">break</span>;
<a name="l00456"></a>00456 
<a name="l00457"></a>00457       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:
<a name="l00458"></a>00458         <span class="comment">// TODO: We should check the CPU mode</span>
<a name="l00459"></a>00459         <span class="keywordflow">if</span> (seg.type != 3 &amp;&amp; seg.type != 11)
<a name="l00460"></a>00460             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: Illegal segment type (%i)\n&quot;</span>, name, seg.type);
<a name="l00461"></a>00461         <span class="keywordflow">break</span>;
<a name="l00462"></a>00462 
<a name="l00463"></a>00463       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:
<a name="l00464"></a>00464         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00465"></a>00465             <span class="keywordflow">break</span>;
<a name="l00466"></a>00466         <span class="keywordflow">if</span> (seg.type != 2)
<a name="l00467"></a>00467             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: Illegal segment type (%i)\n&quot;</span>, name, seg.type);
<a name="l00468"></a>00468         <span class="keywordflow">break</span>;
<a name="l00469"></a>00469     }
<a name="l00470"></a>00470 
<a name="l00471"></a>00471     <span class="keywordflow">switch</span> (idx) {
<a name="l00472"></a>00472       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:
<a name="l00473"></a>00473       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:
<a name="l00474"></a>00474       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:
<a name="l00475"></a>00475       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:
<a name="l00476"></a>00476       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:
<a name="l00477"></a>00477         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00478"></a>00478             <span class="keywordflow">break</span>;
<a name="l00479"></a>00479       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:
<a name="l00480"></a>00480         <span class="keywordflow">if</span> (!seg.s)
<a name="l00481"></a>00481             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: S flag not set\n&quot;</span>, name);
<a name="l00482"></a>00482         <span class="keywordflow">break</span>;
<a name="l00483"></a>00483 
<a name="l00484"></a>00484       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:
<a name="l00485"></a>00485         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00486"></a>00486             <span class="keywordflow">break</span>;
<a name="l00487"></a>00487       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:
<a name="l00488"></a>00488         <span class="keywordflow">if</span> (seg.s)
<a name="l00489"></a>00489             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: S flag is set\n&quot;</span>, name);
<a name="l00490"></a>00490         <span class="keywordflow">break</span>;
<a name="l00491"></a>00491     }
<a name="l00492"></a>00492 
<a name="l00493"></a>00493     <span class="keywordflow">switch</span> (idx) {
<a name="l00494"></a>00494       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>:
<a name="l00495"></a>00495       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>:
<a name="l00496"></a>00496       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>:
<a name="l00497"></a>00497       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>:
<a name="l00498"></a>00498       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>:
<a name="l00499"></a>00499       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>:
<a name="l00500"></a>00500         <span class="keywordflow">if</span> (seg.unusable)
<a name="l00501"></a>00501             <span class="keywordflow">break</span>;
<a name="l00502"></a>00502       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>:
<a name="l00503"></a>00503       <span class="keywordflow">case</span> <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>:
<a name="l00504"></a>00504         <span class="keywordflow">if</span> (!seg.present)
<a name="l00505"></a>00505             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s: P flag not set\n&quot;</span>, name);
<a name="l00506"></a>00506 
<a name="l00507"></a>00507         <span class="keywordflow">if</span> (((seg.limit &amp; 0xFFF) == 0 &amp;&amp; seg.g) ||
<a name="l00508"></a>00508             ((seg.limit &amp; 0xFFF00000) != 0 &amp;&amp; !seg.g)) {
<a name="l00509"></a>00509             <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;%s limit (0x%x) and g (%i) combination is illegal.\n&quot;</span>,
<a name="l00510"></a>00510                  name, seg.limit, seg.g);
<a name="l00511"></a>00511         }
<a name="l00512"></a>00512         <span class="keywordflow">break</span>;
<a name="l00513"></a>00513     }
<a name="l00514"></a>00514 
<a name="l00515"></a>00515     <span class="comment">// TODO: Check CS DB</span>
<a name="l00516"></a>00516 }
<a name="l00517"></a>00517 
<a name="l00518"></a><a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">00518</a> <a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU::X86KvmCPU</a>(X86KvmCPUParams *params)
<a name="l00519"></a>00519     : <a class="code" href="classBaseKvmCPU.html" title="Base class for KVM based CPU models.">BaseKvmCPU</a>(params),
<a name="l00520"></a>00520       useXSave(params-&gt;useXSave)
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     <a class="code" href="classKvm.html" title="KVM parent interface.">Kvm</a> &amp;kvm(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#a32fdd2477c6b421de8cc34dd2f89b691" title="Global KVM interface.">kvm</a>);
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a66bb8e58a6f76cf5447fe4f97fb30b4a" title="Support for KvmVM::setTSSAddress().">capSetTSSAddress</a>())
<a name="l00525"></a>00525         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_SET_TSS_ADDR)\n&quot;</span>);
<a name="l00526"></a>00526     <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a0c69a59fa1319d003e3e2c585239f405" title="Support for BaseKvmCPU::setCPUID2 and getSupportedCPUID().">capExtendedCPUID</a>())
<a name="l00527"></a>00527         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_EXT_CPUID)\n&quot;</span>);
<a name="l00528"></a>00528     <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#a713d7ffef6953999aa4e6b119f1ff7a8" title="Support for BaseKvmCPU::kvmNonMaskableInterrupt().">capUserNMI</a>())
<a name="l00529"></a>00529         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_USER_NMI)\n&quot;</span>);
<a name="l00530"></a>00530     <span class="keywordflow">if</span> (!kvm.<a class="code" href="classKvm.html#acd8b165ec7883cdd5d3e2df260a52e22" title="Support for getting and setting the kvm_vcpu_events structure.">capVCPUEvents</a>())
<a name="l00531"></a>00531         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: Missing capability (KVM_CAP_VCPU_EVENTS)\n&quot;</span>);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533     <a class="code" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5" title="Kvm::capDebugRegs() available?">haveDebugRegs</a> = kvm.<a class="code" href="classKvm.html#a2a662cb62c77f1b733a4696deb524b71" title="Support for getting and setting the kvm_debugregs structure.">capDebugRegs</a>();
<a name="l00534"></a>00534     <a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5" title="Kvm::capXSave() available?">haveXSave</a> = kvm.<a class="code" href="classKvm.html#a53bf550268d0316849e81a882bacd401" title="Support for getting and setting the kvm_xsave structure.">capXSave</a>();
<a name="l00535"></a>00535     <a class="code" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623" title="Kvm::capXCRs() available?">haveXCRs</a> = kvm.<a class="code" href="classKvm.html#a037c665cd90f7093bf9ef48f634d1943" title="Support for getting and setting the x86 XCRs.">capXCRs</a>();
<a name="l00536"></a>00536 
<a name="l00537"></a>00537     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a> &amp;&amp; !<a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5" title="Kvm::capXSave() available?">haveXSave</a>) {
<a name="l00538"></a>00538         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: XSAVE not supported by host. MXCSR synchronization might be &quot;</span>
<a name="l00539"></a>00539              <span class="stringliteral">&quot;unreliable due to kernel bugs.\n&quot;</span>);
<a name="l00540"></a>00540         <a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a> = <span class="keyword">false</span>;
<a name="l00541"></a>00541     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a>) {
<a name="l00542"></a>00542         <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;KVM: XSave FPU/SIMD synchronization disabled by user.\n&quot;</span>);
<a name="l00543"></a>00543     }
<a name="l00544"></a>00544 }
<a name="l00545"></a>00545 
<a name="l00546"></a><a class="code" href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">00546</a> <a class="code" href="classX86KvmCPU.html#af168da9f13db91573ad374b3745868b6">X86KvmCPU::~X86KvmCPU</a>()
<a name="l00547"></a>00547 {
<a name="l00548"></a>00548 }
<a name="l00549"></a>00549 
<a name="l00550"></a>00550 <span class="keywordtype">void</span>
<a name="l00551"></a><a class="code" href="classX86KvmCPU.html#a3a1c654bc082fa0a34308a4958abac66">00551</a> <a class="code" href="classX86KvmCPU.html#a3a1c654bc082fa0a34308a4958abac66">X86KvmCPU::startup</a>()
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <a class="code" href="classX86KvmCPU.html#a3a1c654bc082fa0a34308a4958abac66">BaseKvmCPU::startup</a>();
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     <a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578" title="Transfer gem5&amp;#39;s CPUID values into the virtual CPU.">updateCPUID</a>();
<a name="l00556"></a>00556 
<a name="l00557"></a>00557     <span class="comment">// TODO: Do we need to create an identity mapped TSS area? We</span>
<a name="l00558"></a>00558     <span class="comment">// should call kvm.vm.setTSSAddress() here in that case. It should</span>
<a name="l00559"></a>00559     <span class="comment">// only be needed for old versions of the virtualization</span>
<a name="l00560"></a>00560     <span class="comment">// extensions. We should make sure that the identity range is</span>
<a name="l00561"></a>00561     <span class="comment">// reserved in the e820 memory map in that case.</span>
<a name="l00562"></a>00562 }
<a name="l00563"></a>00563 
<a name="l00564"></a>00564 <span class="keywordtype">void</span>
<a name="l00565"></a><a class="code" href="classX86KvmCPU.html#a3ae6640c5a471eb2afac3a2fb9a727c5">00565</a> <a class="code" href="classX86KvmCPU.html#a3ae6640c5a471eb2afac3a2fb9a727c5">X86KvmCPU::dump</a>()
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567     <a class="code" href="classX86KvmCPU.html#ac07d36ffd9d077adf01248d280262ae2">dumpIntRegs</a>();
<a name="l00568"></a>00568     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a>)
<a name="l00569"></a>00569         <a class="code" href="classX86KvmCPU.html#a10dd29f7135713441c29e83e59f150dd">dumpXSave</a>();
<a name="l00570"></a>00570     <span class="keywordflow">else</span>
<a name="l00571"></a>00571         <a class="code" href="classX86KvmCPU.html#addf2252de2a95f26d2d7e0808480a975">dumpFpuRegs</a>();
<a name="l00572"></a>00572     <a class="code" href="classX86KvmCPU.html#aacb47771efde6258c0ce4c9bc871aca7">dumpSpecRegs</a>();
<a name="l00573"></a>00573     <a class="code" href="classX86KvmCPU.html#ac9daee65772362ad74124283f0caa5a3">dumpDebugRegs</a>();
<a name="l00574"></a>00574     <a class="code" href="classX86KvmCPU.html#ac95edceca6edaf4646be2f33723997eb">dumpXCRs</a>();
<a name="l00575"></a>00575     <a class="code" href="classX86KvmCPU.html#a7c01d8c4f7fb9048bce6c30cf7047872">dumpVCpuEvents</a>();
<a name="l00576"></a>00576     <a class="code" href="classX86KvmCPU.html#a2fd2c1eae3b74bd5650fa6625a9c19ff">dumpMSRs</a>();
<a name="l00577"></a>00577 }
<a name="l00578"></a>00578 
<a name="l00579"></a>00579 <span class="keywordtype">void</span>
<a name="l00580"></a><a class="code" href="classX86KvmCPU.html#addf2252de2a95f26d2d7e0808480a975">00580</a> <a class="code" href="classX86KvmCPU.html#addf2252de2a95f26d2d7e0808480a975">X86KvmCPU::dumpFpuRegs</a>()<span class="keyword"> const</span>
<a name="l00581"></a>00581 <span class="keyword"></span>{
<a name="l00582"></a>00582     <span class="keyword">struct </span>kvm_fpu fpu;
<a name="l00583"></a>00583     <a class="code" href="classBaseKvmCPU.html#aba532a4eb5890118f2957309e3ecff95" title="Get/Set the guest FPU/vector state.">getFPUState</a>(fpu);
<a name="l00584"></a>00584     <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(fpu);
<a name="l00585"></a>00585 }
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 <span class="keywordtype">void</span>
<a name="l00588"></a><a class="code" href="classX86KvmCPU.html#ac07d36ffd9d077adf01248d280262ae2">00588</a> <a class="code" href="classX86KvmCPU.html#ac07d36ffd9d077adf01248d280262ae2">X86KvmCPU::dumpIntRegs</a>()<span class="keyword"> const</span>
<a name="l00589"></a>00589 <span class="keyword"></span>{
<a name="l00590"></a>00590     <span class="keyword">struct </span>kvm_regs regs;
<a name="l00591"></a>00591     <a class="code" href="classBaseKvmCPU.html#a1a95237771da8d72f23cbcd56516fb95" title="Get/Set the register state of the guest vCPU.">getRegisters</a>(regs);
<a name="l00592"></a>00592     <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(regs);
<a name="l00593"></a>00593 }
<a name="l00594"></a>00594 
<a name="l00595"></a>00595 <span class="keywordtype">void</span>
<a name="l00596"></a><a class="code" href="classX86KvmCPU.html#aacb47771efde6258c0ce4c9bc871aca7">00596</a> <a class="code" href="classX86KvmCPU.html#aacb47771efde6258c0ce4c9bc871aca7">X86KvmCPU::dumpSpecRegs</a>()<span class="keyword"> const</span>
<a name="l00597"></a>00597 <span class="keyword"></span>{
<a name="l00598"></a>00598     <span class="keyword">struct </span>kvm_sregs sregs;
<a name="l00599"></a>00599     <a class="code" href="classBaseKvmCPU.html#a68a6a444166fe6abb8afe391acfac324">getSpecialRegisters</a>(sregs);
<a name="l00600"></a>00600     <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(sregs);
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="keywordtype">void</span>
<a name="l00604"></a><a class="code" href="classX86KvmCPU.html#ac9daee65772362ad74124283f0caa5a3">00604</a> <a class="code" href="classX86KvmCPU.html#ac9daee65772362ad74124283f0caa5a3">X86KvmCPU::dumpDebugRegs</a>()<span class="keyword"> const</span>
<a name="l00605"></a>00605 <span class="keyword"></span>{
<a name="l00606"></a>00606     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ae9fb86dbdd13a59abb41ebe492087fd5" title="Kvm::capDebugRegs() available?">haveDebugRegs</a>) {
<a name="l00607"></a>00607 <span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span>        <span class="keyword">struct </span>kvm_debugregs dregs;
<a name="l00609"></a>00609         <a class="code" href="classX86KvmCPU.html#a654fbe439af2439ab1a699f637857ec2" title="Wrappers around KVM&amp;#39;s state transfer methods.">getDebugRegisters</a>(dregs);
<a name="l00610"></a>00610         <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(dregs);
<a name="l00611"></a>00611 <span class="preprocessor">#endif</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span>    } <span class="keywordflow">else</span> {
<a name="l00613"></a>00613         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Debug registers not supported by kernel.\n&quot;</span>);
<a name="l00614"></a>00614     }
<a name="l00615"></a>00615 }
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="keywordtype">void</span>
<a name="l00618"></a><a class="code" href="classX86KvmCPU.html#ac95edceca6edaf4646be2f33723997eb">00618</a> <a class="code" href="classX86KvmCPU.html#ac95edceca6edaf4646be2f33723997eb">X86KvmCPU::dumpXCRs</a>()<span class="keyword"> const</span>
<a name="l00619"></a>00619 <span class="keyword"></span>{
<a name="l00620"></a>00620     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ad80d492cf5f6bd500928f9af45f8e623" title="Kvm::capXCRs() available?">haveXCRs</a>) {
<a name="l00621"></a>00621         <span class="keyword">struct </span>kvm_xcrs xcrs;
<a name="l00622"></a>00622         <a class="code" href="classX86KvmCPU.html#a1279957e4a8e809c80b8207fc0ab3417">getXCRs</a>(xcrs);
<a name="l00623"></a>00623         <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(xcrs);
<a name="l00624"></a>00624     } <span class="keywordflow">else</span> {
<a name="l00625"></a>00625         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;XCRs not supported by kernel.\n&quot;</span>);
<a name="l00626"></a>00626     }
<a name="l00627"></a>00627 }
<a name="l00628"></a>00628 
<a name="l00629"></a>00629 <span class="keywordtype">void</span>
<a name="l00630"></a><a class="code" href="classX86KvmCPU.html#a10dd29f7135713441c29e83e59f150dd">00630</a> <a class="code" href="classX86KvmCPU.html#a10dd29f7135713441c29e83e59f150dd">X86KvmCPU::dumpXSave</a>()<span class="keyword"> const</span>
<a name="l00631"></a>00631 <span class="keyword"></span>{
<a name="l00632"></a>00632     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#ab2da532658ce0604fdd89c4f949268c5" title="Kvm::capXSave() available?">haveXSave</a>) {
<a name="l00633"></a>00633         <span class="keyword">struct </span>kvm_xsave xsave;
<a name="l00634"></a>00634         <a class="code" href="classX86KvmCPU.html#aa53c9b7d3ad56bdd46f8f075a0632ad7">getXSave</a>(xsave);
<a name="l00635"></a>00635         <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(xsave);
<a name="l00636"></a>00636     } <span class="keywordflow">else</span> {
<a name="l00637"></a>00637         <a class="code" href="base_2misc_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;XSave not supported by kernel.\n&quot;</span>);
<a name="l00638"></a>00638     }
<a name="l00639"></a>00639 }
<a name="l00640"></a>00640 
<a name="l00641"></a>00641 <span class="keywordtype">void</span>
<a name="l00642"></a><a class="code" href="classX86KvmCPU.html#a7c01d8c4f7fb9048bce6c30cf7047872">00642</a> <a class="code" href="classX86KvmCPU.html#a7c01d8c4f7fb9048bce6c30cf7047872">X86KvmCPU::dumpVCpuEvents</a>()<span class="keyword"> const</span>
<a name="l00643"></a>00643 <span class="keyword"></span>{
<a name="l00644"></a>00644     <span class="keyword">struct </span>kvm_vcpu_events events;
<a name="l00645"></a>00645     <a class="code" href="classX86KvmCPU.html#a33d34694f8e01d89ca9c1ca8d396c51e">getVCpuEvents</a>(events);
<a name="l00646"></a>00646     <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(events);
<a name="l00647"></a>00647 }
<a name="l00648"></a>00648 
<a name="l00649"></a>00649 <span class="keywordtype">void</span>
<a name="l00650"></a><a class="code" href="classX86KvmCPU.html#a2fd2c1eae3b74bd5650fa6625a9c19ff">00650</a> <a class="code" href="classX86KvmCPU.html#a2fd2c1eae3b74bd5650fa6625a9c19ff">X86KvmCPU::dumpMSRs</a>()<span class="keyword"> const</span>
<a name="l00651"></a>00651 <span class="keyword"></span>{
<a name="l00652"></a>00652     <span class="keyword">const</span> Kvm::MSRIndexVector &amp;supported_msrs(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#a32fdd2477c6b421de8cc34dd2f89b691" title="Global KVM interface.">kvm</a>.getSupportedMSRs());
<a name="l00653"></a>00653     std::unique_ptr&lt;struct kvm_msrs&gt; msrs(
<a name="l00654"></a>00654         newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(
<a name="l00655"></a>00655             supported_msrs.size()));
<a name="l00656"></a>00656 
<a name="l00657"></a>00657     msrs-&gt;nmsrs = supported_msrs.size();
<a name="l00658"></a>00658     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; supported_msrs.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00659"></a>00659         <span class="keyword">struct </span>kvm_msr_entry &amp;<a class="code" href="namespaceArmISA.html#a300e2be8a75f735b68e3d6c321c28cd2">e</a>(msrs-&gt;entries[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);
<a name="l00660"></a>00660         e.index = supported_msrs[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];
<a name="l00661"></a>00661         e.reserved = 0;
<a name="l00662"></a>00662         e.data = 0;
<a name="l00663"></a>00663     }
<a name="l00664"></a>00664     <a class="code" href="classX86KvmCPU.html#a27920cceafac6fe782f7267f91d8ed56">getMSRs</a>(*msrs.get());
<a name="l00665"></a>00665 
<a name="l00666"></a>00666     <a class="code" href="x86__cpu_8cc.html#ac071f56204bac6717fe834e758908929">dumpKvm</a>(*msrs.get());
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 
<a name="l00669"></a>00669 <span class="keywordtype">void</span>
<a name="l00670"></a><a class="code" href="classX86KvmCPU.html#a5c7db943978232d2aa35e40e2dbfc475">00670</a> <a class="code" href="classX86KvmCPU.html#a5c7db943978232d2aa35e40e2dbfc475" title="Update the KVM state from the current thread context.">X86KvmCPU::updateKvmState</a>()
<a name="l00671"></a>00671 {
<a name="l00672"></a>00672     <a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0" title="Support routines to update the state of the KVM CPU from gem5&amp;#39;s state representation...">updateKvmStateRegs</a>();
<a name="l00673"></a>00673     <a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421" title="Update control registers (CRx, segments, etc.">updateKvmStateSRegs</a>();
<a name="l00674"></a>00674     <a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727" title="Update FPU and SIMD registers.">updateKvmStateFPU</a>();
<a name="l00675"></a>00675     <a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6" title="Update MSR registers.">updateKvmStateMSRs</a>();
<a name="l00676"></a>00676 
<a name="l00677"></a>00677     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;X86KvmCPU::updateKvmState():\n&quot;</span>);
<a name="l00678"></a>00678     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00679"></a>00679         <a class="code" href="classX86KvmCPU.html#a3ae6640c5a471eb2afac3a2fb9a727c5">dump</a>();
<a name="l00680"></a>00680 }
<a name="l00681"></a>00681 
<a name="l00682"></a>00682 <span class="keywordtype">void</span>
<a name="l00683"></a><a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0">00683</a> <a class="code" href="classX86KvmCPU.html#a1d1d6997a94e9b4e9e0e96b7b9f1aff0" title="Support routines to update the state of the KVM CPU from gem5&amp;#39;s state representation...">X86KvmCPU::updateKvmStateRegs</a>()
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keyword">struct </span>kvm_regs regs;
<a name="l00686"></a>00686 
<a name="l00687"></a>00687 <span class="preprocessor">#define APPLY_IREG(kreg, mreg) regs.kreg = tc-&gt;readIntReg(mreg)</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span>    <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();
<a name="l00689"></a>00689 <span class="preprocessor">#undef APPLY_IREG</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>
<a name="l00691"></a>00691     regs.rip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a78ae75b2c7b52b090ea58d8aafaae452">instAddr</a>() - <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4b11f8efefb57c9be4b205ce9734fdfa">MISCREG_CS_BASE</a>);
<a name="l00692"></a>00692 
<a name="l00693"></a>00693     <span class="comment">/* You might think that setting regs.rflags to the contents</span>
<a name="l00694"></a>00694 <span class="comment">     * MISCREG_RFLAGS here would suffice. In that case you&apos;re</span>
<a name="l00695"></a>00695 <span class="comment">     * mistaken. We need to reconstruct it from a bunch of ucode</span>
<a name="l00696"></a>00696 <span class="comment">     * registers and wave a dead chicken over it (aka mask out and set</span>
<a name="l00697"></a>00697 <span class="comment">     * reserved bits) to get it to work.</span>
<a name="l00698"></a>00698 <span class="comment">     */</span>
<a name="l00699"></a>00699     regs.rflags = <a class="code" href="namespaceX86ISA.html#abc3c39610e2a90f27e9248072c1dab90" title="Reconstruct the rflags register from the internal gem5 register state.">X86ISA::getRFlags</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l00700"></a>00700 
<a name="l00701"></a>00701     <a class="code" href="classBaseKvmCPU.html#aebc7ec36486a368d9b6a55c06a61b57c">setRegisters</a>(regs);
<a name="l00702"></a>00702 }
<a name="l00703"></a>00703 
<a name="l00704"></a>00704 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00705"></a><a class="code" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">00705</a> <a class="code" href="x86__cpu_8cc.html#a05127157d55aca2814725c2e283a2d19">setKvmSegmentReg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keyword">struct</span> kvm_segment &amp;kvm_seg,
<a name="l00706"></a>00706                  <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)
<a name="l00707"></a>00707 {
<a name="l00708"></a>00708     SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(index)));
<a name="l00709"></a>00709 
<a name="l00710"></a>00710     kvm_seg.base = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index));
<a name="l00711"></a>00711     kvm_seg.limit = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index));
<a name="l00712"></a>00712     kvm_seg.selector = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(index));
<a name="l00713"></a>00713     kvm_seg.type = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.type;
<a name="l00714"></a>00714     kvm_seg.present = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.present;
<a name="l00715"></a>00715     kvm_seg.dpl = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.dpl;
<a name="l00716"></a>00716     kvm_seg.db = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.defaultSize;
<a name="l00717"></a>00717     kvm_seg.s = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.system;
<a name="l00718"></a>00718     kvm_seg.l = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.longMode;
<a name="l00719"></a>00719     kvm_seg.g = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.granularity;
<a name="l00720"></a>00720     kvm_seg.avl = <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>.avl;
<a name="l00721"></a>00721 
<a name="l00722"></a>00722     <span class="comment">// A segment is normally unusable when the selector is zero. There</span>
<a name="l00723"></a>00723     <span class="comment">// is a attr.unusable flag in gem5, but it seems unused. qemu</span>
<a name="l00724"></a>00724     <span class="comment">// seems to set this to 0 all the time, so we just do the same and</span>
<a name="l00725"></a>00725     <span class="comment">// hope for the best.</span>
<a name="l00726"></a>00726     kvm_seg.unusable = 0;
<a name="l00727"></a>00727 }
<a name="l00728"></a>00728 
<a name="l00729"></a>00729 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00730"></a><a class="code" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">00730</a> <a class="code" href="x86__cpu_8cc.html#a51d8093baee27ba8789bb1af7af824a2">setKvmDTableReg</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keyword">struct</span> kvm_dtable &amp;kvm_dtable,
<a name="l00731"></a>00731                 <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)
<a name="l00732"></a>00732 {
<a name="l00733"></a>00733     kvm_dtable.base = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index));
<a name="l00734"></a>00734     kvm_dtable.limit = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index));
<a name="l00735"></a>00735 }
<a name="l00736"></a>00736 
<a name="l00737"></a>00737 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00738"></a><a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">00738</a> <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(<span class="keyword">struct</span> kvm_segment &amp;<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="comment">// Intel&apos;s VMX requires that (some) usable segments are flagged as</span>
<a name="l00741"></a>00741     <span class="comment">// &apos;accessed&apos; (i.e., the lowest bit in the segment type is set)</span>
<a name="l00742"></a>00742     <span class="comment">// when entering VMX. This wouldn&apos;t necessary be the case even if</span>
<a name="l00743"></a>00743     <span class="comment">// gem5 did set the access bits correctly, so we force it to one</span>
<a name="l00744"></a>00744     <span class="comment">// in that case.</span>
<a name="l00745"></a>00745     <span class="keywordflow">if</span> (!seg.unusable)
<a name="l00746"></a>00746         seg.type |= <a class="code" href="x86__cpu_8cc.html#a4d4061bc93950e881300fc67c076eebd">SEG_TYPE_BIT_ACCESSED</a>;
<a name="l00747"></a>00747 }
<a name="l00748"></a>00748 
<a name="l00749"></a>00749 <span class="keywordtype">void</span>
<a name="l00750"></a><a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421">00750</a> <a class="code" href="classX86KvmCPU.html#a48c775564f0d1af0d31d6a9bd4a5f421" title="Update control registers (CRx, segments, etc.">X86KvmCPU::updateKvmStateSRegs</a>()
<a name="l00751"></a>00751 {
<a name="l00752"></a>00752     <span class="keyword">struct </span>kvm_sregs sregs;
<a name="l00753"></a>00753 
<a name="l00754"></a>00754 <span class="preprocessor">#define APPLY_SREG(kreg, mreg) sregs.kreg = tc-&gt;readMiscRegNoEffect(mreg)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) setKvmSegmentReg(tc, sregs.kreg, idx)</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_DTABLE(kreg, idx) setKvmDTableReg(tc, sregs.kreg, idx)</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span>
<a name="l00758"></a>00758     <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();
<a name="l00759"></a>00759     <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();
<a name="l00760"></a>00760     <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();
<a name="l00761"></a>00761 
<a name="l00762"></a>00762 <span class="preprocessor">#undef APPLY_SREG</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_SEGMENT</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_DTABLE</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span>
<a name="l00766"></a>00766     <span class="comment">// Clear the interrupt bitmap</span>
<a name="l00767"></a>00767     memset(&amp;sregs.interrupt_bitmap, 0, <span class="keyword">sizeof</span>(sregs.interrupt_bitmap));
<a name="l00768"></a>00768 
<a name="l00769"></a>00769     <span class="comment">// VMX requires CS, SS, DS, ES, FS, and GS to have the accessed</span>
<a name="l00770"></a>00770     <span class="comment">// bit in the type field set.</span>
<a name="l00771"></a>00771     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.cs);
<a name="l00772"></a>00772     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.ss);
<a name="l00773"></a>00773     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.ds);
<a name="l00774"></a>00774     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.es);
<a name="l00775"></a>00775     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.fs);
<a name="l00776"></a>00776     <a class="code" href="x86__cpu_8cc.html#a0dd1c17ee1639164887df8dae4a46861">forceSegAccessed</a>(sregs.gs);
<a name="l00777"></a>00777 
<a name="l00778"></a>00778     <span class="comment">// There are currently some cases where the active task isn&apos;t</span>
<a name="l00779"></a>00779     <span class="comment">// marked as busy. This is illegal in VMX, so we force it to busy.</span>
<a name="l00780"></a>00780     <span class="keywordflow">if</span> (sregs.tr.type == <a class="code" href="x86__cpu_8cc.html#ab981dfcf0b109de1740a5684d6eed5d8">SEG_SYS_TYPE_TSS_AVAILABLE</a>) {
<a name="l00781"></a>00781         <a class="code" href="base_2misc_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;tr.type (%i) is not busy. Forcing the busy bit.\n&quot;</span>,
<a name="l00782"></a>00782              sregs.tr.type);
<a name="l00783"></a>00783         sregs.tr.type = <a class="code" href="x86__cpu_8cc.html#a7dbae927888360923f7d7dbb529a3668">SEG_SYS_TYPE_TSS_BUSY</a>;
<a name="l00784"></a>00784     }
<a name="l00785"></a>00785 
<a name="l00786"></a>00786     <span class="comment">// VMX requires the DPL of SS and CS to be the same for</span>
<a name="l00787"></a>00787     <span class="comment">// non-conforming code segments. It seems like m5 doesn&apos;t set the</span>
<a name="l00788"></a>00788     <span class="comment">// DPL of SS correctly when taking interrupts, so we need to fix</span>
<a name="l00789"></a>00789     <span class="comment">// that here.</span>
<a name="l00790"></a>00790     <span class="keywordflow">if</span> ((sregs.cs.type == <a class="code" href="x86__cpu_8cc.html#a4a17e8eb656d44e302e42eaad4ed7d55">SEG_CS_TYPE_ACCESSED</a> ||
<a name="l00791"></a>00791          sregs.cs.type == <a class="code" href="x86__cpu_8cc.html#a64546b78e0c66406e0c585251017e97d">SEG_CS_TYPE_READ_ACCESSED</a>) &amp;&amp;
<a name="l00792"></a>00792         sregs.cs.dpl != sregs.ss.dpl) {
<a name="l00793"></a>00793 
<a name="l00794"></a>00794         <a class="code" href="base_2misc_8hh.html#a3ac67e8755a9cc9c3bf9e84e0f221458">hack</a>(<span class="stringliteral">&quot;CS.DPL (%i) != SS.DPL (%i): Forcing SS.DPL to %i\n&quot;</span>,
<a name="l00795"></a>00795              sregs.cs.dpl, sregs.ss.dpl, sregs.cs.dpl);
<a name="l00796"></a>00796         sregs.ss.dpl = sregs.cs.dpl;
<a name="l00797"></a>00797     }
<a name="l00798"></a>00798 
<a name="l00799"></a>00799     <span class="comment">// Do checks after fixing up the state to avoid getting excessive</span>
<a name="l00800"></a>00800     <span class="comment">// amounts of warnings.</span>
<a name="l00801"></a>00801     RFLAGS rflags_nocc(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faffc3c6b29b5d24a912800383e8e0423d">MISCREG_RFLAGS</a>));
<a name="l00802"></a>00802     <span class="keywordflow">if</span> (!rflags_nocc.vm) {
<a name="l00803"></a>00803         <span class="comment">// Do segment verification if the CPU isn&apos;t entering virtual</span>
<a name="l00804"></a>00804         <span class="comment">// 8086 mode.  We currently assume that unrestricted guest</span>
<a name="l00805"></a>00805         <span class="comment">// mode is available.</span>
<a name="l00806"></a>00806 
<a name="l00807"></a>00807 <span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) \</span>
<a name="l00808"></a>00808 <span class="preprocessor">        checkSeg(# kreg, idx + MISCREG_SEG_SEL_BASE, sregs.kreg, sregs)</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>
<a name="l00810"></a>00810         <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();
<a name="l00811"></a>00811 <span class="preprocessor">#undef APPLY_SEGMENT</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>    }
<a name="l00813"></a>00813 
<a name="l00814"></a>00814     <a class="code" href="classBaseKvmCPU.html#ae1f8b031817e1a09782a240f29ba010e">setSpecialRegisters</a>(sregs);
<a name="l00815"></a>00815 }
<a name="l00816"></a>00816 
<a name="l00817"></a>00817 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt;
<a name="l00818"></a>00818 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00819"></a><a class="code" href="x86__cpu_8cc.html#af4646df895fd6ad546cfecaa85e782b7">00819</a> <a class="code" href="x86__cpu_8cc.html#af4646df895fd6ad546cfecaa85e782b7">updateKvmStateFPUCommon</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, T &amp;fpu)
<a name="l00820"></a>00820 {
<a name="l00821"></a>00821     <a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a>) == 8,
<a name="l00822"></a>00822                   <span class="stringliteral">&quot;Unexpected size of X86ISA::FloatRegBits&quot;</span>);
<a name="l00823"></a>00823 
<a name="l00824"></a>00824     fpu.mxcsr = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>);
<a name="l00825"></a>00825     fpu.fcw = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>);
<a name="l00826"></a>00826     <span class="comment">// No need to rebuild from MISCREG_FSW and MISCREG_TOP if we read</span>
<a name="l00827"></a>00827     <span class="comment">// with effects.</span>
<a name="l00828"></a>00828     fpu.fsw = tc-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>);
<a name="l00829"></a>00829 
<a name="l00830"></a>00830     uint64_t ftw(tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>));
<a name="l00831"></a>00831     fpu.ftwx = <a class="code" href="namespaceX86ISA.html#aa93647de9b8d18e70a3a0aa4b28f4bb7" title="Convert an x87 tag word to abridged tag format.">X86ISA::convX87TagsToXTags</a>(ftw);
<a name="l00832"></a>00832 
<a name="l00833"></a>00833     fpu.last_opcode = tc-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>);
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> top((fpu.fsw &gt;&gt; 11) &amp; 0x7);
<a name="l00836"></a>00836     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00837"></a>00837         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);
<a name="l00838"></a>00838         <span class="keyword">const</span> <span class="keywordtype">double</span> value(tc-&gt;<a class="code" href="classThreadContext.html#a80ff21ea970b61a97c526314a30760a2">readFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">FLOATREG_FPR</a>(reg_idx)));
<a name="l00839"></a>00839         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting KVM FP reg %i (st[%i]) := %f\n&quot;</span>,
<a name="l00840"></a>00840                 reg_idx, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);
<a name="l00841"></a>00841         <a class="code" href="namespaceX86ISA.html#a418537ad60ed701603175c2cf51f176f" title="Convert and store a double as an 80-bit float.">X86ISA::storeFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], value);
<a name="l00842"></a>00842     }
<a name="l00843"></a>00843 
<a name="l00844"></a>00844     <span class="comment">// TODO: We should update the MMX state</span>
<a name="l00845"></a>00845 
<a name="l00846"></a>00846     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l00847"></a>00847         *(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a> *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][0] =
<a name="l00848"></a>00848             tc-&gt;<a class="code" href="classThreadContext.html#a6a8c24030c5ca6030a3d2aacf17b171d">readFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">FLOATREG_XMM_LOW</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00849"></a>00849         *(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a> *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][8] =
<a name="l00850"></a>00850             tc-&gt;<a class="code" href="classThreadContext.html#a6a8c24030c5ca6030a3d2aacf17b171d">readFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">FLOATREG_XMM_HIGH</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));
<a name="l00851"></a>00851     }
<a name="l00852"></a>00852 }
<a name="l00853"></a>00853 
<a name="l00854"></a>00854 <span class="keywordtype">void</span>
<a name="l00855"></a><a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145">00855</a> <a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145" title="Update FPU and SIMD registers using the legacy API.">X86KvmCPU::updateKvmStateFPULegacy</a>()
<a name="l00856"></a>00856 {
<a name="l00857"></a>00857     <span class="keyword">struct </span>kvm_fpu fpu;
<a name="l00858"></a>00858 
<a name="l00859"></a>00859     <span class="comment">// There is some padding in the FP registers, so we&apos;d better zero</span>
<a name="l00860"></a>00860     <span class="comment">// the whole struct.</span>
<a name="l00861"></a>00861     memset(&amp;fpu, 0, <span class="keyword">sizeof</span>(fpu));
<a name="l00862"></a>00862 
<a name="l00863"></a>00863     <a class="code" href="x86__cpu_8cc.html#af4646df895fd6ad546cfecaa85e782b7">updateKvmStateFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, fpu);
<a name="l00864"></a>00864 
<a name="l00865"></a>00865     <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>))
<a name="l00866"></a>00866         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FISEG is non-zero.\n&quot;</span>);
<a name="l00867"></a>00867 
<a name="l00868"></a>00868     fpu.last_ip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>);
<a name="l00869"></a>00869 
<a name="l00870"></a>00870     <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>))
<a name="l00871"></a>00871         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FOSEG is non-zero.\n&quot;</span>);
<a name="l00872"></a>00872 
<a name="l00873"></a>00873     fpu.last_dp = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>);
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <a class="code" href="classBaseKvmCPU.html#a7c46f81a68500486be995b37d0fd28e8">setFPUState</a>(fpu);
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 
<a name="l00878"></a>00878 <span class="keywordtype">void</span>
<a name="l00879"></a><a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7">00879</a> <a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7" title="Update FPU and SIMD registers using the XSave API.">X86KvmCPU::updateKvmStateFPUXSave</a>()
<a name="l00880"></a>00880 {
<a name="l00881"></a>00881     <span class="keyword">struct </span>kvm_xsave kxsave;
<a name="l00882"></a>00882     <a class="code" href="structFXSave.html">FXSave</a> &amp;xsave(*(<a class="code" href="structFXSave.html">FXSave</a> *)kxsave.region);
<a name="l00883"></a>00883 
<a name="l00884"></a>00884     <span class="comment">// There is some padding and reserved fields in the structure, so</span>
<a name="l00885"></a>00885     <span class="comment">// we&apos;d better zero the whole thing.</span>
<a name="l00886"></a>00886     memset(&amp;kxsave, 0, <span class="keyword">sizeof</span>(kxsave));
<a name="l00887"></a>00887 
<a name="l00888"></a>00888     <a class="code" href="x86__cpu_8cc.html#af4646df895fd6ad546cfecaa85e782b7">updateKvmStateFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, xsave);
<a name="l00889"></a>00889 
<a name="l00890"></a>00890     <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>))
<a name="l00891"></a>00891         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FISEG is non-zero.\n&quot;</span>);
<a name="l00892"></a>00892 
<a name="l00893"></a>00893     xsave.ctrl64.fpu_ip = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>);
<a name="l00894"></a>00894 
<a name="l00895"></a>00895     <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>))
<a name="l00896"></a>00896         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;MISCREG_FOSEG is non-zero.\n&quot;</span>);
<a name="l00897"></a>00897 
<a name="l00898"></a>00898     xsave.ctrl64.fpu_dp = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>);
<a name="l00899"></a>00899 
<a name="l00900"></a>00900     <a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">setXSave</a>(kxsave);
<a name="l00901"></a>00901 }
<a name="l00902"></a>00902 
<a name="l00903"></a>00903 <span class="keywordtype">void</span>
<a name="l00904"></a><a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727">00904</a> <a class="code" href="classX86KvmCPU.html#a9f255925d0dd5ba1d6e2ddf65a722727" title="Update FPU and SIMD registers.">X86KvmCPU::updateKvmStateFPU</a>()
<a name="l00905"></a>00905 {
<a name="l00906"></a>00906     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a>)
<a name="l00907"></a>00907         <a class="code" href="classX86KvmCPU.html#a46e515cb79d18dc59725e3012d959dc7" title="Update FPU and SIMD registers using the XSave API.">updateKvmStateFPUXSave</a>();
<a name="l00908"></a>00908     <span class="keywordflow">else</span>
<a name="l00909"></a>00909         <a class="code" href="classX86KvmCPU.html#a5789ae4baf4ab5475c896bbd83ae5145" title="Update FPU and SIMD registers using the legacy API.">updateKvmStateFPULegacy</a>();
<a name="l00910"></a>00910 }
<a name="l00911"></a>00911 
<a name="l00912"></a>00912 <span class="keywordtype">void</span>
<a name="l00913"></a><a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6">00913</a> <a class="code" href="classX86KvmCPU.html#ad81b9df95e3f2804e3bf36a9ea5295f6" title="Update MSR registers.">X86KvmCPU::updateKvmStateMSRs</a>()
<a name="l00914"></a>00914 {
<a name="l00915"></a>00915     <a class="code" href="classstd_1_1vector.html" title="STL vector class.">KvmMSRVector</a> msrs;
<a name="l00916"></a>00916 
<a name="l00917"></a>00917     <span class="keyword">const</span> Kvm::MSRIndexVector &amp;indices(<a class="code" href="classX86KvmCPU.html#a26f42f6053dd95475e96bc98c04fa12d" title="Get a list of MSRs supported by both gem5 and KVM.">getMsrIntersection</a>());
<a name="l00918"></a>00918 
<a name="l00919"></a>00919     <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = indices.cbegin(); it != indices.cend(); ++it) {
<a name="l00920"></a>00920         <span class="keyword">struct </span>kvm_msr_entry e;
<a name="l00921"></a>00921 
<a name="l00922"></a>00922         e.index = *it;
<a name="l00923"></a>00923         e.reserved = 0;
<a name="l00924"></a>00924         e.data = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92" title="Map between MSR addresses and their corresponding misc registers.">msrMap</a>.at(*it));
<a name="l00925"></a>00925         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Adding MSR: idx: 0x%x, data: 0x%x\n&quot;</span>,
<a name="l00926"></a>00926                 e.index, e.data);
<a name="l00927"></a>00927 
<a name="l00928"></a>00928         msrs.push_back(e);
<a name="l00929"></a>00929     }
<a name="l00930"></a>00930 
<a name="l00931"></a>00931     <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9" title="Methods to access MSRs in the guest.">setMSRs</a>(msrs);
<a name="l00932"></a>00932 }
<a name="l00933"></a>00933 
<a name="l00934"></a>00934 <span class="keywordtype">void</span>
<a name="l00935"></a><a class="code" href="classX86KvmCPU.html#a65b33bc4874f13b2a8b1f74d1f8be29e">00935</a> <a class="code" href="classX86KvmCPU.html#a65b33bc4874f13b2a8b1f74d1f8be29e" title="Update the current thread context with the KVM state.">X86KvmCPU::updateThreadContext</a>()
<a name="l00936"></a>00936 {
<a name="l00937"></a>00937     <span class="keyword">struct </span>kvm_regs regs;
<a name="l00938"></a>00938     <span class="keyword">struct </span>kvm_sregs sregs;
<a name="l00939"></a>00939 
<a name="l00940"></a>00940     <a class="code" href="classBaseKvmCPU.html#a1a95237771da8d72f23cbcd56516fb95" title="Get/Set the register state of the guest vCPU.">getRegisters</a>(regs);
<a name="l00941"></a>00941     <a class="code" href="classBaseKvmCPU.html#a68a6a444166fe6abb8afe391acfac324">getSpecialRegisters</a>(sregs);
<a name="l00942"></a>00942 
<a name="l00943"></a>00943     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;X86KvmCPU::updateThreadContext():\n&quot;</span>);
<a name="l00944"></a>00944     <span class="keywordflow">if</span> (<a class="code" href="base_2trace_8hh.html#af76c9f7776aade1bf9d7dfa8a0c6b341">DTRACE</a>(KvmContext))
<a name="l00945"></a>00945         <a class="code" href="classX86KvmCPU.html#a3ae6640c5a471eb2afac3a2fb9a727c5">dump</a>();
<a name="l00946"></a>00946 
<a name="l00947"></a>00947     <a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9" title="Support routines to update the state of gem5&amp;#39;s thread context from KVM&amp;#39;s...">updateThreadContextRegs</a>(regs, sregs);
<a name="l00948"></a>00948     <a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20" title="Update control registers (CRx, segments, etc.">updateThreadContextSRegs</a>(sregs);
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a506467e24ff3c534cbf8a469d89006ba" title="Should the XSave interface be used to sync the FPU and SIMD registers?">useXSave</a>) {
<a name="l00950"></a>00950         <span class="keyword">struct </span>kvm_xsave xsave;
<a name="l00951"></a>00951         <a class="code" href="classX86KvmCPU.html#aa53c9b7d3ad56bdd46f8f075a0632ad7">getXSave</a>(xsave);
<a name="l00952"></a>00952 
<a name="l00953"></a>00953        <a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0" title="Update FPU and SIMD registers using the XSave API.">updateThreadContextXSave</a>(xsave);
<a name="l00954"></a>00954     } <span class="keywordflow">else</span> {
<a name="l00955"></a>00955         <span class="keyword">struct </span>kvm_fpu fpu;
<a name="l00956"></a>00956         <a class="code" href="classBaseKvmCPU.html#aba532a4eb5890118f2957309e3ecff95" title="Get/Set the guest FPU/vector state.">getFPUState</a>(fpu);
<a name="l00957"></a>00957 
<a name="l00958"></a>00958         <a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239" title="Update FPU and SIMD registers using the legacy API.">updateThreadContextFPU</a>(fpu);
<a name="l00959"></a>00959     }
<a name="l00960"></a>00960     <a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d" title="Update MSR registers.">updateThreadContextMSRs</a>();
<a name="l00961"></a>00961 
<a name="l00962"></a>00962     <span class="comment">// The M5 misc reg caches some values from other</span>
<a name="l00963"></a>00963     <span class="comment">// registers. Writing to it with side effects causes it to be</span>
<a name="l00964"></a>00964     <span class="comment">// updated from its source registers.</span>
<a name="l00965"></a>00965     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>, 0);
<a name="l00966"></a>00966 }
<a name="l00967"></a>00967 
<a name="l00968"></a>00968 <span class="keywordtype">void</span>
<a name="l00969"></a><a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9">00969</a> <a class="code" href="classX86KvmCPU.html#a76372c0deb853353e2de9dcd9bc379f9" title="Support routines to update the state of gem5&amp;#39;s thread context from KVM&amp;#39;s...">X86KvmCPU::updateThreadContextRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_regs &amp;regs,
<a name="l00970"></a>00970                                    <span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)
<a name="l00971"></a>00971 {
<a name="l00972"></a>00972 <span class="preprocessor">#define APPLY_IREG(kreg, mreg) tc-&gt;setIntReg(mreg, regs.kreg)</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span>
<a name="l00974"></a>00974     <a class="code" href="x86__cpu_8cc.html#a1b70a9e03d3e57124b5ec691a3de8720">FOREACH_IREG</a>();
<a name="l00975"></a>00975 
<a name="l00976"></a>00976 <span class="preprocessor">#undef APPLY_IREG</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span>
<a name="l00978"></a>00978     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab15f0db0e7c7afb40dfbbbd13d62dc2e">pcState</a>(<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a>(regs.rip + sregs.cs.base));
<a name="l00979"></a>00979 
<a name="l00980"></a>00980     <span class="comment">// Flags are spread out across multiple semi-magic registers so we</span>
<a name="l00981"></a>00981     <span class="comment">// need some special care when updating them.</span>
<a name="l00982"></a>00982     <a class="code" href="namespaceX86ISA.html#a8e6c7caa7d14ba13d978bc181d93eca7" title="Set update the rflags register and internal gem5 state.">X86ISA::setRFlags</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, regs.rflags);
<a name="l00983"></a>00983 }
<a name="l00984"></a>00984 
<a name="l00985"></a>00985 
<a name="l00986"></a>00986 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00987"></a><a class="code" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">00987</a> <a class="code" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_segment &amp;kvm_seg,
<a name="l00988"></a>00988                   <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)
<a name="l00989"></a>00989 {
<a name="l00990"></a>00990     SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a>(0);
<a name="l00991"></a>00991 
<a name="l00992"></a>00992     attr.type = kvm_seg.type;
<a name="l00993"></a>00993     attr.present = kvm_seg.present;
<a name="l00994"></a>00994     attr.dpl = kvm_seg.dpl;
<a name="l00995"></a>00995     attr.defaultSize = kvm_seg.db;
<a name="l00996"></a>00996     attr.system = kvm_seg.s;
<a name="l00997"></a>00997     attr.longMode = kvm_seg.l;
<a name="l00998"></a>00998     attr.granularity = kvm_seg.g;
<a name="l00999"></a>00999     attr.avl = kvm_seg.avl;
<a name="l01000"></a>01000     attr.unusable = kvm_seg.unusable;
<a name="l01001"></a>01001 
<a name="l01002"></a>01002     <span class="comment">// We need some setMiscReg magic here to keep the effective base</span>
<a name="l01003"></a>01003     <span class="comment">// addresses in sync. We need an up-to-date version of EFER, so</span>
<a name="l01004"></a>01004     <span class="comment">// make sure this is called after the sregs have been synced.</span>
<a name="l01005"></a>01005     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index), kvm_seg.base);
<a name="l01006"></a>01006     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index), kvm_seg.limit);
<a name="l01007"></a>01007     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(index), kvm_seg.selector);
<a name="l01008"></a>01008     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(index), attr);
<a name="l01009"></a>01009 }
<a name="l01010"></a>01010 
<a name="l01011"></a>01011 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l01012"></a><a class="code" href="x86__cpu_8cc.html#ada916424bb12b00a7176788153a7a2f4">01012</a> <a class="code" href="x86__cpu_8cc.html#a95c05cceb7cdce6304fb8ebe174bf300">setContextSegment</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keyword">const</span> <span class="keyword">struct</span> kvm_dtable &amp;kvm_dtable,
<a name="l01013"></a>01013                   <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)
<a name="l01014"></a>01014 {
<a name="l01015"></a>01015     <span class="comment">// We need some setMiscReg magic here to keep the effective base</span>
<a name="l01016"></a>01016     <span class="comment">// addresses in sync. We need an up-to-date version of EFER, so</span>
<a name="l01017"></a>01017     <span class="comment">// make sure this is called after the sregs have been synced.</span>
<a name="l01018"></a>01018     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(index), kvm_dtable.base);
<a name="l01019"></a>01019     tc-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(index), kvm_dtable.limit);
<a name="l01020"></a>01020 }
<a name="l01021"></a>01021 
<a name="l01022"></a>01022 <span class="keywordtype">void</span>
<a name="l01023"></a><a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20">01023</a> <a class="code" href="classX86KvmCPU.html#a04b56742122e69e4fbebb1832029be20" title="Update control registers (CRx, segments, etc.">X86KvmCPU::updateThreadContextSRegs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_sregs &amp;sregs)
<a name="l01024"></a>01024 {
<a name="l01025"></a>01025     assert(<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>()-&gt;apic_base == sregs.apic_base);
<a name="l01026"></a>01026     assert(<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>()-&gt;cr8 == sregs.cr8);
<a name="l01027"></a>01027 
<a name="l01028"></a>01028 <span class="preprocessor">#define APPLY_SREG(kreg, mreg) tc-&gt;setMiscRegNoEffect(mreg, sregs.kreg)</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_SEGMENT(kreg, idx) setContextSegment(tc, sregs.kreg, idx)</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define APPLY_DTABLE(kreg, idx) setContextSegment(tc, sregs.kreg, idx)</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>    <a class="code" href="x86__cpu_8cc.html#aa90701ca0a4e8e76a8fe2e712b1435a2">FOREACH_SREG</a>();
<a name="l01032"></a>01032     <a class="code" href="x86__cpu_8cc.html#a9687b0de58e7126c4e4bfa5396205bfe">FOREACH_SEGMENT</a>();
<a name="l01033"></a>01033     <a class="code" href="x86__cpu_8cc.html#ad8b16766eca6fa646fa2cc82fbd44cb7">FOREACH_DTABLE</a>();
<a name="l01034"></a>01034 <span class="preprocessor">#undef APPLY_SREG</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_SEGMENT</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#undef APPLY_DTABLE</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span>}
<a name="l01038"></a>01038 
<a name="l01039"></a>01039 <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;
<a name="l01040"></a>01040 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l01041"></a><a class="code" href="x86__cpu_8cc.html#a313c58fe9310f894c07dda533fde7fbb">01041</a> <a class="code" href="x86__cpu_8cc.html#a313c58fe9310f894c07dda533fde7fbb">updateThreadContextFPUCommon</a>(<a class="code" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside...">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>, <span class="keyword">const</span> T &amp;fpu)
<a name="l01042"></a>01042 {
<a name="l01043"></a>01043     <span class="keyword">const</span> <span class="keywordtype">unsigned</span> top((fpu.fsw &gt;&gt; 11) &amp; 0x7);
<a name="l01044"></a>01044 
<a name="l01045"></a>01045     <a class="code" href="namespaceArmISA.html#a807a31461864ef4e3306fb6879fe34b5">static_assert</a>(<span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a>) == 8,
<a name="l01046"></a>01046                   <span class="stringliteral">&quot;Unexpected size of X86ISA::FloatRegBits&quot;</span>);
<a name="l01047"></a>01047 
<a name="l01048"></a>01048     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 8; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l01049"></a>01049         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> reg_idx((<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> + top) &amp; 0x7);
<a name="l01050"></a>01050         <span class="keyword">const</span> <span class="keywordtype">double</span> value(<a class="code" href="namespaceX86ISA.html#a173af83929fd495f7bb40037ed01ad06" title="Load an 80-bit float from memory and convert it to double.">X86ISA::loadFloat80</a>(fpu.fpr[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]));
<a name="l01051"></a>01051         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting gem5 FP reg %i (st[%i]) := %f\n&quot;</span>,
<a name="l01052"></a>01052                 reg_idx, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);
<a name="l01053"></a>01053         tc-&gt;<a class="code" href="classThreadContext.html#a68939df612fcc4e15251e44d74b27fc6">setFloatReg</a>(<a class="code" href="namespaceX86ISA.html#ab07809fafe3d56bd3789c7ada8139259">FLOATREG_FPR</a>(reg_idx), value);
<a name="l01054"></a>01054     }
<a name="l01055"></a>01055 
<a name="l01056"></a>01056     <span class="comment">// TODO: We should update the MMX state</span>
<a name="l01057"></a>01057 
<a name="l01058"></a>01058     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa589fb8c8ca1efe6ab2b2bf8a27497b73">MISCREG_X87_TOP</a>, top);
<a name="l01059"></a>01059     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, fpu.mxcsr);
<a name="l01060"></a>01060     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faefb6b865e39750cc70ec8d7f48cb2313">MISCREG_FCW</a>, fpu.fcw);
<a name="l01061"></a>01061     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e1bf0864085e2c49f8cf0d16b788fc3">MISCREG_FSW</a>, fpu.fsw);
<a name="l01062"></a>01062 
<a name="l01063"></a>01063     uint64_t ftw(<a class="code" href="namespaceX86ISA.html#ae6679b41ceb610a77f04670463cbe737" title="Convert an x87 xtag word to normal tags format.">convX87XTagsToTags</a>(fpu.ftwx));
<a name="l01064"></a>01064     <span class="comment">// TODO: Are these registers really the same?</span>
<a name="l01065"></a>01065     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0747cb6e25048cccdb645c6b6bc26161">MISCREG_FTW</a>, ftw);
<a name="l01066"></a>01066     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa649af2985136663cc791aea9b3619cea">MISCREG_FTAG</a>, ftw);
<a name="l01067"></a>01067 
<a name="l01068"></a>01068     tc-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0d56b1253f66c254dfe72616815b9493">MISCREG_FOP</a>, fpu.last_opcode);
<a name="l01069"></a>01069 
<a name="l01070"></a>01070     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; 16; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l01071"></a>01071         tc-&gt;<a class="code" href="classThreadContext.html#a6cfd6de3e1524055c4df2c2cf46832ca">setFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#a7e1716adfb57ca8bf4794517d887ea54">FLOATREG_XMM_LOW</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>),
<a name="l01072"></a>01072                             *(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a> *)&amp;fpu.xmm[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>][0]);
<a name="l01073"></a>01073         tc-&gt;<a class="code" href="classThreadContext.html#a6cfd6de3e1524055c4df2c2cf46832ca">setFloatRegBits</a>(<a class="code" href="namespaceX86ISA.html#ac68f196980acc04ce2279fb376e1401b">FLOATREG_XMM_HIGH</a>(i),
<a name="l01074"></a>01074                             *(<a class="code" href="namespaceX86ISA.html#a846a38dffaab6289768ce294d91bf13f">X86ISA::FloatRegBits</a> *)&amp;fpu.xmm[i][8]);
<a name="l01075"></a>01075     }
<a name="l01076"></a>01076 }
<a name="l01077"></a>01077 
<a name="l01078"></a>01078 <span class="keywordtype">void</span>
<a name="l01079"></a><a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239">01079</a> <a class="code" href="classX86KvmCPU.html#a6c94dd764dcf751db115e6f6e0861239" title="Update FPU and SIMD registers using the legacy API.">X86KvmCPU::updateThreadContextFPU</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_fpu &amp;fpu)
<a name="l01080"></a>01080 {
<a name="l01081"></a>01081     <a class="code" href="x86__cpu_8cc.html#a313c58fe9310f894c07dda533fde7fbb">updateThreadContextFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, fpu);
<a name="l01082"></a>01082 
<a name="l01083"></a>01083     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>, 0);
<a name="l01084"></a>01084     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>, fpu.last_ip);
<a name="l01085"></a>01085     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>, 0);
<a name="l01086"></a>01086     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>, fpu.last_dp);
<a name="l01087"></a>01087 }
<a name="l01088"></a>01088 
<a name="l01089"></a>01089 <span class="keywordtype">void</span>
<a name="l01090"></a><a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0">01090</a> <a class="code" href="classX86KvmCPU.html#a0615270d1e0aef54b06aac4c302647a0" title="Update FPU and SIMD registers using the XSave API.">X86KvmCPU::updateThreadContextXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;kxsave)
<a name="l01091"></a>01091 {
<a name="l01092"></a>01092     <span class="keyword">const</span> <a class="code" href="structFXSave.html">FXSave</a> &amp;xsave(*(<span class="keyword">const</span> <a class="code" href="structFXSave.html">FXSave</a> *)kxsave.region);
<a name="l01093"></a>01093 
<a name="l01094"></a>01094     <a class="code" href="x86__cpu_8cc.html#a313c58fe9310f894c07dda533fde7fbb">updateThreadContextFPUCommon</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, xsave);
<a name="l01095"></a>01095 
<a name="l01096"></a>01096     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0394c7545d0168bb9d30a8c2e2c0f74">MISCREG_FISEG</a>, 0);
<a name="l01097"></a>01097     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa085dac977d966412277bd6f460bc61c0">MISCREG_FIOFF</a>, xsave.<a class="code" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">ctrl64</a>.fpu_ip);
<a name="l01098"></a>01098     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7a8ecda7b2baae59b326e6f0b819b834">MISCREG_FOSEG</a>, 0);
<a name="l01099"></a>01099     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a50d110467c213c1caec6ff304fc44521">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2e7d4be981119a1c8ca7eb766af45043">MISCREG_FOOFF</a>, xsave.<a class="code" href="structFXSave.html#a40dbaf3296b4e31bf5e4017e29183c3c">ctrl64</a>.fpu_dp);
<a name="l01100"></a>01100 }
<a name="l01101"></a>01101 
<a name="l01102"></a>01102 <span class="keywordtype">void</span>
<a name="l01103"></a><a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d">01103</a> <a class="code" href="classX86KvmCPU.html#a018e7fe4d332e87563a6b3fd5751e17d" title="Update MSR registers.">X86KvmCPU::updateThreadContextMSRs</a>()
<a name="l01104"></a>01104 {
<a name="l01105"></a>01105     <span class="keyword">const</span> Kvm::MSRIndexVector &amp;msrs(<a class="code" href="classX86KvmCPU.html#a26f42f6053dd95475e96bc98c04fa12d" title="Get a list of MSRs supported by both gem5 and KVM.">getMsrIntersection</a>());
<a name="l01106"></a>01106 
<a name="l01107"></a>01107     std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(
<a name="l01108"></a>01108         newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(msrs.size()));
<a name="l01109"></a>01109     <span class="keyword">struct </span>kvm_msr_entry *entry;
<a name="l01110"></a>01110 
<a name="l01111"></a>01111     <span class="comment">// Create a list of MSRs to read</span>
<a name="l01112"></a>01112     kvm_msrs-&gt;nmsrs = msrs.size();
<a name="l01113"></a>01113     entry = &amp;kvm_msrs-&gt;entries[0];
<a name="l01114"></a>01114     <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = msrs.cbegin(); it != msrs.cend(); ++it, ++entry) {
<a name="l01115"></a>01115         entry-&gt;index = *it;
<a name="l01116"></a>01116         entry-&gt;reserved = 0;
<a name="l01117"></a>01117         entry-&gt;data = 0;
<a name="l01118"></a>01118     }
<a name="l01119"></a>01119 
<a name="l01120"></a>01120     <a class="code" href="classX86KvmCPU.html#a27920cceafac6fe782f7267f91d8ed56">getMSRs</a>(*kvm_msrs.get());
<a name="l01121"></a>01121 
<a name="l01122"></a>01122     <span class="comment">// Update M5&apos;s state</span>
<a name="l01123"></a>01123     entry = &amp;kvm_msrs-&gt;entries[0];
<a name="l01124"></a>01124     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; kvm_msrs-&gt;nmsrs; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, ++entry) {
<a name="l01125"></a>01125         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;Setting M5 MSR: idx: 0x%x, data: 0x%x\n&quot;</span>,
<a name="l01126"></a>01126                 entry-&gt;index, entry-&gt;data);
<a name="l01127"></a>01127 
<a name="l01128"></a>01128         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92" title="Map between MSR addresses and their corresponding misc registers.">X86ISA::msrMap</a>.<a class="code" href="namespaceMipsISA.html#a886d3241a2de880adb2b3de6022369fd">at</a>(entry-&gt;index), entry-&gt;data);
<a name="l01129"></a>01129     }
<a name="l01130"></a>01130 }
<a name="l01131"></a>01131 
<a name="l01132"></a>01132 <span class="keywordtype">void</span>
<a name="l01133"></a><a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538">01133</a> <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538" title="Inject pending interrupts from gem5 into the virtual CPU.">X86KvmCPU::deliverInterrupts</a>()
<a name="l01134"></a>01134 {
<a name="l01135"></a>01135     <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault;
<a name="l01136"></a>01136 
<a name="l01137"></a>01137     <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda" title="Update a thread context if the KVM state is dirty with respect to the cached thread...">syncThreadContext</a>();
<a name="l01138"></a>01138 
<a name="l01139"></a>01139     {
<a name="l01140"></a>01140         <span class="comment">// Migrate to the interrupt controller&apos;s thread to get the</span>
<a name="l01141"></a>01141         <span class="comment">// interrupt. Even though the individual methods are safe to</span>
<a name="l01142"></a>01142         <span class="comment">// call across threads, we might still lose interrupts unless</span>
<a name="l01143"></a>01143         <span class="comment">// they are getInterrupt() and updateIntrInfo() are called</span>
<a name="l01144"></a>01144         <span class="comment">// atomically.</span>
<a name="l01145"></a>01145         <a class="code" href="classEventQueue_1_1ScopedMigration.html" title="Temporarily migrate execution to a different event queue.">EventQueue::ScopedMigration</a> migrate(interrupts-&gt;eventQueue());
<a name="l01146"></a>01146         fault = interrupts-&gt;getInterrupt(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l01147"></a>01147         interrupts-&gt;updateIntrInfo(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l01148"></a>01148     }
<a name="l01149"></a>01149 
<a name="l01150"></a>01150     <a class="code" href="classX86ISA_1_1X86Interrupt.html">X86Interrupt</a> *x86int(dynamic_cast&lt;X86Interrupt *&gt;(fault.get()));
<a name="l01151"></a>01151     <span class="keywordflow">if</span> (dynamic_cast&lt;NonMaskableInterrupt *&gt;(fault.get())) {
<a name="l01152"></a>01152         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;Delivering NMI\n&quot;</span>);
<a name="l01153"></a>01153         <a class="code" href="group__KvmInterrupts.html#ga6b691230f7fdecaef914ef88773790c7" title="Send a non-maskable interrupt to the guest.">kvmNonMaskableInterrupt</a>();
<a name="l01154"></a>01154     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dynamic_cast&lt;InitInterrupt *&gt;(fault.get())) {
<a name="l01155"></a>01155         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;INIT interrupt\n&quot;</span>);
<a name="l01156"></a>01156         fault.get()-&gt;invoke(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l01157"></a>01157         <span class="comment">// Delay the kvm state update since we won&apos;t enter KVM on this</span>
<a name="l01158"></a>01158         <span class="comment">// tick.</span>
<a name="l01159"></a>01159         <a class="code" href="classBaseKvmCPU.html#a2242ff2f4ed324f075563acbfe087bb2" title="Is the gem5 context dirty? Set to true to force an update of the KVM vCPU state upon...">threadContextDirty</a> = <span class="keyword">true</span>;
<a name="l01160"></a>01160         <span class="comment">// HACK: gem5 doesn&apos;t actually have any BIOS code, which means</span>
<a name="l01161"></a>01161         <span class="comment">// that we need to halt the thread and wait for a startup</span>
<a name="l01162"></a>01162         <span class="comment">// interrupt before restarting the thread. The simulated CPUs</span>
<a name="l01163"></a>01163         <span class="comment">// use the same kind of hack using a microcode routine.</span>
<a name="l01164"></a>01164         <a class="code" href="classBaseKvmCPU.html#aefb406bd528f64ecb5036b600e401a87" title="A cached copy of a thread&amp;#39;s state in the form of a SimpleThread object.">thread</a>-&gt;<a class="code" href="classSimpleThread.html#a704209c92fefe0f6e44047bf0acc6992" title="Set the status to Suspended.">suspend</a>();
<a name="l01165"></a>01165     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (dynamic_cast&lt;StartupInterrupt *&gt;(fault.get())) {
<a name="l01166"></a>01166         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;STARTUP interrupt\n&quot;</span>);
<a name="l01167"></a>01167         fault.get()-&gt;invoke(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>);
<a name="l01168"></a>01168         <span class="comment">// The kvm state is assumed to have been updated when entering</span>
<a name="l01169"></a>01169         <span class="comment">// kvmRun(), so we need to update manually it here.</span>
<a name="l01170"></a>01170         <a class="code" href="classX86KvmCPU.html#a5c7db943978232d2aa35e40e2dbfc475" title="Update the KVM state from the current thread context.">updateKvmState</a>();
<a name="l01171"></a>01171     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (x86int) {
<a name="l01172"></a>01172         <span class="keyword">struct </span>kvm_interrupt kvm_int;
<a name="l01173"></a>01173         kvm_int.irq = x86int-&gt;<a class="code" href="classX86ISA_1_1X86FaultBase.html#ac7e30f980bb3fab689fcd9fc6626c43a" title="Get the vector of an interrupt.">getVector</a>();
<a name="l01174"></a>01174 
<a name="l01175"></a>01175         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt, <span class="stringliteral">&quot;Delivering interrupt: %s (%u)\n&quot;</span>,
<a name="l01176"></a>01176                 fault-&gt;name(), kvm_int.irq);
<a name="l01177"></a>01177 
<a name="l01178"></a>01178         <a class="code" href="group__KvmInterrupts.html#gaea8d68988b33fa1dbcc4e42f5dc762b6" title="Send a normal interrupt to the guest.">kvmInterrupt</a>(kvm_int);
<a name="l01179"></a>01179     } <span class="keywordflow">else</span> {
<a name="l01180"></a>01180         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unknown interrupt type\n&quot;</span>);
<a name="l01181"></a>01181     }
<a name="l01182"></a>01182 
<a name="l01183"></a>01183 }
<a name="l01184"></a>01184 
<a name="l01185"></a>01185 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l01186"></a><a class="code" href="classX86KvmCPU.html#accccbc3713ee47ad5518b986fdc84c65">01186</a> <a class="code" href="classX86KvmCPU.html#accccbc3713ee47ad5518b986fdc84c65" title="Request KVM to run the guest for a given number of ticks.">X86KvmCPU::kvmRun</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> ticks)
<a name="l01187"></a>01187 {
<a name="l01188"></a>01188     <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>());
<a name="l01189"></a>01189 
<a name="l01190"></a>01190     <span class="keywordflow">if</span> (interrupts-&gt;checkInterruptsRaw()) {
<a name="l01191"></a>01191         <span class="keywordflow">if</span> (interrupts-&gt;hasPendingUnmaskable()) {
<a name="l01192"></a>01192             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,
<a name="l01193"></a>01193                     <span class="stringliteral">&quot;Delivering unmaskable interrupt.\n&quot;</span>);
<a name="l01194"></a>01194             <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda" title="Update a thread context if the KVM state is dirty with respect to the cached thread...">syncThreadContext</a>();
<a name="l01195"></a>01195             <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538" title="Inject pending interrupts from gem5 into the virtual CPU.">deliverInterrupts</a>();
<a name="l01196"></a>01196         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (kvm_run.ready_for_interrupt_injection) {
<a name="l01197"></a>01197             <span class="comment">// KVM claims that it is ready for an interrupt. It might</span>
<a name="l01198"></a>01198             <span class="comment">// be lying if we just updated rflags and disabled</span>
<a name="l01199"></a>01199             <span class="comment">// interrupts (e.g., by doing a CPU handover). Let&apos;s sync</span>
<a name="l01200"></a>01200             <span class="comment">// the thread context and check if there are /really/</span>
<a name="l01201"></a>01201             <span class="comment">// interrupts that should be delivered now.</span>
<a name="l01202"></a>01202             <a class="code" href="classBaseKvmCPU.html#ad64da0a757d283b8a01ad93b2f896bda" title="Update a thread context if the KVM state is dirty with respect to the cached thread...">syncThreadContext</a>();
<a name="l01203"></a>01203             <span class="keywordflow">if</span> (interrupts-&gt;checkInterrupts(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>)) {
<a name="l01204"></a>01204                 <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,
<a name="l01205"></a>01205                         <span class="stringliteral">&quot;M5 has pending interrupts, delivering interrupt.\n&quot;</span>);
<a name="l01206"></a>01206 
<a name="l01207"></a>01207                 <a class="code" href="classX86KvmCPU.html#a38a7dc551e78924805eae46b8dc0e538" title="Inject pending interrupts from gem5 into the virtual CPU.">deliverInterrupts</a>();
<a name="l01208"></a>01208             } <span class="keywordflow">else</span> {
<a name="l01209"></a>01209                 <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,
<a name="l01210"></a>01210                         <span class="stringliteral">&quot;Interrupt delivery delayed due to KVM confusion.\n&quot;</span>);
<a name="l01211"></a>01211                 kvm_run.request_interrupt_window = 1;
<a name="l01212"></a>01212             }
<a name="l01213"></a>01213         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!kvm_run.request_interrupt_window) {
<a name="l01214"></a>01214             <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmInt,
<a name="l01215"></a>01215                     <span class="stringliteral">&quot;M5 has pending interrupts, requesting interrupt &quot;</span>
<a name="l01216"></a>01216                     <span class="stringliteral">&quot;window.\n&quot;</span>);
<a name="l01217"></a>01217             kvm_run.request_interrupt_window = 1;
<a name="l01218"></a>01218         }
<a name="l01219"></a>01219     } <span class="keywordflow">else</span> {
<a name="l01220"></a>01220         kvm_run.request_interrupt_window = 0;
<a name="l01221"></a>01221     }
<a name="l01222"></a>01222 
<a name="l01223"></a>01223     <span class="comment">// The CPU might have been suspended as a result of the INIT</span>
<a name="l01224"></a>01224     <span class="comment">// interrupt delivery hack. In that case, don&apos;t enter into KVM.</span>
<a name="l01225"></a>01225     <span class="keywordflow">if</span> (<a class="code" href="classBaseKvmCPU.html#a7435ef26f94d8129433dec26236fee4b" title="CPU run state.">_status</a> == <a class="code" href="classBaseKvmCPU.html#aa0641cc1ddeea39ae9504b45ffaab24fa406fbd7a03689308f5327d16b1312e75" title="Context not scheduled in KVM.">Idle</a>)
<a name="l01226"></a>01226         <span class="keywordflow">return</span> 0;
<a name="l01227"></a>01227     <span class="keywordflow">else</span>
<a name="l01228"></a>01228         <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc" title="Wrapper that synchronizes state in kvm_run.">kvmRunWrapper</a>(ticks);
<a name="l01229"></a>01229 }
<a name="l01230"></a>01230 
<a name="l01231"></a>01231 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l01232"></a><a class="code" href="classX86KvmCPU.html#afc4a95e130194f87d89fdd9fdd75394d">01232</a> <a class="code" href="classX86KvmCPU.html#afc4a95e130194f87d89fdd9fdd75394d" title="Run the virtual CPU until draining completes.">X86KvmCPU::kvmRunDrain</a>()
<a name="l01233"></a>01233 {
<a name="l01234"></a>01234     <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>());
<a name="l01235"></a>01235 
<a name="l01236"></a>01236     <span class="keywordflow">if</span> (!<a class="code" href="classX86KvmCPU.html#a91ab8fa2a3e4d458fdc7615746481c48" title="Check if there are pending events in the vCPU that prevents it from being drained...">archIsDrained</a>()) {
<a name="l01237"></a>01237         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;kvmRunDrain: Architecture code isn&apos;t drained\n&quot;</span>);
<a name="l01238"></a>01238 
<a name="l01239"></a>01239         <span class="comment">// Tell KVM to find a suitable place to deliver interrupts. This</span>
<a name="l01240"></a>01240         <span class="comment">// should ensure that pending interrupts have been delivered and</span>
<a name="l01241"></a>01241         <span class="comment">// things are reasonably consistent (i.e., no interrupts pending</span>
<a name="l01242"></a>01242         <span class="comment">// in the guest).</span>
<a name="l01243"></a>01243         kvm_run.request_interrupt_window = 1;
<a name="l01244"></a>01244 
<a name="l01245"></a>01245         <span class="comment">// Limit the run to 1 millisecond. That is hopefully enough to</span>
<a name="l01246"></a>01246         <span class="comment">// reach an interrupt window. Otherwise, we&apos;ll just try again</span>
<a name="l01247"></a>01247         <span class="comment">// later.</span>
<a name="l01248"></a>01248         <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc" title="Wrapper that synchronizes state in kvm_run.">kvmRunWrapper</a>(1 * <a class="code" href="namespaceSimClock_1_1Float.html#a86c175ee2f226a6a597a3677d3f2fea1" title="millisecond">SimClock::Float::ms</a>);
<a name="l01249"></a>01249     } <span class="keywordflow">else</span> {
<a name="l01250"></a>01250         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;kvmRunDrain: Delivering pending IO\n&quot;</span>);
<a name="l01251"></a>01251 
<a name="l01252"></a>01252         <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc" title="Wrapper that synchronizes state in kvm_run.">kvmRunWrapper</a>(0);
<a name="l01253"></a>01253     }
<a name="l01254"></a>01254 }
<a name="l01255"></a>01255 
<a name="l01256"></a>01256 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l01257"></a><a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc">01257</a> <a class="code" href="classX86KvmCPU.html#a4b124779791e8a47507e4ff40f60fcfc" title="Wrapper that synchronizes state in kvm_run.">X86KvmCPU::kvmRunWrapper</a>(<a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> ticks)
<a name="l01258"></a>01258 {
<a name="l01259"></a>01259     <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>());
<a name="l01260"></a>01260 
<a name="l01261"></a>01261     <span class="comment">// Synchronize the APIC base and CR8 here since they are present</span>
<a name="l01262"></a>01262     <span class="comment">// in the kvm_run struct, which makes the synchronization really</span>
<a name="l01263"></a>01263     <span class="comment">// cheap.</span>
<a name="l01264"></a>01264     kvm_run.apic_base = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);
<a name="l01265"></a>01265     kvm_run.cr8 = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);
<a name="l01266"></a>01266 
<a name="l01267"></a>01267     <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> run_ticks(<a class="code" href="classBaseKvmCPU.html#a76cee3dce21295def5b0ad86a25b3835" title="Request KVM to run the guest for a given number of ticks.">BaseKvmCPU::kvmRun</a>(ticks));
<a name="l01268"></a>01268 
<a name="l01269"></a>01269     <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, kvm_run.apic_base);
<a name="l01270"></a>01270     kvm_run.cr8 = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49de25575586f1e9bb3c72c2c4178c72">readMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>);
<a name="l01271"></a>01271 
<a name="l01272"></a>01272     <span class="keywordflow">return</span> run_ticks;
<a name="l01273"></a>01273 }
<a name="l01274"></a>01274 
<a name="l01275"></a>01275 uint64_t
<a name="l01276"></a><a class="code" href="classX86KvmCPU.html#a379cc48e0e33411a2cd139fbd92c30ed">01276</a> <a class="code" href="classX86KvmCPU.html#a379cc48e0e33411a2cd139fbd92c30ed" title="Get the value of the hardware cycle counter in the guest.">X86KvmCPU::getHostCycles</a>()<span class="keyword"> const</span>
<a name="l01277"></a>01277 <span class="keyword"></span>{
<a name="l01278"></a>01278     <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a71f8e6c199efefc92749a4b5441364c5">getMSR</a>(<a class="code" href="x86__cpu_8cc.html#a48a07da9eda1a7054027cbbd5701f7cc">MSR_TSC</a>);
<a name="l01279"></a>01279 }
<a name="l01280"></a>01280 
<a name="l01281"></a>01281 <span class="keywordtype">void</span>
<a name="l01282"></a><a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2">01282</a> <a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2" title="Handle a 32-bit IO access that should be mapped to a MiscReg.">X86KvmCPU::handleIOMiscReg32</a>(<span class="keywordtype">int</span> miscreg)
<a name="l01283"></a>01283 {
<a name="l01284"></a>01284     <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>());
<a name="l01285"></a>01285     <span class="keyword">const</span> uint16_t port(kvm_run.io.port);
<a name="l01286"></a>01286 
<a name="l01287"></a>01287     assert(kvm_run.exit_reason == KVM_EXIT_IO);
<a name="l01288"></a>01288 
<a name="l01289"></a>01289     <span class="keywordflow">if</span> (kvm_run.io.size != 4) {
<a name="l01290"></a>01290         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected IO size (%u) for address 0x%x.\n&quot;</span>,
<a name="l01291"></a>01291               kvm_run.io.size, port);
<a name="l01292"></a>01292     }
<a name="l01293"></a>01293 
<a name="l01294"></a>01294     <span class="keywordflow">if</span> (kvm_run.io.count != 1) {
<a name="l01295"></a>01295         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected IO count (%u) for address 0x%x.\n&quot;</span>,
<a name="l01296"></a>01296               kvm_run.io.count, port);
<a name="l01297"></a>01297     }
<a name="l01298"></a>01298 
<a name="l01299"></a>01299     uint32_t *data((uint32_t *)<a class="code" href="classBaseKvmCPU.html#a358d4ac29890e7b72a25eefffa68f236" title="Retrieve a pointer to guest data stored at the end of the kvm_run structure.">getGuestData</a>(kvm_run.io.data_offset));
<a name="l01300"></a>01300     <span class="keywordflow">if</span> (kvm_run.io.direction == KVM_EXIT_IO_OUT)
<a name="l01301"></a>01301         <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a97455e30bf1a5a538971e03ecbb3ecde">setMiscReg</a>(miscreg, *data);
<a name="l01302"></a>01302     <span class="keywordflow">else</span>
<a name="l01303"></a>01303         *data = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(miscreg);
<a name="l01304"></a>01304 }
<a name="l01305"></a>01305 
<a name="l01306"></a>01306 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l01307"></a><a class="code" href="classX86KvmCPU.html#af885393c54bc8fb99e984ec430cf3772">01307</a> <a class="code" href="classX86KvmCPU.html#af885393c54bc8fb99e984ec430cf3772" title="Handle x86 legacy IO (in/out).">X86KvmCPU::handleKvmExitIO</a>()
<a name="l01308"></a>01308 {
<a name="l01309"></a>01309     <span class="keyword">struct </span>kvm_run &amp;kvm_run(*<a class="code" href="classBaseKvmCPU.html#ae5c568b0d8f7a76d4d89c2575ae34190" title="Get a pointer to the kvm_run structure containing all the input and output parameters...">getKvmRunState</a>());
<a name="l01310"></a>01310     <span class="keywordtype">bool</span> isWrite(kvm_run.io.direction == KVM_EXIT_IO_OUT);
<a name="l01311"></a>01311     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *guestData(<a class="code" href="classBaseKvmCPU.html#a358d4ac29890e7b72a25eefffa68f236" title="Retrieve a pointer to guest data stored at the end of the kvm_run structure.">getGuestData</a>(kvm_run.io.data_offset));
<a name="l01312"></a>01312     <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a> delay(0);
<a name="l01313"></a>01313     uint16_t port(kvm_run.io.port);
<a name="l01314"></a>01314     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> pAddr;
<a name="l01315"></a>01315     <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a749793fafee6c9c40af6247a89e054ac">count</a>(kvm_run.io.count);
<a name="l01316"></a>01316 
<a name="l01317"></a>01317     assert(kvm_run.io.direction == KVM_EXIT_IO_IN ||
<a name="l01318"></a>01318            kvm_run.io.direction == KVM_EXIT_IO_OUT);
<a name="l01319"></a>01319 
<a name="l01320"></a>01320     <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmIO, <span class="stringliteral">&quot;KVM-x86: Handling IO instruction (%s) (port: 0x%x)\n&quot;</span>,
<a name="l01321"></a>01321             (isWrite ? <span class="stringliteral">&quot;out&quot;</span> : <span class="stringliteral">&quot;in&quot;</span>), kvm_run.io.port);
<a name="l01322"></a>01322 
<a name="l01323"></a>01323     <span class="comment">/* Vanilla gem5 handles PCI discovery in the TLB(!). Since we</span>
<a name="l01324"></a>01324 <span class="comment">     * don&apos;t use the TLB component, we need to intercept and handle</span>
<a name="l01325"></a>01325 <span class="comment">     * the PCI configuration space IO ports here.</span>
<a name="l01326"></a>01326 <span class="comment">     *</span>
<a name="l01327"></a>01327 <span class="comment">     * The IO port PCI discovery mechanism uses one address register</span>
<a name="l01328"></a>01328 <span class="comment">     * and one data register. We map the address register to a misc</span>
<a name="l01329"></a>01329 <span class="comment">     * reg and use that to re-route data register accesses to the</span>
<a name="l01330"></a>01330 <span class="comment">     * right location in the PCI configuration space.</span>
<a name="l01331"></a>01331 <span class="comment">     */</span>
<a name="l01332"></a>01332     <span class="keywordflow">if</span> (port == <a class="code" href="x86__cpu_8cc.html#aa249f80ee7382ea304af9e36af7e7b36">IO_PCI_CONF_ADDR</a>) {
<a name="l01333"></a>01333         <a class="code" href="classX86KvmCPU.html#a9e1d3385a07232993d15e67b246997b2" title="Handle a 32-bit IO access that should be mapped to a MiscReg.">handleIOMiscReg32</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>);
<a name="l01334"></a>01334         <span class="keywordflow">return</span> 0;
<a name="l01335"></a>01335     } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((port &amp; ~0x3) == <a class="code" href="x86__cpu_8cc.html#a5242fcbaf586dae287efe4163b97c019">IO_PCI_CONF_DATA_BASE</a>) {
<a name="l01336"></a>01336         <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> pciConfigAddr(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#ab3e3af9cdb680faad903612b9733d068">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>));
<a name="l01337"></a>01337         <span class="keywordflow">if</span> (pciConfigAddr &amp; 0x80000000) {
<a name="l01338"></a>01338             pAddr = <a class="code" href="namespaceX86ISA.html#a5b68d0901ef27939565621f528be9b94">X86ISA::x86PciConfigAddress</a>((pciConfigAddr &amp; 0x7ffffffc) |
<a name="l01339"></a>01339                                                 (port &amp; 0x3));
<a name="l01340"></a>01340         } <span class="keywordflow">else</span> {
<a name="l01341"></a>01341             pAddr = <a class="code" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">X86ISA::x86IOAddress</a>(port);
<a name="l01342"></a>01342         }
<a name="l01343"></a>01343     } <span class="keywordflow">else</span> {
<a name="l01344"></a>01344         pAddr = <a class="code" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">X86ISA::x86IOAddress</a>(port);
<a name="l01345"></a>01345     }
<a name="l01346"></a>01346 
<a name="l01347"></a>01347     <a class="code" href="classRequest.html">Request</a> io_req(pAddr, kvm_run.io.size, <a class="code" href="classRequest.html#a33bf8c73df6e1a017daaa349ad9e98a1" title="The request is to an uncacheable address.">Request::UNCACHEABLE</a>,
<a name="l01348"></a>01348                    dataMasterId());
<a name="l01349"></a>01349     io_req.<a class="code" href="classRequest.html#a0b067551ee420e924c5e2402539df311" title="Set up CPU and thread numbers.">setThreadContext</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>-&gt;<a class="code" href="classThreadContext.html#a24eb06bed6e31118e646e47a4b5f01e4">contextId</a>(), 0);
<a name="l01350"></a>01350 
<a name="l01351"></a>01351     <span class="keyword">const</span> <a class="code" href="classMemCmd.html">MemCmd</a> cmd(isWrite ? <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102a6b6c4696087b2f083bdad6d143d3f0c0">MemCmd::WriteReq</a> : <a class="code" href="classMemCmd.html#ae5c39c2de0ad998b5176bc519b358102aa21449f51bc9023b2dc730a7cd2cbf16">MemCmd::ReadReq</a>);
<a name="l01352"></a>01352     <span class="comment">// Temporarily lock and migrate to the event queue of the</span>
<a name="l01353"></a>01353     <span class="comment">// VM. This queue is assumed to &quot;own&quot; all devices we need to</span>
<a name="l01354"></a>01354     <span class="comment">// access if running in multi-core mode.</span>
<a name="l01355"></a>01355     <a class="code" href="classEventQueue_1_1ScopedMigration.html" title="Temporarily migrate execution to a different event queue.">EventQueue::ScopedMigration</a> migrate(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classEventManager.html#a35b83dad6cd0af3227f99d67445d1527">eventQueue</a>());
<a name="l01356"></a>01356     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; count; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {
<a name="l01357"></a>01357         <a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system...">Packet</a> pkt(&amp;io_req, cmd);
<a name="l01358"></a>01358 
<a name="l01359"></a>01359         pkt.<a class="code" href="classPacket.html#aa81ea5325a7aa403fa94f2d84f6f4236" title="Set the data pointer to the following value that should not be freed.">dataStatic</a>(guestData);
<a name="l01360"></a>01360         delay += <a class="code" href="classBaseKvmCPU.html#a91a536e52f05c96d88a83832db91b543" title="Port for data requests.">dataPort</a>.<a class="code" href="classMasterPort.html#a444096e9902c823aa36ce5b3fa847fe5" title="Send an atomic request packet, where the data is moved and the state is updated in...">sendAtomic</a>(&amp;pkt);
<a name="l01361"></a>01361 
<a name="l01362"></a>01362         guestData += kvm_run.io.size;
<a name="l01363"></a>01363     }
<a name="l01364"></a>01364 
<a name="l01365"></a>01365     <span class="keywordflow">return</span> delay;
<a name="l01366"></a>01366 }
<a name="l01367"></a>01367 
<a name="l01368"></a>01368 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l01369"></a><a class="code" href="classX86KvmCPU.html#ac48517484813134f3c76f1149106d82d">01369</a> <a class="code" href="classX86KvmCPU.html#ac48517484813134f3c76f1149106d82d" title="The guest exited because an interrupt window was requested.">X86KvmCPU::handleKvmExitIRQWindowOpen</a>()
<a name="l01370"></a>01370 {
<a name="l01371"></a>01371     <span class="comment">// We don&apos;t need to do anything here since this is caught the next</span>
<a name="l01372"></a>01372     <span class="comment">// time we execute kvmRun(). We still overload the exit event to</span>
<a name="l01373"></a>01373     <span class="comment">// silence the warning about an unhandled exit event.</span>
<a name="l01374"></a>01374     <span class="keywordflow">return</span> 0;
<a name="l01375"></a>01375 }
<a name="l01376"></a>01376 
<a name="l01377"></a>01377 <span class="keywordtype">bool</span>
<a name="l01378"></a><a class="code" href="classX86KvmCPU.html#a91ab8fa2a3e4d458fdc7615746481c48">01378</a> <a class="code" href="classX86KvmCPU.html#a91ab8fa2a3e4d458fdc7615746481c48" title="Check if there are pending events in the vCPU that prevents it from being drained...">X86KvmCPU::archIsDrained</a>()<span class="keyword"> const</span>
<a name="l01379"></a>01379 <span class="keyword"></span>{
<a name="l01380"></a>01380     <span class="keyword">struct </span>kvm_vcpu_events events;
<a name="l01381"></a>01381 
<a name="l01382"></a>01382     <a class="code" href="classX86KvmCPU.html#a33d34694f8e01d89ca9c1ca8d396c51e">getVCpuEvents</a>(events);
<a name="l01383"></a>01383 
<a name="l01384"></a>01384     <span class="comment">// We could probably handle this in a by re-inserting interrupts</span>
<a name="l01385"></a>01385     <span class="comment">// that are pending into gem5 on a drain. However, that would</span>
<a name="l01386"></a>01386     <span class="comment">// probably be tricky to do reliably, so we&apos;ll just prevent a</span>
<a name="l01387"></a>01387     <span class="comment">// drain if there is anything pending in the</span>
<a name="l01388"></a>01388     <span class="comment">// guest. X86KvmCPU::kvmRunDrain() minimizes the amount of code</span>
<a name="l01389"></a>01389     <span class="comment">// executed in the guest by requesting an interrupt window if</span>
<a name="l01390"></a>01390     <span class="comment">// there are pending interrupts.</span>
<a name="l01391"></a>01391     <span class="keyword">const</span> <span class="keywordtype">bool</span> pending_events(events.exception.injected ||
<a name="l01392"></a>01392                               events.interrupt.injected ||
<a name="l01393"></a>01393                               events.nmi.injected || events.nmi.pending);
<a name="l01394"></a>01394 
<a name="l01395"></a>01395     <span class="keywordflow">if</span> (pending_events) {
<a name="l01396"></a>01396         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;archIsDrained: Pending events: %s %s %s %s\n&quot;</span>,
<a name="l01397"></a>01397                 events.exception.injected ? <span class="stringliteral">&quot;exception&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l01398"></a>01398                 events.interrupt.injected ? <span class="stringliteral">&quot;interrupt&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l01399"></a>01399                 events.nmi.injected ? <span class="stringliteral">&quot;nmi[i]&quot;</span> : <span class="stringliteral">&quot;&quot;</span>,
<a name="l01400"></a>01400                 events.nmi.pending ? <span class="stringliteral">&quot;nmi[p]&quot;</span> : <span class="stringliteral">&quot;&quot;</span>);
<a name="l01401"></a>01401     }
<a name="l01402"></a>01402 
<a name="l01403"></a>01403     <span class="keywordflow">return</span> !pending_events;
<a name="l01404"></a>01404 }
<a name="l01405"></a>01405 
<a name="l01406"></a>01406 <span class="keyword">static</span> <span class="keyword">struct </span>kvm_cpuid_entry2
<a name="l01407"></a><a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">01407</a> <a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(uint32_t function, uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>,
<a name="l01408"></a>01408              <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> &amp;result)
<a name="l01409"></a>01409 {
<a name="l01410"></a>01410     <span class="keyword">struct </span>kvm_cpuid_entry2 e;
<a name="l01411"></a>01411     e.function = function;
<a name="l01412"></a>01412     e.index = <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>;
<a name="l01413"></a>01413     e.flags = 0;
<a name="l01414"></a>01414     e.eax = (uint32_t)result.rax;
<a name="l01415"></a>01415     e.ebx = (uint32_t)result.rbx;
<a name="l01416"></a>01416     e.ecx = (uint32_t)result.rcx;
<a name="l01417"></a>01417     e.edx = (uint32_t)result.rdx;
<a name="l01418"></a>01418 
<a name="l01419"></a>01419     <span class="keywordflow">return</span> e;
<a name="l01420"></a>01420 }
<a name="l01421"></a>01421 
<a name="l01422"></a>01422 <span class="keywordtype">void</span>
<a name="l01423"></a><a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578">01423</a> <a class="code" href="classX86KvmCPU.html#ae29bce938723f4a249ffc28064f94578" title="Transfer gem5&amp;#39;s CPUID values into the virtual CPU.">X86KvmCPU::updateCPUID</a>()
<a name="l01424"></a>01424 {
<a name="l01425"></a>01425     Kvm::CPUIDVector m5_supported;
<a name="l01426"></a>01426 
<a name="l01427"></a>01427     <span class="comment">/* TODO: We currently don&apos;t support any of the functions that</span>
<a name="l01428"></a>01428 <span class="comment">     * iterate through data structures in the CPU using an index. It&apos;s</span>
<a name="l01429"></a>01429 <span class="comment">     * currently not a problem since M5 doesn&apos;t expose any of them at</span>
<a name="l01430"></a>01430 <span class="comment">     * the moment.</span>
<a name="l01431"></a>01431 <span class="comment">     */</span>
<a name="l01432"></a>01432 
<a name="l01433"></a>01433     <span class="comment">/* Basic features */</span>
<a name="l01434"></a>01434     <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> func0;
<a name="l01435"></a>01435     <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, 0x0, 0, func0);
<a name="l01436"></a>01436     <span class="keywordflow">for</span> (uint32_t function = 0; function &lt;= func0.<a class="code" href="structX86ISA_1_1CpuidResult.html#ab6799fcae83936e817104267eecc15ba">rax</a>; ++function) {
<a name="l01437"></a>01437         <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> <a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>;
<a name="l01438"></a>01438         uint32_t idx(0);
<a name="l01439"></a>01439 
<a name="l01440"></a>01440         <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, function, idx, cpuid);
<a name="l01441"></a>01441         m5_supported.push_back(<a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(function, idx, cpuid));
<a name="l01442"></a>01442     }
<a name="l01443"></a>01443 
<a name="l01444"></a>01444     <span class="comment">/* Extended features */</span>
<a name="l01445"></a>01445     <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> efunc0;
<a name="l01446"></a>01446     <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, 0x80000000, 0, efunc0);
<a name="l01447"></a>01447     <span class="keywordflow">for</span> (uint32_t function = 0x80000000; function &lt;= efunc0.<a class="code" href="structX86ISA_1_1CpuidResult.html#ab6799fcae83936e817104267eecc15ba">rax</a>; ++function) {
<a name="l01448"></a>01448         <a class="code" href="structX86ISA_1_1CpuidResult.html">CpuidResult</a> <a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>;
<a name="l01449"></a>01449         uint32_t idx(0);
<a name="l01450"></a>01450 
<a name="l01451"></a>01451         <a class="code" href="namespaceX86ISA.html#a43e49c8214cd25734629ab3abf40b80b">X86ISA::doCpuid</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327" title="ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s...">tc</a>, function, idx, cpuid);
<a name="l01452"></a>01452         m5_supported.push_back(<a class="code" href="x86__cpu_8cc.html#a8e529a8d690941d970b53028ee411ec2">makeKvmCpuid</a>(function, idx, cpuid));
<a name="l01453"></a>01453     }
<a name="l01454"></a>01454 
<a name="l01455"></a>01455     <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622" title="Methods to access CPUID information using the extended API.">setCPUID</a>(m5_supported);
<a name="l01456"></a>01456 }
<a name="l01457"></a>01457 
<a name="l01458"></a>01458 <span class="keywordtype">void</span>
<a name="l01459"></a><a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622">01459</a> <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622" title="Methods to access CPUID information using the extended API.">X86KvmCPU::setCPUID</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_cpuid2 &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>)
<a name="l01460"></a>01460 {
<a name="l01461"></a>01461     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_CPUID2, (<span class="keywordtype">void</span> *)&amp;cpuid) == -1)
<a name="l01462"></a>01462         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest CPUID2 (errno: %i)\n&quot;</span>,
<a name="l01463"></a>01463               errno);
<a name="l01464"></a>01464 }
<a name="l01465"></a>01465 
<a name="l01466"></a>01466 <span class="keywordtype">void</span>
<a name="l01467"></a><a class="code" href="classX86KvmCPU.html#a5ef919936d3ba50be36f674cb8d336bb">01467</a> <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622" title="Methods to access CPUID information using the extended API.">X86KvmCPU::setCPUID</a>(<span class="keyword">const</span> Kvm::CPUIDVector &amp;<a class="code" href="namespaceMipsISA.html#a1c59b162dd01876db0d38d9698bdd88e">cpuid</a>)
<a name="l01468"></a>01468 {
<a name="l01469"></a>01469     std::unique_ptr&lt;struct kvm_cpuid2&gt; kvm_cpuid(
<a name="l01470"></a>01470         newVarStruct&lt;struct kvm_cpuid2, struct kvm_cpuid_entry2&gt;(cpuid.size()));
<a name="l01471"></a>01471 
<a name="l01472"></a>01472     kvm_cpuid-&gt;nent = cpuid.size();
<a name="l01473"></a>01473     std::copy(cpuid.begin(), cpuid.end(), kvm_cpuid-&gt;entries);
<a name="l01474"></a>01474 
<a name="l01475"></a>01475     <a class="code" href="classX86KvmCPU.html#afc32dfd12cc5e8ffc7b1d8571d1b9622" title="Methods to access CPUID information using the extended API.">setCPUID</a>(*kvm_cpuid);
<a name="l01476"></a>01476 }
<a name="l01477"></a>01477 
<a name="l01478"></a>01478 <span class="keywordtype">void</span>
<a name="l01479"></a><a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9">01479</a> <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9" title="Methods to access MSRs in the guest.">X86KvmCPU::setMSRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_msrs &amp;msrs)
<a name="l01480"></a>01480 {
<a name="l01481"></a>01481     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_MSRS, (<span class="keywordtype">void</span> *)&amp;msrs) == -1)
<a name="l01482"></a>01482         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest MSRs (errno: %i)\n&quot;</span>,
<a name="l01483"></a>01483               errno);
<a name="l01484"></a>01484 }
<a name="l01485"></a>01485 
<a name="l01486"></a>01486 <span class="keywordtype">void</span>
<a name="l01487"></a><a class="code" href="classX86KvmCPU.html#a423b14ab279a267a5f9e08980d1e497a">01487</a> <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9" title="Methods to access MSRs in the guest.">X86KvmCPU::setMSRs</a>(<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html" title="STL vector class.">KvmMSRVector</a> &amp;msrs)
<a name="l01488"></a>01488 {
<a name="l01489"></a>01489     std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(
<a name="l01490"></a>01490         newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(msrs.size()));
<a name="l01491"></a>01491 
<a name="l01492"></a>01492     kvm_msrs-&gt;nmsrs = msrs.size();
<a name="l01493"></a>01493     std::copy(msrs.begin(), msrs.end(), kvm_msrs-&gt;entries);
<a name="l01494"></a>01494 
<a name="l01495"></a>01495     <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9" title="Methods to access MSRs in the guest.">setMSRs</a>(*kvm_msrs);
<a name="l01496"></a>01496 }
<a name="l01497"></a>01497 
<a name="l01498"></a>01498 <span class="keywordtype">void</span>
<a name="l01499"></a><a class="code" href="classX86KvmCPU.html#a27920cceafac6fe782f7267f91d8ed56">01499</a> <a class="code" href="classX86KvmCPU.html#a27920cceafac6fe782f7267f91d8ed56">X86KvmCPU::getMSRs</a>(<span class="keyword">struct</span> kvm_msrs &amp;msrs)<span class="keyword"> const</span>
<a name="l01500"></a>01500 <span class="keyword"></span>{
<a name="l01501"></a>01501     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_MSRS, (<span class="keywordtype">void</span> *)&amp;msrs) == -1)
<a name="l01502"></a>01502         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest MSRs (errno: %i)\n&quot;</span>,
<a name="l01503"></a>01503               errno);
<a name="l01504"></a>01504 }
<a name="l01505"></a>01505 
<a name="l01506"></a>01506 
<a name="l01507"></a>01507 <span class="keywordtype">void</span>
<a name="l01508"></a><a class="code" href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">01508</a> <a class="code" href="classX86KvmCPU.html#a87c11bf30d7ba04a30d91b1be0a90a83">X86KvmCPU::setMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>, uint64_t value)
<a name="l01509"></a>01509 {
<a name="l01510"></a>01510     std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(
<a name="l01511"></a>01511         newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(1));
<a name="l01512"></a>01512     <span class="keyword">struct </span>kvm_msr_entry &amp;entry(kvm_msrs-&gt;entries[0]);
<a name="l01513"></a>01513 
<a name="l01514"></a>01514     kvm_msrs-&gt;nmsrs = 1;
<a name="l01515"></a>01515     entry.index = index;
<a name="l01516"></a>01516     entry.reserved = 0;
<a name="l01517"></a>01517     entry.data = value;
<a name="l01518"></a>01518 
<a name="l01519"></a>01519     <a class="code" href="classX86KvmCPU.html#ae9fdb100098d52b71f91e0adad7bffd9" title="Methods to access MSRs in the guest.">setMSRs</a>(*kvm_msrs.get());
<a name="l01520"></a>01520 }
<a name="l01521"></a>01521 
<a name="l01522"></a>01522 uint64_t
<a name="l01523"></a><a class="code" href="classX86KvmCPU.html#a71f8e6c199efefc92749a4b5441364c5">01523</a> <a class="code" href="classX86KvmCPU.html#a71f8e6c199efefc92749a4b5441364c5">X86KvmCPU::getMSR</a>(uint32_t <a class="code" href="namespaceMipsISA.html#aeeb2c1446acc9f3e056faacf09c36f7a">index</a>)<span class="keyword"> const</span>
<a name="l01524"></a>01524 <span class="keyword"></span>{
<a name="l01525"></a>01525     std::unique_ptr&lt;struct kvm_msrs&gt; kvm_msrs(
<a name="l01526"></a>01526         newVarStruct&lt;struct kvm_msrs, struct kvm_msr_entry&gt;(1));
<a name="l01527"></a>01527     <span class="keyword">struct </span>kvm_msr_entry &amp;entry(kvm_msrs-&gt;entries[0]);
<a name="l01528"></a>01528 
<a name="l01529"></a>01529     kvm_msrs-&gt;nmsrs = 1;
<a name="l01530"></a>01530     entry.index = index;
<a name="l01531"></a>01531     entry.reserved = 0;
<a name="l01532"></a>01532     entry.data = 0;
<a name="l01533"></a>01533 
<a name="l01534"></a>01534     <a class="code" href="classX86KvmCPU.html#a27920cceafac6fe782f7267f91d8ed56">getMSRs</a>(*kvm_msrs.get());
<a name="l01535"></a>01535     <span class="keywordflow">return</span> entry.data;
<a name="l01536"></a>01536 }
<a name="l01537"></a>01537 
<a name="l01538"></a>01538 <span class="keyword">const</span> Kvm::MSRIndexVector &amp;
<a name="l01539"></a><a class="code" href="classX86KvmCPU.html#a26f42f6053dd95475e96bc98c04fa12d">01539</a> <a class="code" href="classX86KvmCPU.html#a26f42f6053dd95475e96bc98c04fa12d" title="Get a list of MSRs supported by both gem5 and KVM.">X86KvmCPU::getMsrIntersection</a>()<span class="keyword"> const</span>
<a name="l01540"></a>01540 <span class="keyword"></span>{
<a name="l01541"></a>01541     <span class="keywordflow">if</span> (<a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0" title="Cached intersection of supported MSRs.">cachedMsrIntersection</a>.empty()) {
<a name="l01542"></a>01542         <span class="keyword">const</span> Kvm::MSRIndexVector &amp;kvm_msrs(<a class="code" href="classBaseKvmCPU.html#adeeeb00ef99797a5acd84121aa9d48ce">vm</a>.<a class="code" href="classKvmVM.html#a32fdd2477c6b421de8cc34dd2f89b691" title="Global KVM interface.">kvm</a>.getSupportedMSRs());
<a name="l01543"></a>01543 
<a name="l01544"></a>01544         <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html" title="KVM parent interface.">Kvm</a>, <span class="stringliteral">&quot;kvm-x86: Updating MSR intersection\n&quot;</span>);
<a name="l01545"></a>01545         <span class="keywordflow">for</span> (<span class="keyword">auto</span> it = kvm_msrs.cbegin(); it != kvm_msrs.cend(); ++it) {
<a name="l01546"></a>01546             <span class="keywordflow">if</span> (<a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92" title="Map between MSR addresses and their corresponding misc registers.">X86ISA::msrMap</a>.find(*it) != <a class="code" href="namespaceX86ISA.html#a7bc24b3cbc37b86996d22a27f1522c92" title="Map between MSR addresses and their corresponding misc registers.">X86ISA::msrMap</a>.end()) {
<a name="l01547"></a>01547                 <a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0" title="Cached intersection of supported MSRs.">cachedMsrIntersection</a>.push_back(*it);
<a name="l01548"></a>01548                 <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classKvm.html" title="KVM parent interface.">Kvm</a>, <span class="stringliteral">&quot;kvm-x86: Adding MSR 0x%x\n&quot;</span>, *it);
<a name="l01549"></a>01549             } <span class="keywordflow">else</span> {
<a name="l01550"></a>01550                 <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;kvm-x86: MSR (0x%x) unsupported by gem5. Skipping.\n&quot;</span>,
<a name="l01551"></a>01551                      *it);
<a name="l01552"></a>01552             }
<a name="l01553"></a>01553         }
<a name="l01554"></a>01554     }
<a name="l01555"></a>01555 
<a name="l01556"></a>01556     <span class="keywordflow">return</span> <a class="code" href="classX86KvmCPU.html#a3649b9bb401a970776a7f56840e80af0" title="Cached intersection of supported MSRs.">cachedMsrIntersection</a>;
<a name="l01557"></a>01557 }
<a name="l01558"></a>01558 
<a name="l01559"></a>01559 <span class="keywordtype">void</span>
<a name="l01560"></a><a class="code" href="classX86KvmCPU.html#a654fbe439af2439ab1a699f637857ec2">01560</a> <a class="code" href="classX86KvmCPU.html#a654fbe439af2439ab1a699f637857ec2" title="Wrappers around KVM&amp;#39;s state transfer methods.">X86KvmCPU::getDebugRegisters</a>(<span class="keyword">struct</span> kvm_debugregs &amp;regs)<span class="keyword"> const</span>
<a name="l01561"></a>01561 <span class="keyword"></span>{
<a name="l01562"></a>01562 <span class="preprocessor">#ifdef KVM_GET_DEBUGREGS</span>
<a name="l01563"></a>01563 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_DEBUGREGS, &amp;regs) == -1)
<a name="l01564"></a>01564         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);
<a name="l01565"></a>01565 <span class="preprocessor">#else</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span>    <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unsupported getDebugRegisters call.\n&quot;</span>);
<a name="l01567"></a>01567 <span class="preprocessor">#endif</span>
<a name="l01568"></a>01568 <span class="preprocessor"></span>}
<a name="l01569"></a>01569 
<a name="l01570"></a>01570 <span class="keywordtype">void</span>
<a name="l01571"></a><a class="code" href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">01571</a> <a class="code" href="classX86KvmCPU.html#a804bae9fdadd0da02e431f6542c3ee27">X86KvmCPU::setDebugRegisters</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_debugregs &amp;regs)
<a name="l01572"></a>01572 {
<a name="l01573"></a>01573 <span class="preprocessor">#ifdef KVM_SET_DEBUGREGS</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_DEBUGREGS, (<span class="keywordtype">void</span> *)&amp;regs) == -1)
<a name="l01575"></a>01575         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);
<a name="l01576"></a>01576 <span class="preprocessor">#else</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span>    <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Unsupported setDebugRegisters call.\n&quot;</span>);
<a name="l01578"></a>01578 <span class="preprocessor">#endif</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span>}
<a name="l01580"></a>01580 
<a name="l01581"></a>01581 <span class="keywordtype">void</span>
<a name="l01582"></a><a class="code" href="classX86KvmCPU.html#a1279957e4a8e809c80b8207fc0ab3417">01582</a> <a class="code" href="classX86KvmCPU.html#a1279957e4a8e809c80b8207fc0ab3417">X86KvmCPU::getXCRs</a>(<span class="keyword">struct</span> kvm_xcrs &amp;regs)<span class="keyword"> const</span>
<a name="l01583"></a>01583 <span class="keyword"></span>{
<a name="l01584"></a>01584     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_XCRS, &amp;regs) == -1)
<a name="l01585"></a>01585         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);
<a name="l01586"></a>01586 }
<a name="l01587"></a>01587 
<a name="l01588"></a>01588 <span class="keywordtype">void</span>
<a name="l01589"></a><a class="code" href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">01589</a> <a class="code" href="classX86KvmCPU.html#a71a8c98819a14678713aadad6d7b85aa">X86KvmCPU::setXCRs</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xcrs &amp;regs)
<a name="l01590"></a>01590 {
<a name="l01591"></a>01591     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_XCRS, (<span class="keywordtype">void</span> *)&amp;regs) == -1)
<a name="l01592"></a>01592         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);
<a name="l01593"></a>01593 }
<a name="l01594"></a>01594 
<a name="l01595"></a>01595 <span class="keywordtype">void</span>
<a name="l01596"></a><a class="code" href="classX86KvmCPU.html#aa53c9b7d3ad56bdd46f8f075a0632ad7">01596</a> <a class="code" href="classX86KvmCPU.html#aa53c9b7d3ad56bdd46f8f075a0632ad7">X86KvmCPU::getXSave</a>(<span class="keyword">struct</span> kvm_xsave &amp;xsave)<span class="keyword"> const</span>
<a name="l01597"></a>01597 <span class="keyword"></span>{
<a name="l01598"></a>01598     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_XSAVE, &amp;xsave) == -1)
<a name="l01599"></a>01599         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);
<a name="l01600"></a>01600 }
<a name="l01601"></a>01601 
<a name="l01602"></a>01602 <span class="keywordtype">void</span>
<a name="l01603"></a><a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">01603</a> <a class="code" href="classX86KvmCPU.html#af458b07a29578029a6d03b2fd998466f">X86KvmCPU::setXSave</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_xsave &amp;xsave)
<a name="l01604"></a>01604 {
<a name="l01605"></a>01605     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_XSAVE, (<span class="keywordtype">void</span> *)&amp;xsave) == -1)
<a name="l01606"></a>01606         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);
<a name="l01607"></a>01607 }
<a name="l01608"></a>01608 
<a name="l01609"></a>01609 
<a name="l01610"></a>01610 <span class="keywordtype">void</span>
<a name="l01611"></a><a class="code" href="classX86KvmCPU.html#a33d34694f8e01d89ca9c1ca8d396c51e">01611</a> <a class="code" href="classX86KvmCPU.html#a33d34694f8e01d89ca9c1ca8d396c51e">X86KvmCPU::getVCpuEvents</a>(<span class="keyword">struct</span> kvm_vcpu_events &amp;events)<span class="keyword"> const</span>
<a name="l01612"></a>01612 <span class="keyword"></span>{
<a name="l01613"></a>01613     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_GET_VCPU_EVENTS, &amp;events) == -1)
<a name="l01614"></a>01614         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to get guest debug registers\n&quot;</span>);
<a name="l01615"></a>01615 }
<a name="l01616"></a>01616 
<a name="l01617"></a>01617 <span class="keywordtype">void</span>
<a name="l01618"></a><a class="code" href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">01618</a> <a class="code" href="classX86KvmCPU.html#a93b7cce9679d78d1fa61f8656aaa548c">X86KvmCPU::setVCpuEvents</a>(<span class="keyword">const</span> <span class="keyword">struct</span> kvm_vcpu_events &amp;events)
<a name="l01619"></a>01619 {
<a name="l01620"></a>01620     <span class="keywordflow">if</span> (<a class="code" href="group__KvmIoctl.html#gacfdd75f9b99682a11bd2035d388cccc3" title="vCPU ioctl interface.">ioctl</a>(KVM_SET_VCPU_EVENTS, (<span class="keywordtype">void</span> *)&amp;events) == -1)
<a name="l01621"></a>01621         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM: Failed to set guest debug registers\n&quot;</span>);
<a name="l01622"></a>01622 }
<a name="l01623"></a>01623 
<a name="l01624"></a>01624 <a class="code" href="classX86KvmCPU.html" title="x86 implementation of a KVM-based hardware virtualized CPU.">X86KvmCPU</a> *
<a name="l01625"></a>01625 X86KvmCPUParams::create()
<a name="l01626"></a>01626 {
<a name="l01627"></a>01627     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86KvmCPU.html#a03f6e9969fea6937f45942db4fa0d69d">X86KvmCPU</a>(<span class="keyword">this</span>);
<a name="l01628"></a>01628 }
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:09 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
