<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='51' c='_ZN4llvm28createBasicBlockSectionsPassEPKNS_12MemoryBufferE'/>
<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='55' c='_ZN4llvm33createMachineFunctionSplitterPassEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='59' c='_ZN4llvm32createMachineFunctionPrinterPassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='65' c='_ZN4llvm18createPrintMIRPassERNS_11raw_ostreamE'/>
<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='72' c='_ZN4llvm30createResetMachineFunctionPassEbb'/>
<use f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='190' c='_ZN4llvm30createPrologEpilogInserterPassEv'/>
<inh f='llvm/llvm/include/llvm/Pass.h' l='298' c='llvm::FunctionPass'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineFunctionPass.h' l='30' ll='76'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h' l='212' c='llvm::MachineOptimizationRemarkEmitterPass'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h' l='212'/>
<size>104</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineFunctionPass.h' l='26'>/// MachineFunctionPass - This class adapts the FunctionPass interface to
/// allow convenient creation of passes that operate on the MachineFunction
/// representation. Instead of overriding runOnFunction, subclasses
/// override runOnMachineFunction.</doc>
<fun r='_ZN4llvm19MachineFunctionPass16doInitializationERNS_6ModuleE'/>
<fun r='_ZN4llvm19MachineFunctionPassC1ERc'/>
<fun r='_ZN4llvm19MachineFunctionPass20runOnMachineFunctionERNS_15MachineFunctionE'/>
<fun r='_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE'/>
<fun r='_ZNK4llvm19MachineFunctionPass21getRequiredPropertiesEv'/>
<fun r='_ZNK4llvm19MachineFunctionPass16getSetPropertiesEv'/>
<fun r='_ZNK4llvm19MachineFunctionPass20getClearedPropertiesEv'/>
<mbr r='llvm::MachineFunctionPass::RequiredProperties' o='256' t='llvm::MachineFunctionProperties'/>
<mbr r='llvm::MachineFunctionPass::SetProperties' o='448' t='llvm::MachineFunctionProperties'/>
<mbr r='llvm::MachineFunctionPass::ClearedProperties' o='640' t='llvm::MachineFunctionProperties'/>
<fun r='_ZNK4llvm19MachineFunctionPass17createPrinterPassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<fun r='_ZN4llvm19MachineFunctionPass13runOnFunctionERNS_8FunctionE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='33' c='llvm::VirtRegMap'/>
<use f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='33'/>
<use f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='75' c='_ZN4llvm10VirtRegMapC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/AsmPrinter.h' l='82' c='llvm::AsmPrinter'/>
<use f='llvm/llvm/include/llvm/CodeGen/AsmPrinter.h' l='82'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='45' c='llvm::MachineDominatorTree'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='45'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineDominators.h' l='83' c='_ZN4llvm20MachineDominatorTreeC1ERNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineLoopInfo.h' l='90' c='llvm::MachineLoopInfo'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineLoopInfo.h' l='90'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineLoopInfo.h' l='100' c='_ZN4llvm15MachineLoopInfoC1ERNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='196' c='_ZN4llvm10AsmPrinterC1ERNS_13TargetMachineESt10unique_ptrINS_10MCStreamerESt14default_deleteIS4_EE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/BasicBlockSections.cpp' l='105' c='(anonymousnamespace)::BasicBlockSections'/>
<use f='llvm/llvm/lib/CodeGen/BasicBlockSections.cpp' l='105'/>
<use f='llvm/llvm/lib/CodeGen/BasicBlockSections.cpp' l='125' c='_ZN12_GLOBAL__N_118BasicBlockSectionsC1EPKN4llvm12MemoryBufferE'/>
<use f='llvm/llvm/lib/CodeGen/BasicBlockSections.cpp' l='129' c='_ZN12_GLOBAL__N_118BasicBlockSectionsC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/BasicBlockSections.cpp' l='481' c='_ZN4llvm28createBasicBlockSectionsPassEPKNS_12MemoryBufferE'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineBlockFrequencyInfo.h' l='33' c='llvm::MachineBlockFrequencyInfo'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBlockFrequencyInfo.h' l='33'/>
<ovr f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='93' c='(anonymousnamespace)::BranchFolderPass'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='93'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='97' c='_ZN12_GLOBAL__N_116BranchFolderPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='46' c='(anonymousnamespace)::BranchRelaxation'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='46'/>
<use f='llvm/llvm/lib/CodeGen/BranchRelaxation.cpp' l='108' c='_ZN12_GLOBAL__N_116BranchRelaxationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h' l='69' c='llvm::ReachingDefAnalysis'/>
<use f='llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h' l='69'/>
<use f='llvm/llvm/include/llvm/CodeGen/ReachingDefAnalysis.h' l='113' c='_ZN4llvm19ReachingDefAnalysisC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='33' c='llvm::BreakFalseDeps'/>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='33'/>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='51' c='_ZN4llvm14BreakFalseDepsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/CFGuardLongjmp.cpp' l='37' c='(anonymousnamespace)::CFGuardLongjmp'/>
<use f='llvm/llvm/lib/CodeGen/CFGuardLongjmp.cpp' l='37'/>
<use f='llvm/llvm/lib/CodeGen/CFGuardLongjmp.cpp' l='41' c='_ZN12_GLOBAL__N_114CFGuardLongjmpC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='40' c='(anonymousnamespace)::CFIInstrInserter'/>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='40'/>
<use f='llvm/llvm/lib/CodeGen/CFIInstrInserter.cpp' l='44' c='_ZN12_GLOBAL__N_116CFIInstrInserterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='314' c='llvm::SlotIndexes'/>
<use f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='314'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='54' c='llvm::LiveIntervals'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='54'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='31' c='(anonymousnamespace)::DeadMachineInstructionElim'/>
<use f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='31'/>
<use f='llvm/llvm/lib/CodeGen/DeadMachineInstructionElim.cpp' l='41' c='_ZN12_GLOBAL__N_126DeadMachineInstructionElimC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='54' c='(anonymousnamespace)::DetectDeadLanes'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='54'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='59' c='_ZN12_GLOBAL__N_115DetectDeadLanesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineTraceMetrics.h' l='87' c='llvm::MachineTraceMetrics'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineTraceMetrics.h' l='87'/>
<ovr f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='705' c='(anonymousnamespace)::EarlyIfConverter'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='705'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='718' c='_ZN12_GLOBAL__N_116EarlyIfConverterC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='1029' c='(anonymousnamespace)::EarlyIfPredicator'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='1029'/>
<use f='llvm/llvm/lib/CodeGen/EarlyIfConversion.cpp' l='1041' c='_ZN12_GLOBAL__N_117EarlyIfPredicatorC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/EdgeBundles.h' l='24' c='llvm::EdgeBundles'/>
<use f='llvm/llvm/include/llvm/CodeGen/EdgeBundles.h' l='24'/>
<use f='llvm/llvm/include/llvm/CodeGen/EdgeBundles.h' l='37' c='_ZN4llvm11EdgeBundlesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/ExecutionDomainFix.h' l='116' c='llvm::ExecutionDomainFix'/>
<use f='llvm/llvm/include/llvm/CodeGen/ExecutionDomainFix.h' l='116'/>
<use f='llvm/llvm/include/llvm/CodeGen/ExecutionDomainFix.h' l='140' c='_ZN4llvm18ExecutionDomainFixC1ERcRKNS_19TargetRegisterClassE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='31' c='(anonymousnamespace)::ExpandPostRA'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='31'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='38' c='_ZN12_GLOBAL__N_112ExpandPostRAC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/FEntryInserter.cpp' l='27' c='(anonymousnamespace)::FEntryInserter'/>
<use f='llvm/llvm/lib/CodeGen/FEntryInserter.cpp' l='27'/>
<use f='llvm/llvm/lib/CodeGen/FEntryInserter.cpp' l='29' c='_ZN12_GLOBAL__N_114FEntryInserterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/FinalizeISel.cpp' l='29' c='(anonymousnamespace)::FinalizeISel'/>
<use f='llvm/llvm/lib/CodeGen/FinalizeISel.cpp' l='29'/>
<use f='llvm/llvm/lib/CodeGen/FinalizeISel.cpp' l='32' c='_ZN12_GLOBAL__N_112FinalizeISelC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='65' c='(anonymousnamespace)::FixupStatepointCallerSaved'/>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='65'/>
<use f='llvm/llvm/lib/CodeGen/FixupStatepointCallerSaved.cpp' l='69' c='_ZN12_GLOBAL__N_126FixupStatepointCallerSavedC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/FuncletLayout.cpp' l='23' c='(anonymousnamespace)::FuncletLayout'/>
<use f='llvm/llvm/lib/CodeGen/FuncletLayout.cpp' l='23'/>
<use f='llvm/llvm/lib/CodeGen/FuncletLayout.cpp' l='26' c='_ZN12_GLOBAL__N_113FuncletLayoutC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/GCRootLowering.cpp' l='58' c='(anonymousnamespace)::GCMachineCodeAnalysis'/>
<use f='llvm/llvm/lib/CodeGen/GCRootLowering.cpp' l='58'/>
<use f='llvm/llvm/lib/CodeGen/GCRootLowering.cpp' l='246' c='_ZN12_GLOBAL__N_121GCMachineCodeAnalysisC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='220' c='llvm::GISelCSEAnalysisWrapperPass'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h' l='220'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEInfo.cpp' l='20' c='_ZN4llvm27GISelCSEAnalysisWrapperPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/GISelKnownBits.h' l='112' c='llvm::GISelKnownBitsAnalysis'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/GISelKnownBits.h' l='112'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/GISelKnownBits.h' l='117' c='_ZN4llvm22GISelKnownBitsAnalysisC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='62' c='llvm::IRTranslator'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h' l='62'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='121' c='_ZN4llvm12IRTranslatorC1ENS_10CodeGenOpt5LevelE'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='27' c='llvm::InstructionSelect'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelect.h' l='27'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='57' c='_ZN4llvm17InstructionSelectC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h' l='31' c='llvm::Legalizer'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Legalizer.h' l='31'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Legalizer.cpp' l='79' c='_ZN4llvm9LegalizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Localizer.h' l='40' c='llvm::Localizer'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Localizer.h' l='40'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Localizer.cpp' l='35' c='_ZN4llvm9LocalizerC1ESt8functionIFbRKNS_15MachineFunctionEEE'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='90' c='llvm::RegBankSelect'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegBankSelect.h' l='90'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegBankSelect.cpp' l='74' c='_ZN4llvm13RegBankSelectC1ENS0_4ModeE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='99' c='(anonymousnamespace)::IfConverter'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='99'/>
<use f='llvm/llvm/lib/CodeGen/IfConversion.cpp' l='211' c='_ZN12_GLOBAL__N_111IfConverterC1ESt8functionIFbRKN4llvm15MachineFunctionEEE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='81' c='(anonymousnamespace)::ImplicitNullChecks'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='81'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='219' c='_ZN12_GLOBAL__N_118ImplicitNullChecksC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/LiveStacks.h' l='31' c='llvm::LiveStacks'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveStacks.h' l='31'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveStacks.h' l='48' c='_ZN4llvm10LiveStacksC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/Spiller.h' l='37' c='_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='140' c='_ZN12_GLOBAL__N_116HoistSpillHelperC1ERN4llvm19MachineFunctionPassERNS1_15MachineFunctionERNS1_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='197' c='_ZN12_GLOBAL__N_113InlineSpillerC1ERN4llvm19MachineFunctionPassERNS1_15MachineFunctionERNS1_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='242' c='_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h' l='37' c='llvm::LazyMachineBlockFrequencyInfoPass'/>
<use f='llvm/llvm/include/llvm/CodeGen/LazyMachineBlockFrequencyInfo.h' l='37'/>
<use f='llvm/llvm/lib/CodeGen/LazyMachineBlockFrequencyInfo.cpp' l='33' c='_ZN4llvm33LazyMachineBlockFrequencyInfoPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/LiveDebugValues/LiveDebugValues.cpp' l='39' c='LiveDebugValues'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/LiveDebugValues.cpp' l='39'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/LiveDebugValues.cpp' l='75' c='_ZN15LiveDebugValuesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/LiveDebugVariables.h' l='32' c='llvm::LiveDebugVariables'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.h' l='32'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='92' c='_ZN4llvm18LiveDebugVariablesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/LiveVariables.h' l='46' c='llvm::LiveVariables'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveVariables.h' l='46'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveVariables.h' l='49' c='_ZN4llvm13LiveVariablesC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='101' c='_ZN4llvm13LiveIntervalsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='43' c='(anonymousnamespace)::LiveRangeShrink'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='43'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='47' c='_ZN12_GLOBAL__N_115LiveRangeShrinkC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='40' c='llvm::LiveRegMatrix'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegMatrix.h' l='40'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='46' c='_ZN4llvm13LiveRegMatrixC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='75' c='(anonymousnamespace)::LocalStackSlotPass'/>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='75'/>
<use f='llvm/llvm/lib/CodeGen/LocalStackSlotAllocation.cpp' l='93' c='_ZN12_GLOBAL__N_118LocalStackSlotPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='54' c='(anonymousnamespace)::MIRCanonicalizer'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='54'/>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='57' c='_ZN12_GLOBAL__N_116MIRCanonicalizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MIRNamerPass.cpp' l='38' c='(anonymousnamespace)::MIRNamer'/>
<use f='llvm/llvm/lib/CodeGen/MIRNamerPass.cpp' l='38'/>
<use f='llvm/llvm/lib/CodeGen/MIRNamerPass.cpp' l='41' c='_ZN12_GLOBAL__N_18MIRNamerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MIRPrintingPass.cpp' l='27' c='(anonymousnamespace)::MIRPrintingPass'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrintingPass.cpp' l='27'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrintingPass.cpp' l='32' c='_ZN12_GLOBAL__N_115MIRPrintingPassC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrintingPass.cpp' l='33' c='_ZN12_GLOBAL__N_115MIRPrintingPassC1ERN4llvm11raw_ostreamE'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrintingPass.cpp' l='66' c='_ZN4llvm18createPrintMIRPassERNS_11raw_ostreamE'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineBlockFrequencyInfo.cpp' l='172' c='_ZN4llvm25MachineBlockFrequencyInfoC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockFrequencyInfo.cpp' l='179' c='_ZN4llvm25MachineBlockFrequencyInfoC1ERNS_15MachineFunctionERNS_28MachineBranchProbabilityInfoERNS_15MachineLoopInfoE'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachinePostDominators.h' l='27' c='llvm::MachinePostDominatorTree'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePostDominators.h' l='27'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='326' c='(anonymousnamespace)::MachineBlockPlacement'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='326'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='561' c='_ZN12_GLOBAL__N_121MachineBlockPlacementC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='3419' c='(anonymousnamespace)::MachineBlockPlacementStats'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='3419'/>
<use f='llvm/llvm/lib/CodeGen/MachineBlockPlacement.cpp' l='3429' c='_ZN12_GLOBAL__N_126MachineBlockPlacementStatsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='66' c='(anonymousnamespace)::MachineCSE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='66'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='77' c='_ZN12_GLOBAL__N_110MachineCSEC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='65' c='(anonymousnamespace)::MachineCombiner'/>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='65'/>
<use f='llvm/llvm/lib/CodeGen/MachineCombiner.cpp' l='85' c='_ZN12_GLOBAL__N_115MachineCombinerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='251' c='(anonymousnamespace)::MachineCopyPropagation'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='251'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='259' c='_ZN12_GLOBAL__N_122MachineCopyPropagationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineDominanceFrontier.h' l='20' c='llvm::MachineDominanceFrontier'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineDominanceFrontier.h' l='20'/>
<use f='llvm/llvm/lib/CodeGen/MachineDominanceFrontier.cpp' l='33' c='_ZN4llvm24MachineDominanceFrontierC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineDominators.cpp' l='65' c='_ZN4llvm20MachineDominatorTreeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineFunctionPrinterPass.cpp' l='28' c='(anonymousnamespace)::MachineFunctionPrinterPass'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionPrinterPass.cpp' l='28'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionPrinterPass.cpp' l='34' c='_ZN12_GLOBAL__N_126MachineFunctionPrinterPassC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionPrinterPass.cpp' l='36' c='_ZN12_GLOBAL__N_126MachineFunctionPrinterPassC1ERN4llvm11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionPrinterPass.cpp' l='66' c='_ZN4llvm32createMachineFunctionPrinterPassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineFunctionSplitter.cpp' l='63' c='(anonymousnamespace)::MachineFunctionSplitter'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionSplitter.cpp' l='63'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionSplitter.cpp' l='66' c='_ZN12_GLOBAL__N_123MachineFunctionSplitterC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunctionSplitter.cpp' l='153' c='_ZN4llvm33createMachineFunctionSplitterPassEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='24' c='(anonymousnamespace)::UnpackMachineBundles'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='24'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='29' c='_ZN12_GLOBAL__N_120UnpackMachineBundlesC1ESt8functionIFbRKN4llvm15MachineFunctionEEE'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='88' c='(anonymousnamespace)::FinalizeMachineBundles'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='88'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='91' c='_ZN12_GLOBAL__N_122FinalizeMachineBundlesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='119' c='(anonymousnamespace)::MachineLICMBase'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='119'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='175' c='_ZN12_GLOBAL__N_115MachineLICMBaseC1ERcb'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineLoopInfo.cpp' l='34' c='_ZN4llvm15MachineLoopInfoC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineOptimizationRemarkEmitter.cpp' l='66' c='_ZN4llvm36MachineOptimizationRemarkEmitterPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='60' c='llvm::MachinePipeliner'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='60'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='88' c='_ZN4llvm16MachinePipelinerC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachinePostDominators.cpp' l='32' c='_ZN4llvm24MachinePostDominatorTreeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachineRegionInfo.h' l='85' c='llvm::MachineRegionInfoPass'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegionInfo.h' l='85'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegionInfo.cpp' l='78' c='_ZN4llvm21MachineRegionInfoPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='165' c='(anonymousnamespace)::MachineSchedulerBase'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='166'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='168' c='_ZN12_GLOBAL__N_120MachineSchedulerBaseC1ERc'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='101' c='(anonymousnamespace)::MachineSinking'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='101'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='157' c='_ZN12_GLOBAL__N_114MachineSinkingC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1331' c='(anonymousnamespace)::PostRAMachineSinking'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1331'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1336' c='_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/MachineTraceMetrics.cpp' l='55' c='_ZN4llvm19MachineTraceMetricsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='273' c='(anonymousnamespace)::MachineVerifierPass'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='273'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='279' c='_ZN12_GLOBAL__N_119MachineVerifierPassC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='2100' c='(anonymousnamespace)::ModuloScheduleTest'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='2100'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='2104' c='_ZN12_GLOBAL__N_118ModuloScheduleTestC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='37' c='(anonymousnamespace)::OptimizePHIs'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='37'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='44' c='_ZN12_GLOBAL__N_112OptimizePHIsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='67' c='(anonymousnamespace)::PHIElimination'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='67'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='75' c='_ZN12_GLOBAL__N_114PHIEliminationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PatchableFunction.cpp' l='26' c='(anonymousnamespace)::PatchableFunction'/>
<use f='llvm/llvm/lib/CodeGen/PatchableFunction.cpp' l='26'/>
<use f='llvm/llvm/lib/CodeGen/PatchableFunction.cpp' l='28' c='_ZN12_GLOBAL__N_117PatchableFunctionC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='154' c='(anonymousnamespace)::PeepholeOptimizer'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='154'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='164' c='_ZN12_GLOBAL__N_117PeepholeOptimizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PostRAHazardRecognizer.cpp' l='46' c='(anonymousnamespace)::PostRAHazardRecognizer'/>
<use f='llvm/llvm/lib/CodeGen/PostRAHazardRecognizer.cpp' l='46'/>
<use f='llvm/llvm/lib/CodeGen/PostRAHazardRecognizer.cpp' l='50' c='_ZN12_GLOBAL__N_122PostRAHazardRecognizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='78' c='(anonymousnamespace)::PostRAScheduler'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='78'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='84' c='_ZN12_GLOBAL__N_115PostRASchedulerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='28' c='(anonymousnamespace)::ProcessImplicitDefs'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='28'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='41' c='_ZN12_GLOBAL__N_119ProcessImplicitDefsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='85' c='(anonymousnamespace)::PEI'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='85'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='89' c='_ZN12_GLOBAL__N_13PEIC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='155' c='_ZN4llvm30createPrologEpilogInserterPassEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/PseudoProbeInserter.cpp' l='31' c='(anonymousnamespace)::PseudoProbeInserter'/>
<use f='llvm/llvm/lib/CodeGen/PseudoProbeInserter.cpp' l='31'/>
<use f='llvm/llvm/lib/CodeGen/PseudoProbeInserter.cpp' l='35' c='_ZN12_GLOBAL__N_119PseudoProbeInserterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='60' c='(anonymousnamespace)::RABasic'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='60'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='174' c='_ZN12_GLOBAL__N_17RABasicC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='68' c='(anonymousnamespace)::RegAllocFast'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='68'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='72' c='_ZN12_GLOBAL__N_112RegAllocFastC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='43' c='llvm::SpillPlacement'/>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='43'/>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='75' c='_ZN4llvm14SpillPlacementC1Ev'/>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='144' c='(anonymousnamespace)::RAGreedy'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='144'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='602' c='_ZN12_GLOBAL__N_18RAGreedyC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='116' c='(anonymousnamespace)::RegAllocPBQP'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='116'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='122' c='_ZN12_GLOBAL__N_112RegAllocPBQPC1EPc'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='40' c='(anonymousnamespace)::RegUsageInfoCollector'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='40'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='42' c='_ZN12_GLOBAL__N_121RegUsageInfoCollectorC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegUsageInfoPropagate.cpp' l='44' c='(anonymousnamespace)::RegUsageInfoPropagation'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoPropagate.cpp' l='44'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoPropagate.cpp' l='46' c='_ZN12_GLOBAL__N_123RegUsageInfoPropagationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='125' c='(anonymousnamespace)::RegisterCoalescer'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='125'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='372' c='_ZN12_GLOBAL__N_117RegisterCoalescerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='769' c='(anonymousnamespace)::ScavengerTest'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='769'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='773' c='_ZN12_GLOBAL__N_113ScavengerTestC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='46' c='(anonymousnamespace)::RenameIndependentSubregs'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='46'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='49' c='_ZN12_GLOBAL__N_124RenameIndependentSubregsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ResetMachineFunctionPass.cpp' l='33' c='(anonymousnamespace)::ResetMachineFunction'/>
<use f='llvm/llvm/lib/CodeGen/ResetMachineFunctionPass.cpp' l='33'/>
<use f='llvm/llvm/lib/CodeGen/ResetMachineFunctionPass.cpp' l='44' c='_ZN12_GLOBAL__N_120ResetMachineFunctionC1Ebb'/>
<use f='llvm/llvm/lib/CodeGen/ResetMachineFunctionPass.cpp' l='86' c='_ZN4llvm30createResetMachineFunctionPassEbb'/>
<size>104</size>
<ovr f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='39' c='llvm::SelectionDAGISel'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='39'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='312' c='_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='110' c='(anonymousnamespace)::ShrinkWrap'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='110'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='220' c='_ZN12_GLOBAL__N_110ShrinkWrapC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/CodeGen/SlotIndexes.cpp' l='23' c='_ZN4llvm11SlotIndexesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='411' c='(anonymousnamespace)::StackColoring'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='411'/>
<use f='llvm/llvm/lib/CodeGen/StackColoring.cpp' l='476' c='_ZN12_GLOBAL__N_113StackColoringC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/StackMapLivenessAnalysis.cpp' l='50' c='(anonymousnamespace)::StackMapLiveness'/>
<use f='llvm/llvm/lib/CodeGen/StackMapLivenessAnalysis.cpp' l='50'/>
<use f='llvm/llvm/lib/CodeGen/StackMapLivenessAnalysis.cpp' l='91' c='_ZN12_GLOBAL__N_116StackMapLivenessC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='61' c='(anonymousnamespace)::StackSlotColoring'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='61'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='100' c='_ZN12_GLOBAL__N_117StackSlotColoringC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/TailDuplication.cpp' l='32' c='(anonymousnamespace)::TailDuplicateBase'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplication.cpp' l='32'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplication.cpp' l='38' c='_ZN12_GLOBAL__N_117TailDuplicateBaseC1ERcb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='91' c='(anonymousnamespace)::TwoAddressInstructionPass'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='91'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='168' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='81' c='(anonymousnamespace)::UnreachableMachineBlockElim'/>
<use f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='81'/>
<use f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='87' c='_ZN12_GLOBAL__N_127UnreachableMachineBlockElimC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='176' c='(anonymousnamespace)::VirtRegRewriter'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='176'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='196' c='_ZN12_GLOBAL__N_115VirtRegRewriterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/CodeGen/XRayInstrumentation.cpp' l='46' c='(anonymousnamespace)::XRayInstrumentation'/>
<use f='llvm/llvm/lib/CodeGen/XRayInstrumentation.cpp' l='46'/>
<use f='llvm/llvm/lib/CodeGen/XRayInstrumentation.cpp' l='49' c='_ZN12_GLOBAL__N_119XRayInstrumentationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64A53Fix835769.cpp' l='79' c='(anonymousnamespace)::AArch64A53Fix835769'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A53Fix835769.cpp' l='79'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A53Fix835769.cpp' l='84' c='_ZN12_GLOBAL__N_119AArch64A53Fix835769C1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='109' c='(anonymousnamespace)::AArch64A57FPLoadBalancing'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='109'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='116' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='65' c='(anonymousnamespace)::AArch64AdvSIMDScalar'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='65'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='85' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalarC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64BranchTargets.cpp' l='33' c='(anonymousnamespace)::AArch64BranchTargets'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64BranchTargets.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64BranchTargets.cpp' l='36' c='_ZN12_GLOBAL__N_120AArch64BranchTargetsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CleanupLocalDynamicTLSPass.cpp' l='37' c='(anonymousnamespace)::LDTLSCleanup'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CleanupLocalDynamicTLSPass.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CleanupLocalDynamicTLSPass.cpp' l='39' c='_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp' l='134' c='(anonymousnamespace)::AArch64CollectLOH'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp' l='134'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp' l='136' c='_ZN12_GLOBAL__N_117AArch64CollectLOHC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CompressJumpTables.cpp' l='35' c='(anonymousnamespace)::AArch64CompressJumpTables'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CompressJumpTables.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CompressJumpTables.cpp' l='52' c='_ZN12_GLOBAL__N_125AArch64CompressJumpTablesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='47' c='(anonymousnamespace)::AArch64CondBrTuning'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='47'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CondBrTuning.cpp' l='55' c='_ZN12_GLOBAL__N_119AArch64CondBrTuningC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp' l='94' c='(anonymousnamespace)::AArch64ConditionOptimizer'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp' l='94'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp' l='106' c='_ZN12_GLOBAL__N_125AArch64ConditionOptimizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='761' c='(anonymousnamespace)::AArch64ConditionalCompares'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='761'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='777' c='_ZN12_GLOBAL__N_126AArch64ConditionalComparesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='35' c='(anonymousnamespace)::AArch64DeadRegisterDefinitions'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='44' c='_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitionsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='50' c='(anonymousnamespace)::AArch64ExpandPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='50'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp' l='56' c='_ZN12_GLOBAL__N_119AArch64ExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='182' c='(anonymousnamespace)::FalkorHWPFFix'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='182'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FalkorHWPFFix.cpp' l='186' c='_ZN12_GLOBAL__N_113FalkorHWPFFixC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='108' c='(anonymousnamespace)::AArch64LoadStoreOpt'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='108'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='111' c='_ZN12_GLOBAL__N_119AArch64LoadStoreOptC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp' l='69' c='(anonymousnamespace)::AArch64RedundantCopyElimination'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp' l='69'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp' l='82' c='_ZN12_GLOBAL__N_131AArch64RedundantCopyEliminationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='66' c='(anonymousnamespace)::AArch64SIMDInstrOpt'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='66'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='152' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOptC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='43' c='(anonymousnamespace)::AArch64SLSHardening'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='43'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='51' c='_ZN12_GLOBAL__N_119AArch64SLSHardeningC1Ev'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='395' c='(anonymousnamespace)::AArch64IndirectThunks'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='395'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SLSHardening.cpp' l='399' c='_ZN12_GLOBAL__N_121AArch64IndirectThunksC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='125' c='(anonymousnamespace)::AArch64SpeculationHardening'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='125'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='132' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardeningC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp' l='60' c='(anonymousnamespace)::AArch64StackTaggingPreRA'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp' l='60'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StackTaggingPreRA.cpp' l='72' c='_ZN12_GLOBAL__N_124AArch64StackTaggingPreRAC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64StorePairSuppress.cpp' l='30' c='(anonymousnamespace)::AArch64StorePairSuppress'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StorePairSuppress.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64StorePairSuppress.cpp' l='40' c='_ZN12_GLOBAL__N_124AArch64StorePairSuppressC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='284' c='(anonymousnamespace)::AArch64PostLegalizerCombiner'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='284'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='316' c='_ZN12_GLOBAL__N_128AArch64PostLegalizerCombinerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='650' c='(anonymousnamespace)::AArch64PostLegalizerLowering'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='650'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='673' c='_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp' l='28' c='(anonymousnamespace)::AArch64PostSelectOptimize'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp' l='28'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostSelectOptimize.cpp' l='55' c='_ZN12_GLOBAL__N_125AArch64PostSelectOptimizeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='128' c='(anonymousnamespace)::AArch64PreLegalizerCombiner'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='128'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PreLegalizerCombiner.cpp' l='158' c='_ZN12_GLOBAL__N_127AArch64PreLegalizerCombinerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1070' c='(anonymousnamespace)::AMDGPUMachineCFGStructurizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1070'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='1203' c='_ZN12_GLOBAL__N_128AMDGPUMachineCFGStructurizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='321' c='(anonymousnamespace)::AMDGPUPostLegalizerCombiner'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='321'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='353' c='_ZN12_GLOBAL__N_127AMDGPUPostLegalizerCombinerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='84' c='(anonymousnamespace)::AMDGPUPreLegalizerCombiner'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='84'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPreLegalizerCombiner.cpp' l='116' c='_ZN12_GLOBAL__N_126AMDGPUPreLegalizerCombinerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='80' c='(anonymousnamespace)::AMDGPURegBankCombiner'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='80'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegBankCombiner.cpp' l='112' c='_ZN12_GLOBAL__N_121AMDGPURegBankCombinerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='92' c='(anonymousnamespace)::AMDGPUCFGStructurizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='92'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp' l='106' c='_ZN12_GLOBAL__N_121AMDGPUCFGStructurizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='54' c='(anonymousnamespace)::GCNDPPCombine'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='54'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='83' c='_ZN12_GLOBAL__N_113GCNDPPCombineC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='36' c='(anonymousnamespace)::GCNNSAReassign'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='40' c='_ZN12_GLOBAL__N_114GCNNSAReassignC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='68' c='(anonymousnamespace)::GCNRegBankReassign'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='68'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='133' c='_ZN12_GLOBAL__N_118GCNRegBankReassignC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='35' c='(anonymousnamespace)::R600ClauseMergePass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ClauseMergePass.cpp' l='57' c='_ZN12_GLOBAL__N_119R600ClauseMergePassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='186' c='(anonymousnamespace)::R600ControlFlowFinalizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='186'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='474' c='_ZN12_GLOBAL__N_124R600ControlFlowFinalizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='31' c='(anonymousnamespace)::R600EmitClauseMarkers'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='31'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600EmitClauseMarkers.cpp' l='296' c='_ZN12_GLOBAL__N_121R600EmitClauseMarkersC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='27' c='(anonymousnamespace)::R600ExpandSpecialInstrsPass'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='27'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='37' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='74' c='(anonymousnamespace)::R600VectorRegMerger'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='74'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='102' c='_ZN12_GLOBAL__N_119R600VectorRegMergerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='30' c='(anonymousnamespace)::R600Packetizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='34' c='_ZN12_GLOBAL__N_114R600PacketizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='29' c='(anonymousnamespace)::SIAddIMGInit'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='29'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIAddIMGInit.cpp' l='34' c='_ZN12_GLOBAL__N_112SIAddIMGInitC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='85' c='(anonymousnamespace)::SIFixSGPRCopies'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='85'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='95' c='_ZN12_GLOBAL__N_115SIFixSGPRCopiesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp' l='25' c='(anonymousnamespace)::SIFixVGPRCopies'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp' l='25'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixVGPRCopies.cpp' l='30' c='_ZN12_GLOBAL__N_115SIFixVGPRCopiesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='78' c='(anonymousnamespace)::SIFoldOperands'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='78'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='102' c='_ZN12_GLOBAL__N_114SIFoldOperandsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='33' c='(anonymousnamespace)::SIFormMemoryClauses'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='40' c='_ZN12_GLOBAL__N_119SIFormMemoryClausesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp' l='87' c='(anonymousnamespace)::SIInsertHardClauses'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp' l='87'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertHardClauses.cpp' l='91' c='_ZN12_GLOBAL__N_119SIInsertHardClausesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='34' c='(anonymousnamespace)::SIInsertSkips'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='34'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp' l='60' c='_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='353' c='(anonymousnamespace)::SIInsertWaitcnts'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='353'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='383' c='_ZN12_GLOBAL__N_116SIInsertWaitcntsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='97' c='(anonymousnamespace)::SILoadStoreOptimizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='97'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='259' c='_ZN12_GLOBAL__N_120SILoadStoreOptimizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='67' c='(anonymousnamespace)::SILowerControlFlow'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='67'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='133' c='_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='42' c='(anonymousnamespace)::SILowerI1Copies'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='42'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='66' c='_ZN12_GLOBAL__N_115SILowerI1CopiesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='40' c='(anonymousnamespace)::SILowerSGPRSpills'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='40'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='55' c='_ZN12_GLOBAL__N_117SILowerSGPRSpillsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='415' c='(anonymousnamespace)::SIMemoryLegalizer'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='415'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='454' c='_ZN12_GLOBAL__N_117SIMemoryLegalizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='109' c='(anonymousnamespace)::SIModeRegister'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='109'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIModeRegister.cpp' l='128' c='_ZN12_GLOBAL__N_114SIModeRegisterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='21' c='(anonymousnamespace)::SIOptimizeExecMasking'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='21'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='26' c='_ZN12_GLOBAL__N_121SIOptimizeExecMaskingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='28' c='(anonymousnamespace)::SIOptimizeExecMaskingPreRA'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='28'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='48' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRAC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='42' c='(anonymousnamespace)::SIPeepholeSDWA'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='42'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='60' c='_ZN12_GLOBAL__N_114SIPeepholeSDWAC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='26' c='(anonymousnamespace)::SIPostRABundler'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='26'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPostRABundler.cpp' l='31' c='_ZN12_GLOBAL__N_115SIPostRABundlerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='30' c='(anonymousnamespace)::SIPreAllocateWWMRegs'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='45' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='26' c='(anonymousnamespace)::SIPreEmitPeephole'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='26'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='37' c='_ZN12_GLOBAL__N_117SIPreEmitPeepholeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp' l='36' c='(anonymousnamespace)::SIRemoveShortExecBranches'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRemoveShortExecBranches.cpp' l='50' c='_ZN12_GLOBAL__N_125SIRemoveShortExecBranchesC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='28' c='(anonymousnamespace)::SIShrinkInstructions'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='28'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='35' c='_ZN12_GLOBAL__N_120SIShrinkInstructionsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='130' c='(anonymousnamespace)::SIWholeQuadMode'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='130'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='186' c='_ZN12_GLOBAL__N_115SIWholeQuadModeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='48' c='(anonymousnamespace)::A15SDOptimizer'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='48'/>
<use f='llvm/llvm/lib/Target/ARM/A15SDOptimizer.cpp' l='50' c='_ZN12_GLOBAL__N_114A15SDOptimizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBlockPlacement.cpp' l='28' c='llvm::ARMBlockPlacement'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBlockPlacement.cpp' l='28'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBlockPlacement.cpp' l='36' c='_ZN4llvm17ARMBlockPlacementC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='102' c='(anonymousnamespace)::ARMConstantIslands'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='102'/>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='223' c='_ZN12_GLOBAL__N_118ARMConstantIslandsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='39' c='(anonymousnamespace)::ARMExpandPseudo'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='42' c='_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='101' c='(anonymousnamespace)::ARMLoadStoreOpt'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='101'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='117' c='_ZN12_GLOBAL__N_115ARMLoadStoreOptC1Ev'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2120' c='(anonymousnamespace)::ARMPreAllocLoadStoreOpt'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2120'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2132' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOptC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='472' c='(anonymousnamespace)::ARMLowOverheadLoops'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='472'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='484' c='_ZN12_GLOBAL__N_119ARMLowOverheadLoopsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp' l='22' c='(anonymousnamespace)::ARMOptimizeBarriersPass'/>
<use f='llvm/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp' l='22'/>
<use f='llvm/llvm/lib/Target/ARM/ARMOptimizeBarriersPass.cpp' l='25' c='_ZN12_GLOBAL__N_123ARMOptimizeBarriersPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='35' c='(anonymousnamespace)::ARMSLSHardening'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='42' c='_ZN12_GLOBAL__N_115ARMSLSHardeningC1Ev'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='362' c='(anonymousnamespace)::ARMIndirectThunks'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='362'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSLSHardening.cpp' l='366' c='_ZN12_GLOBAL__N_117ARMIndirectThunksC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='39' c='(anonymousnamespace)::MLxExpansion'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='41' c='_ZN12_GLOBAL__N_112MLxExpansionC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='37' c='(anonymousnamespace)::MVEVPTBlock'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTBlockPass.cpp' l='43' c='_ZN12_GLOBAL__N_111MVEVPTBlockC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='44' c='(anonymousnamespace)::MVEVPTOptimisations'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='44'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='50' c='_ZN12_GLOBAL__N_119MVEVPTOptimisationsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='43' c='(anonymousnamespace)::Thumb2ITBlock'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='43'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2ITBlockPass.cpp' l='52' c='_ZN12_GLOBAL__N_113Thumb2ITBlockC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='159' c='(anonymousnamespace)::Thumb2SizeReduce'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='159'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='245' c='_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp' l='34' c='(anonymousnamespace)::AVRExpandPseudo'/>
<use f='llvm/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp' l='34'/>
<use f='llvm/llvm/lib/Target/AVR/AVRExpandPseudoInsts.cpp' l='38' c='_ZN12_GLOBAL__N_115AVRExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='417' c='llvm::AVRFrameAnalyzer'/>
<use f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='417'/>
<use f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='419' c='_ZN4llvm16AVRFrameAnalyzerC1Ev'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='485' c='llvm::AVRDynAllocaSR'/>
<use f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='485'/>
<use f='llvm/llvm/lib/Target/AVR/AVRFrameLowering.cpp' l='487' c='_ZN4llvm14AVRDynAllocaSRC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRelaxMemOperations.cpp' l='30' c='(anonymousnamespace)::AVRRelaxMem'/>
<use f='llvm/llvm/lib/Target/AVR/AVRRelaxMemOperations.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/AVR/AVRRelaxMemOperations.cpp' l='34' c='_ZN12_GLOBAL__N_111AVRRelaxMemC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='30' c='(anonymousnamespace)::BPFMIPreEmitChecking'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='36' c='_ZN12_GLOBAL__N_120BPFMIPreEmitCheckingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='40' c='(anonymousnamespace)::BPFMIPeephole'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='40'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='47' c='_ZN12_GLOBAL__N_113BPFMIPeepholeC1Ev'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='301' c='(anonymousnamespace)::BPFMIPreEmitPeephole'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='301'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='307' c='_ZN12_GLOBAL__N_120BPFMIPreEmitPeepholeC1Ev'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='393' c='(anonymousnamespace)::BPFMIPeepholeTruncElim'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='393'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMIPeephole.cpp' l='400' c='_ZN12_GLOBAL__N_122BPFMIPeepholeTruncElimC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='44' c='(anonymousnamespace)::BPFMISimplifyPatchable'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='44'/>
<use f='llvm/llvm/lib/Target/BPF/BPFMISimplifyPatchable.cpp' l='50' c='_ZN12_GLOBAL__N_122BPFMISimplifyPatchableC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='183' c='(anonymousnamespace)::HexagonBitSimplify'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='183'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='187' c='_ZN12_GLOBAL__N_118HexagonBitSimplifyC1Ev'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2899' c='(anonymousnamespace)::HexagonLoopRescheduling'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2899'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='2903' c='_ZN12_GLOBAL__N_123HexagonLoopReschedulingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='48' c='(anonymousnamespace)::HexagonBranchRelaxation'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='48'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBranchRelaxation.cpp' l='52' c='_ZN12_GLOBAL__N_123HexagonBranchRelaxationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='37' c='(anonymousnamespace)::HexagonCFGOptimizer'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCFGOptimizer.cpp' l='45' c='_ZN12_GLOBAL__N_119HexagonCFGOptimizerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='214' c='(anonymousnamespace)::HexagonConstExtenders'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='214'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='216' c='_ZN12_GLOBAL__N_121HexagonConstExtendersC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='1897' c='(anonymousnamespace)::HexagonConstPropagation'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='1897'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstPropagation.cpp' l='1901' c='_ZN12_GLOBAL__N_123HexagonConstPropagationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='61' c='(anonymousnamespace)::HexagonCopyToCombine'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='61'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='73' c='_ZN12_GLOBAL__N_120HexagonCopyToCombineC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='153' c='(anonymousnamespace)::HexagonEarlyIfConversion'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='153'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='157' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversionC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='139' c='(anonymousnamespace)::HexagonExpandCondsets'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='139'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='143' c='_ZN12_GLOBAL__N_121HexagonExpandCondsetsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonFixupHwLoops.cpp' l='37' c='(anonymousnamespace)::HexagonFixupHwLoops'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFixupHwLoops.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFixupHwLoops.cpp' l='41' c='_ZN12_GLOBAL__N_119HexagonFixupHwLoopsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='204' c='(anonymousnamespace)::HexagonCallFrameInformation'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='204'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='208' c='_ZN12_GLOBAL__N_127HexagonCallFrameInformationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='506' c='(anonymousnamespace)::HexagonGenInsert'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='506'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='510' c='_ZN12_GLOBAL__N_116HexagonGenInsertC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='66' c='(anonymousnamespace)::HexagonGenMux'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='66'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='70' c='_ZN12_GLOBAL__N_113HexagonGenMuxC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='83' c='(anonymousnamespace)::HexagonGenPredicate'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='83'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='87' c='_ZN12_GLOBAL__N_119HexagonGenPredicateC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='101' c='(anonymousnamespace)::HexagonHardwareLoops'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='101'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='114' c='_ZN12_GLOBAL__N_120HexagonHardwareLoopsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='76' c='(anonymousnamespace)::HexagonNewValueJump'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='76'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='79' c='_ZN12_GLOBAL__N_119HexagonNewValueJumpC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='59' c='(anonymousnamespace)::HexagonOptAddrMode'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='59'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='63' c='_ZN12_GLOBAL__N_118HexagonOptAddrModeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='81' c='(anonymousnamespace)::HexagonPeephole'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='81'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp' l='88' c='_ZN12_GLOBAL__N_115HexagonPeepholeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp' l='56' c='(anonymousnamespace)::HexagonRDFOpt'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp' l='56'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp' l='58' c='_ZN12_GLOBAL__N_113HexagonRDFOptC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSplitConst32AndConst64.cpp' l='38' c='(anonymousnamespace)::HexagonSplitConst32AndConst64'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitConst32AndConst64.cpp' l='38'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitConst32AndConst64.cpp' l='41' c='_ZN12_GLOBAL__N_129HexagonSplitConst32AndConst64C1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='63' c='(anonymousnamespace)::HexagonSplitDoubleRegs'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='63'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='67' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='64' c='(anonymousnamespace)::HexagonStoreWidening'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='64'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='74' c='_ZN12_GLOBAL__N_120HexagonStoreWideningC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='40' c='(anonymousnamespace)::HexagonVExtract'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='40'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='43' c='_ZN12_GLOBAL__N_115HexagonVExtractC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='88' c='(anonymousnamespace)::HexagonPacketizer'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='88'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='93' c='_ZN12_GLOBAL__N_117HexagonPacketizerC1Eb'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp' l='52' c='(anonymousnamespace)::HexagonVectorPrint'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp' l='52'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp' l='60' c='_ZN12_GLOBAL__N_118HexagonVectorPrintC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp' l='34' c='(anonymousnamespace)::Filler'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp' l='34'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiDelaySlotFiller.cpp' l='42' c='_ZN12_GLOBAL__N_16FillerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp' l='56' c='(anonymousnamespace)::LanaiMemAluCombiner'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp' l='56'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiMemAluCombiner.cpp' l='59' c='_ZN12_GLOBAL__N_119LanaiMemAluCombinerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430BranchSelector.cpp' l='38' c='(anonymousnamespace)::MSP430BSel'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430BranchSelector.cpp' l='38'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430BranchSelector.cpp' l='51' c='_ZN12_GLOBAL__N_110MSP430BSelC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MicroMipsSizeReduction.cpp' l='135' c='(anonymousnamespace)::MicroMipsSizeReduce'/>
<use f='llvm/llvm/lib/Target/Mips/MicroMipsSizeReduction.cpp' l='135'/>
<use f='llvm/llvm/lib/Target/Mips/MicroMipsSizeReduction.cpp' l='412' c='_ZN12_GLOBAL__N_119MicroMipsSizeReduceC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='134' c='(anonymousnamespace)::MipsBranchExpansion'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='134'/>
<use f='llvm/llvm/lib/Target/Mips/MipsBranchExpansion.cpp' l='138' c='_ZN12_GLOBAL__N_119MipsBranchExpansionC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsConstantIslandPass.cpp' l='201' c='(anonymousnamespace)::MipsConstantIslands'/>
<use f='llvm/llvm/lib/Target/Mips/MipsConstantIslandPass.cpp' l='201'/>
<use f='llvm/llvm/lib/Target/Mips/MipsConstantIslandPass.cpp' l='361' c='_ZN12_GLOBAL__N_119MipsConstantIslandsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='210' c='(anonymousnamespace)::MipsDelaySlotFiller'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='210'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='212' c='_ZN12_GLOBAL__N_119MipsDelaySlotFillerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsExpandPseudo.cpp' l='33' c='(anonymousnamespace)::MipsExpandPseudo'/>
<use f='llvm/llvm/lib/Target/Mips/MipsExpandPseudo.cpp' l='33'/>
<use f='llvm/llvm/lib/Target/Mips/MipsExpandPseudo.cpp' l='36' c='_ZN12_GLOBAL__N_116MipsExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsModuleISelDAGToDAG.cpp' l='23' c='(anonymousnamespace)::MipsModuleDAGToDAGISel'/>
<use f='llvm/llvm/lib/Target/Mips/MipsModuleISelDAGToDAG.cpp' l='23'/>
<use f='llvm/llvm/lib/Target/Mips/MipsModuleISelDAGToDAG.cpp' l='27' c='_ZN12_GLOBAL__N_122MipsModuleDAGToDAGISelC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='78' c='(anonymousnamespace)::OptimizePICCall'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='78'/>
<use f='llvm/llvm/lib/Target/Mips/MipsOptimizePICCall.cpp' l='80' c='_ZN12_GLOBAL__N_115OptimizePICCallC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='69' c='(anonymousnamespace)::MipsPreLegalizerCombiner'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='69'/>
<use f='llvm/llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp' l='90' c='_ZN12_GLOBAL__N_124MipsPreLegalizerCombinerC1Ev'/>
<size>104</size>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='43' c='_ZN4llvm27createNVPTXPrologEpilogPassEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='44' c='_ZN4llvm34createNVPTXReplaceImageHandlesPassEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='48' c='_ZN4llvm19createNVPTXPeepholeEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTX.h' l='49' c='_ZN4llvm30createNVPTXProxyRegErasurePassEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='50' c='(anonymousnamespace)::NVPTXPeephole'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='50'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='53' c='_ZN12_GLOBAL__N_113NVPTXPeepholeC1Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPeephole.cpp' l='156' c='_ZN4llvm19createNVPTXPeepholeEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp' l='32' c='(anonymousnamespace)::NVPTXPrologEpilogPass'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp' l='32'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp' l='35' c='_ZN12_GLOBAL__N_121NVPTXPrologEpilogPassC1Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXPrologEpilogPass.cpp' l='44' c='_ZN4llvm27createNVPTXPrologEpilogPassEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp' l='36' c='(anonymousnamespace)::NVPTXProxyRegErasure'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp' l='39' c='_ZN12_GLOBAL__N_120NVPTXProxyRegErasureC1Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp' l='119' c='_ZN4llvm30createNVPTXProxyRegErasurePassEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp' l='29' c='(anonymousnamespace)::NVPTXReplaceImageHandles'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp' l='29'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp' l='53' c='_ZN12_GLOBAL__N_124NVPTXReplaceImageHandlesC1Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXReplaceImageHandles.cpp' l='189' c='_ZN4llvm34createNVPTXReplaceImageHandlesPassEv'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='136' c='(anonymousnamespace)::PPCBranchCoalescing'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='136'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='164' c='_ZN12_GLOBAL__N_119PPCBranchCoalescingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCBranchSelector.cpp' l='39' c='(anonymousnamespace)::PPCBSel'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchSelector.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchSelector.cpp' l='41' c='_ZN12_GLOBAL__N_17PPCBSelC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp' l='43' c='(anonymousnamespace)::PPCEarlyReturn'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp' l='43'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCEarlyReturn.cpp' l='45' c='_ZN12_GLOBAL__N_114PPCEarlyReturnC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp' l='45' c='(anonymousnamespace)::PPCExpandISEL'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp' l='45'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCExpandISEL.cpp' l='103' c='_ZN12_GLOBAL__N_113PPCExpandISELC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='84' c='(anonymousnamespace)::PPCMIPeephole'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='84'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='91' c='_ZN12_GLOBAL__N_113PPCMIPeepholeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='90' c='(anonymousnamespace)::PPCPreEmitPeephole'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='90'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp' l='93' c='_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='352' c='(anonymousnamespace)::PPCReduceCRLogicals'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='352'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='407' c='_ZN12_GLOBAL__N_119PPCReduceCRLogicalsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='39' c='(anonymousnamespace)::PPCTLSDynamicCall'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='41' c='_ZN12_GLOBAL__N_117PPCTLSDynamicCallC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTOCRegDeps.cpp' l='89' c='(anonymousnamespace)::PPCTOCRegDeps'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTOCRegDeps.cpp' l='89'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTOCRegDeps.cpp' l='91' c='_ZN12_GLOBAL__N_113PPCTOCRegDepsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp' l='43' c='(anonymousnamespace)::PPCVSXCopy'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp' l='43'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXCopy.cpp' l='45' c='_ZN12_GLOBAL__N_110PPCVSXCopyC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='61' c='(anonymousnamespace)::PPCVSXFMAMutate'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='61'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='63' c='_ZN12_GLOBAL__N_115PPCVSXFMAMutateC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='96' c='(anonymousnamespace)::PPCVSXSwapRemoval'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='96'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='114' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemovalC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVCleanupVSETVLI.cpp' l='24' c='(anonymousnamespace)::RISCVCleanupVSETVLI'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCleanupVSETVLI.cpp' l='24'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVCleanupVSETVLI.cpp' l='28' c='_ZN12_GLOBAL__N_119RISCVCleanupVSETVLIC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVExpandAtomicPseudoInsts.cpp' l='31' c='(anonymousnamespace)::RISCVExpandAtomicPseudo'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVExpandAtomicPseudoInsts.cpp' l='31'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVExpandAtomicPseudoInsts.cpp' l='36' c='_ZN12_GLOBAL__N_123RISCVExpandAtomicPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp' l='29' c='(anonymousnamespace)::RISCVExpandPseudo'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp' l='29'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp' l='34' c='_ZN12_GLOBAL__N_117RISCVExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='39' c='(anonymousnamespace)::RISCVMergeBaseOffsetOpt'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='49' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOptC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Sparc/DelaySlotFiller.cpp' l='39' c='(anonymousnamespace)::Filler'/>
<use f='llvm/llvm/lib/Target/Sparc/DelaySlotFiller.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/Sparc/DelaySlotFiller.cpp' l='43' c='_ZN12_GLOBAL__N_16FillerC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/Sparc/LeonPasses.h' l='20' c='llvm::LEONMachineFunctionPass'/>
<use f='llvm/llvm/lib/Target/Sparc/LeonPasses.h' l='21'/>
<use f='llvm/llvm/lib/Target/Sparc/LeonPasses.cpp' l='23' c='_ZN4llvm23LEONMachineFunctionPassC1ERc'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZCopyPhysRegs.cpp' l='36' c='(anonymousnamespace)::SystemZCopyPhysRegs'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZCopyPhysRegs.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZCopyPhysRegs.cpp' l='40' c='_ZN12_GLOBAL__N_119SystemZCopyPhysRegsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='64' c='(anonymousnamespace)::SystemZElimCompare'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='64'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='69' c='_ZN12_GLOBAL__N_118SystemZElimCompareC1ERKN4llvm20SystemZTargetMachineE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp' l='29' c='(anonymousnamespace)::SystemZLDCleanup'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp' l='29'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp' l='33' c='_ZN12_GLOBAL__N_116SystemZLDCleanupC1ERKN4llvm20SystemZTargetMachineE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZLongBranch.cpp' l='134' c='(anonymousnamespace)::SystemZLongBranch'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZLongBranch.cpp' l='134'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZLongBranch.cpp' l='139' c='_ZN12_GLOBAL__N_117SystemZLongBranchC1ERKN4llvm20SystemZTargetMachineE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp' l='36' c='(anonymousnamespace)::SystemZPostRewrite'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZPostRewrite.cpp' l='39' c='_ZN12_GLOBAL__N_118SystemZPostRewriteC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='26' c='(anonymousnamespace)::SystemZShortenInst'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='26'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZShortenInst.cpp' l='64' c='_ZN12_GLOBAL__N_118SystemZShortenInstC1ERKN4llvm20SystemZTargetMachineE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyArgumentMove.cpp' l='43' c='(anonymousnamespace)::WebAssemblyArgumentMove'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyArgumentMove.cpp' l='43'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyArgumentMove.cpp' l='46' c='_ZN12_GLOBAL__N_123WebAssemblyArgumentMoveC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h' l='118' c='llvm::WebAssemblyExceptionInfo'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h' l='118'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.h' l='130' c='_ZN4llvm24WebAssemblyExceptionInfoC1Ev'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp' l='50' c='(anonymousnamespace)::WebAssemblyCFGSort'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp' l='50'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp' l='68' c='_ZN12_GLOBAL__N_118WebAssemblyCFGSortC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp' l='44' c='(anonymousnamespace)::WebAssemblyCFGStackify'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp' l='44'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp' l='109' c='_ZN12_GLOBAL__N_122WebAssemblyCFGStackifyC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyDebugFixup.cpp' l='36' c='(anonymousnamespace)::WebAssemblyDebugFixup'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyDebugFixup.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyDebugFixup.cpp' l='48' c='_ZN12_GLOBAL__N_121WebAssemblyDebugFixupC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='35' c='(anonymousnamespace)::WebAssemblyExplicitLocals'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='50' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocalsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixBrTableDefaults.cpp' l='30' c='(anonymousnamespace)::WebAssemblyFixBrTableDefaults'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixBrTableDefaults.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixBrTableDefaults.cpp' l='39' c='_ZN12_GLOBAL__N_129WebAssemblyFixBrTableDefaultsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixIrreducibleControlFlow.cpp' l='234' c='(anonymousnamespace)::WebAssemblyFixIrreducibleControlFlow'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixIrreducibleControlFlow.cpp' l='234'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyFixIrreducibleControlFlow.cpp' l='249' c='_ZN12_GLOBAL__N_136WebAssemblyFixIrreducibleControlFlowC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLateEHPrepare.cpp' l='29' c='(anonymousnamespace)::WebAssemblyLateEHPrepare'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLateEHPrepare.cpp' l='29'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLateEHPrepare.cpp' l='49' c='_ZN12_GLOBAL__N_124WebAssemblyLateEHPrepareC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLowerBrUnless.cpp' l='30' c='(anonymousnamespace)::WebAssemblyLowerBrUnless'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLowerBrUnless.cpp' l='30'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyLowerBrUnless.cpp' l='44' c='_ZN12_GLOBAL__N_124WebAssemblyLowerBrUnlessC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='46' c='(anonymousnamespace)::WebAssemblyMemIntrinsicResults'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='46'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='49' c='_ZN12_GLOBAL__N_130WebAssemblyMemIntrinsicResultsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyOptimizeLiveIntervals.cpp' l='36' c='(anonymousnamespace)::WebAssemblyOptimizeLiveIntervals'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyOptimizeLiveIntervals.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyOptimizeLiveIntervals.cpp' l='56' c='_ZN12_GLOBAL__N_132WebAssemblyOptimizeLiveIntervalsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPeephole.cpp' l='32' c='(anonymousnamespace)::WebAssemblyPeephole'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPeephole.cpp' l='32'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPeephole.cpp' l='47' c='_ZN12_GLOBAL__N_119WebAssemblyPeepholeC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='37' c='(anonymousnamespace)::WebAssemblyPrepareForLiveIntervals'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyPrepareForLiveIntervals.cpp' l='40' c='_ZN12_GLOBAL__N_134WebAssemblyPrepareForLiveIntervalsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='32' c='(anonymousnamespace)::WebAssemblyRegColoring'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='32'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='35' c='_ZN12_GLOBAL__N_122WebAssemblyRegColoringC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp' l='34' c='(anonymousnamespace)::WebAssemblyRegNumbering'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp' l='34'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegNumbering.cpp' l='48' c='_ZN12_GLOBAL__N_123WebAssemblyRegNumberingC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='45' c='(anonymousnamespace)::WebAssemblyRegStackify'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='45'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='67' c='_ZN12_GLOBAL__N_122WebAssemblyRegStackifyC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp' l='35' c='(anonymousnamespace)::WebAssemblyReplacePhysRegs'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp' l='35'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyReplacePhysRegs.cpp' l='38' c='_ZN12_GLOBAL__N_126WebAssemblyReplacePhysRegsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySetP2AlignOperands.cpp' l='28' c='(anonymousnamespace)::WebAssemblySetP2AlignOperands'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySetP2AlignOperands.cpp' l='28'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblySetP2AlignOperands.cpp' l='31' c='_ZN12_GLOBAL__N_129WebAssemblySetP2AlignOperandsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='71' c='(anonymousnamespace)::X86AvoidSFBPass'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='71'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='74' c='_ZN12_GLOBAL__N_115X86AvoidSFBPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86AvoidTrailingCall.cpp' l='48' c='(anonymousnamespace)::X86AvoidTrailingCallPass'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidTrailingCall.cpp' l='48'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidTrailingCall.cpp' l='50' c='_ZN12_GLOBAL__N_124X86AvoidTrailingCallPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86CallFrameOptimization.cpp' l='61' c='(anonymousnamespace)::X86CallFrameOptimization'/>
<use f='llvm/llvm/lib/Target/X86/X86CallFrameOptimization.cpp' l='61'/>
<use f='llvm/llvm/lib/Target/X86/X86CallFrameOptimization.cpp' l='63' c='_ZN12_GLOBAL__N_124X86CallFrameOptimizationC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='103' c='(anonymousnamespace)::X86CmovConverterPass'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='103'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='105' c='_ZN12_GLOBAL__N_120X86CmovConverterPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86DiscriminateMemOps.cpp' l='60' c='(anonymousnamespace)::X86DiscriminateMemOps'/>
<use f='llvm/llvm/lib/Target/X86/X86DiscriminateMemOps.cpp' l='60'/>
<use f='llvm/llvm/lib/Target/X86/X86DiscriminateMemOps.cpp' l='86' c='_ZN12_GLOBAL__N_121X86DiscriminateMemOpsC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='371' c='(anonymousnamespace)::X86DomainReassignment'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='371'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='385' c='_ZN12_GLOBAL__N_121X86DomainReassignmentC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='62' c='(anonymousnamespace)::EvexToVexInstPass'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='62'/>
<use f='llvm/llvm/lib/Target/X86/X86EvexToVex.cpp' l='71' c='_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='32' c='(anonymousnamespace)::X86ExpandPseudo'/>
<use f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='32'/>
<use f='llvm/llvm/lib/Target/X86/X86ExpandPseudo.cpp' l='35' c='_ZN12_GLOBAL__N_115X86ExpandPseudoC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='77' c='(anonymousnamespace)::FixupBWInstPass'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='77'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='114' c='_ZN12_GLOBAL__N_115FixupBWInstPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='38' c='(anonymousnamespace)::FixupLEAPass'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='38'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupLEAs.cpp' l='104' c='_ZN12_GLOBAL__N_112FixupLEAPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp' l='37' c='(anonymousnamespace)::X86FixupSetCCPass'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp' l='37'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp' l='41' c='_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='78' c='(anonymousnamespace)::X86FlagsCopyLoweringPass'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='78'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='80' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='60' c='(anonymousnamespace)::FPS'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='60'/>
<use f='llvm/llvm/lib/Target/X86/X86FloatingPoint.cpp' l='62' c='_ZN12_GLOBAL__N_13FPSC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86IndirectBranchTracking.cpp' l='38' c='(anonymousnamespace)::X86IndirectBranchTrackingPass'/>
<use f='llvm/llvm/lib/Target/X86/X86IndirectBranchTracking.cpp' l='38'/>
<use f='llvm/llvm/lib/Target/X86/X86IndirectBranchTracking.cpp' l='40' c='_ZN12_GLOBAL__N_129X86IndirectBranchTrackingPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86IndirectThunks.cpp' l='101' c='(anonymousnamespace)::X86IndirectThunks'/>
<use f='llvm/llvm/lib/Target/X86/X86IndirectThunks.cpp' l='101'/>
<use f='llvm/llvm/lib/Target/X86/X86IndirectThunks.cpp' l='105' c='_ZN12_GLOBAL__N_117X86IndirectThunksC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86InsertPrefetch.cpp' l='41' c='(anonymousnamespace)::X86InsertPrefetch'/>
<use f='llvm/llvm/lib/Target/X86/X86InsertPrefetch.cpp' l='41'/>
<use f='llvm/llvm/lib/Target/X86/X86InsertPrefetch.cpp' l='101' c='_ZN12_GLOBAL__N_117X86InsertPrefetchC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86InsertWait.cpp' l='39' c='(anonymousnamespace)::WaitInsert'/>
<use f='llvm/llvm/lib/Target/X86/X86InsertWait.cpp' l='39'/>
<use f='llvm/llvm/lib/Target/X86/X86InsertWait.cpp' l='43' c='_ZN12_GLOBAL__N_110WaitInsertC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8627' c='(anonymousnamespace)::CGBR'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8627'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8629' c='_ZN12_GLOBAL__N_14CGBRC1Ev'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8737' c='(anonymousnamespace)::LDTLSCleanup'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8737'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8739' c='_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='138' c='(anonymousnamespace)::X86LoadValueInjectionLoadHardeningPass'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='138'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp' l='140' c='_ZN12_GLOBAL__N_138X86LoadValueInjectionLoadHardeningPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionRetHardening.cpp' l='44' c='(anonymousnamespace)::X86LoadValueInjectionRetHardeningPass'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionRetHardening.cpp' l='44'/>
<use f='llvm/llvm/lib/Target/X86/X86LoadValueInjectionRetHardening.cpp' l='46' c='_ZN12_GLOBAL__N_137X86LoadValueInjectionRetHardeningPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='240' c='(anonymousnamespace)::X86OptimizeLEAPass'/>
<use f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='240'/>
<use f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='242' c='_ZN12_GLOBAL__N_118X86OptimizeLEAPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86PadShortFunction.cpp' l='51' c='(anonymousnamespace)::PadShortFunc'/>
<use f='llvm/llvm/lib/Target/X86/X86PadShortFunction.cpp' l='51'/>
<use f='llvm/llvm/lib/Target/X86/X86PadShortFunction.cpp' l='53' c='_ZN12_GLOBAL__N_112PadShortFuncC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='57' c='(anonymousnamespace)::X86PreTileConfig'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='57'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='69' c='_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86SpeculativeExecutionSideEffectSuppression.cpp' l='59' c='(anonymousnamespace)::X86SpeculativeExecutionSideEffectSuppression'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeExecutionSideEffectSuppression.cpp' l='60'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeExecutionSideEffectSuppression.cpp' l='62' c='_ZN12_GLOBAL__N_144X86SpeculativeExecutionSideEffectSuppressionC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='124' c='(anonymousnamespace)::X86SpeculativeLoadHardeningPass'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='124'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='126' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPassC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='44' c='(anonymousnamespace)::X86TileConfig'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='44'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='59' c='_ZN12_GLOBAL__N_113X86TileConfigC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='51' c='(anonymousnamespace)::VZeroUpperInserter'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='51'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='53' c='_ZN12_GLOBAL__N_118VZeroUpperInserterC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='36' c='(anonymousnamespace)::X86WinAllocaExpander'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='36'/>
<use f='llvm/llvm/lib/Target/X86/X86WinAllocaExpander.cpp' l='38' c='_ZN12_GLOBAL__N_120X86WinAllocaExpanderC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreFrameToArgsOffsetElim.cpp' l='24' c='(anonymousnamespace)::XCoreFTAOElim'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameToArgsOffsetElim.cpp' l='24'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameToArgsOffsetElim.cpp' l='26' c='_ZN12_GLOBAL__N_113XCoreFTAOElimC1Ev'/>
<size>104</size>
<ovr f='llvm/llvm/unittests/MI/LiveIntervalTest.cpp' l='77' c='(anonymousnamespace)::TestPass'/>
<use f='llvm/llvm/unittests/MI/LiveIntervalTest.cpp' l='77'/>
<use f='llvm/llvm/unittests/MI/LiveIntervalTest.cpp' l='79' c='_ZN12_GLOBAL__N_18TestPassC1Ev'/>
<use f='llvm/llvm/unittests/MI/LiveIntervalTest.cpp' l='83' c='_ZN12_GLOBAL__N_18TestPassC1ESt8functionIFvRN4llvm15MachineFunctionERNS2_13LiveIntervalsEEE'/>
<size>104</size>
