multiline_comment|/*&n; *  linux/arch/m68knommu/platform/MC68VZ328/de2/config.c&n; *&n; *  Copyright (C) 1993 Hamish Macdonald&n; *  Copyright (C) 1999 D. Jeff Dionne&n; *  Copyright (C) 2001 Georges Menie, Ken Desmet&n; *&n; * This file is subject to the terms and conditions of the GNU General Public&n; * License.  See the file COPYING in the main directory of this archive&n; * for more details.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/tty.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;linux/kd.h&gt;
macro_line|#include &lt;linux/netdevice.h&gt;
macro_line|#include &lt;asm/setup.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/machdep.h&gt;
macro_line|#include &lt;asm/MC68VZ328.h&gt;
macro_line|#ifdef CONFIG_INIT_LCD
macro_line|#include &quot;screen.h&quot;
macro_line|#endif
multiline_comment|/* with a 33.16 MHz clock, this will give usec resolution to the time functions */
DECL|macro|CLOCK_SOURCE
mdefine_line|#define CLOCK_SOURCE TCTL_CLKSOURCE_SYSCLK
DECL|macro|CLOCK_PRE
mdefine_line|#define CLOCK_PRE 7
DECL|macro|TICKS_PER_JIFFY
mdefine_line|#define TICKS_PER_JIFFY 41450
r_static
r_void
DECL|function|dragen2_sched_init
id|dragen2_sched_init
c_func
(paren
r_void
(paren
op_star
id|timer_routine
)paren
(paren
r_int
comma
r_void
op_star
comma
r_struct
id|pt_regs
op_star
)paren
)paren
(brace
multiline_comment|/* disable timer 1 */
id|TCTL
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* set ISR */
r_if
c_cond
(paren
id|request_irq
c_func
(paren
id|TMR_IRQ_NUM
comma
id|timer_routine
comma
id|IRQ_FLG_LOCK
comma
l_string|&quot;timer&quot;
comma
l_int|NULL
)paren
)paren
id|panic
c_func
(paren
l_string|&quot;Unable to attach timer interrupt&bslash;n&quot;
)paren
suffix:semicolon
multiline_comment|/* Restart mode, Enable int, Set clock source */
id|TCTL
op_assign
id|TCTL_OM
op_or
id|TCTL_IRQEN
op_or
id|CLOCK_SOURCE
suffix:semicolon
id|TPRER
op_assign
id|CLOCK_PRE
suffix:semicolon
id|TCMP
op_assign
id|TICKS_PER_JIFFY
suffix:semicolon
multiline_comment|/* Enable timer 1 */
id|TCTL
op_or_assign
id|TCTL_TEN
suffix:semicolon
)brace
DECL|function|dragen2_tick
r_static
r_void
id|dragen2_tick
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Reset Timer1 */
id|TSTAT
op_and_assign
l_int|0
suffix:semicolon
)brace
DECL|function|dragen2_gettimeoffset
r_static
r_int
r_int
id|dragen2_gettimeoffset
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|ticks
op_assign
id|TCN
comma
id|offset
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* check for pending interrupt */
r_if
c_cond
(paren
id|ticks
OL
(paren
id|TICKS_PER_JIFFY
op_rshift
l_int|1
)paren
op_logical_and
(paren
id|ISR
op_amp
(paren
l_int|1
op_lshift
id|TMR_IRQ_NUM
)paren
)paren
)paren
id|offset
op_assign
l_int|1000000
op_div
id|HZ
suffix:semicolon
id|ticks
op_assign
(paren
id|ticks
op_star
l_int|1000000
op_div
id|HZ
)paren
op_div
id|TICKS_PER_JIFFY
suffix:semicolon
r_return
id|ticks
op_plus
id|offset
suffix:semicolon
)brace
DECL|function|dragen2_gettod
r_static
r_void
id|dragen2_gettod
c_func
(paren
r_int
op_star
id|year
comma
r_int
op_star
id|mon
comma
r_int
op_star
id|day
comma
r_int
op_star
id|hour
comma
r_int
op_star
id|min
comma
r_int
op_star
id|sec
)paren
(brace
r_int
id|now
op_assign
id|RTCTIME
suffix:semicolon
op_star
id|year
op_assign
op_star
id|mon
op_assign
op_star
id|day
op_assign
l_int|1
suffix:semicolon
op_star
id|hour
op_assign
(paren
id|now
op_rshift
l_int|24
)paren
op_mod
l_int|24
suffix:semicolon
op_star
id|min
op_assign
(paren
id|now
op_rshift
l_int|16
)paren
op_mod
l_int|60
suffix:semicolon
op_star
id|sec
op_assign
id|now
op_mod
l_int|60
suffix:semicolon
)brace
DECL|function|dragen2_reset
r_static
r_void
id|dragen2_reset
c_func
(paren
r_void
)paren
(brace
id|local_irq_disable
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_INIT_LCD
id|PBDATA
op_or_assign
l_int|0x20
suffix:semicolon
multiline_comment|/* disable CCFL light */
id|PKDATA
op_or_assign
l_int|0x4
suffix:semicolon
multiline_comment|/* disable LCD controller */
id|LCKCON
op_assign
l_int|0
suffix:semicolon
macro_line|#endif
id|__asm__
id|__volatile__
c_func
(paren
l_string|&quot;reset&bslash;n&bslash;t&quot;
l_string|&quot;moveal #0x04000000, %a0&bslash;n&bslash;t&quot;
l_string|&quot;moveal 0(%a0), %sp&bslash;n&bslash;t&quot;
l_string|&quot;moveal 4(%a0), %a0&bslash;n&bslash;t&quot;
l_string|&quot;jmp (%a0)&quot;
)paren
suffix:semicolon
)brace
DECL|function|dragen2_cs8900_setup
r_int
id|dragen2_cs8900_setup
c_func
(paren
r_struct
id|net_device
op_star
id|dev
)paren
(brace
r_static
r_int
id|nbdev
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
op_increment
id|nbdev
op_eq
l_int|1
)paren
(brace
multiline_comment|/* Set the ETH hardware address from its flash monitor location */
id|memcpy
c_func
(paren
id|dev-&gt;dev_addr
comma
(paren
r_void
op_star
)paren
l_int|0x400fffa
comma
l_int|6
)paren
suffix:semicolon
id|dev-&gt;irq
op_assign
id|INT1_IRQ_NUM
suffix:semicolon
r_return
id|dev-&gt;base_addr
op_assign
l_int|0x08000041
suffix:semicolon
)brace
r_return
l_int|1
suffix:semicolon
multiline_comment|/* no more interface */
)brace
DECL|function|init_hardware
r_static
r_void
id|init_hardware
c_func
(paren
r_void
)paren
(brace
macro_line|#ifdef CONFIG_DIRECT_IO_ACCESS
id|SCR
op_assign
l_int|0x10
suffix:semicolon
multiline_comment|/* allow user access to internal registers */
macro_line|#endif
multiline_comment|/* CSGB Init */
id|CSGBB
op_assign
l_int|0x4000
suffix:semicolon
id|CSB
op_assign
l_int|0x1a1
suffix:semicolon
multiline_comment|/* CS8900 init */
multiline_comment|/* PK3: hardware sleep function pin, active low */
id|PKSEL
op_or_assign
id|PK
c_func
(paren
l_int|3
)paren
suffix:semicolon
multiline_comment|/* select pin as I/O */
id|PKDIR
op_or_assign
id|PK
c_func
(paren
l_int|3
)paren
suffix:semicolon
multiline_comment|/* select pin as output */
id|PKDATA
op_or_assign
id|PK
c_func
(paren
l_int|3
)paren
suffix:semicolon
multiline_comment|/* set pin high */
multiline_comment|/* PF5: hardware reset function pin, active high */
id|PFSEL
op_or_assign
id|PF
c_func
(paren
l_int|5
)paren
suffix:semicolon
multiline_comment|/* select pin as I/O */
id|PFDIR
op_or_assign
id|PF
c_func
(paren
l_int|5
)paren
suffix:semicolon
multiline_comment|/* select pin as output */
id|PFDATA
op_and_assign
op_complement
id|PF
c_func
(paren
l_int|5
)paren
suffix:semicolon
multiline_comment|/* set pin low */
multiline_comment|/* cs8900 hardware reset */
id|PFDATA
op_or_assign
id|PF
c_func
(paren
l_int|5
)paren
suffix:semicolon
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|32000
suffix:semicolon
op_increment
id|i
)paren
suffix:semicolon
)brace
id|PFDATA
op_and_assign
op_complement
id|PF
c_func
(paren
l_int|5
)paren
suffix:semicolon
multiline_comment|/* INT1 enable (cs8900 IRQ) */
id|PDPOL
op_and_assign
op_complement
id|PD
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* active high signal */
id|PDIQEG
op_and_assign
op_complement
id|PD
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|PDIRQEN
op_or_assign
id|PD
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* IRQ enabled */
macro_line|#ifdef CONFIG_68328_SERIAL_UART2
multiline_comment|/* Enable RXD TXD port bits to enable UART2 */
id|PJSEL
op_and_assign
op_complement
(paren
id|PJ
c_func
(paren
l_int|5
)paren
op_or
id|PJ
c_func
(paren
l_int|4
)paren
)paren
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_INIT_LCD
multiline_comment|/* initialize LCD controller */
id|LSSA
op_assign
(paren
r_int
)paren
id|screen_bits
suffix:semicolon
id|LVPW
op_assign
l_int|0x14
suffix:semicolon
id|LXMAX
op_assign
l_int|0x140
suffix:semicolon
id|LYMAX
op_assign
l_int|0xef
suffix:semicolon
id|LRRA
op_assign
l_int|0
suffix:semicolon
id|LPXCD
op_assign
l_int|3
suffix:semicolon
id|LPICF
op_assign
l_int|0x08
suffix:semicolon
id|LPOLCF
op_assign
l_int|0
suffix:semicolon
id|LCKCON
op_assign
l_int|0x80
suffix:semicolon
id|PCPDEN
op_assign
l_int|0xff
suffix:semicolon
id|PCSEL
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* Enable LCD controller */
id|PKDIR
op_or_assign
l_int|0x4
suffix:semicolon
id|PKSEL
op_or_assign
l_int|0x4
suffix:semicolon
id|PKDATA
op_and_assign
op_complement
l_int|0x4
suffix:semicolon
multiline_comment|/* Enable CCFL backlighting circuit */
id|PBDIR
op_or_assign
l_int|0x20
suffix:semicolon
id|PBSEL
op_or_assign
l_int|0x20
suffix:semicolon
id|PBDATA
op_and_assign
op_complement
l_int|0x20
suffix:semicolon
multiline_comment|/* contrast control register */
id|PFDIR
op_or_assign
l_int|0x1
suffix:semicolon
id|PFSEL
op_and_assign
op_complement
l_int|0x1
suffix:semicolon
id|PWMR
op_assign
l_int|0x037F
suffix:semicolon
macro_line|#endif
)brace
DECL|function|config_BSP
r_void
id|config_BSP
c_func
(paren
r_char
op_star
id|command
comma
r_int
id|len
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;68VZ328 DragonBallVZ support (c) 2001 Lineo, Inc.&bslash;n&quot;
)paren
suffix:semicolon
id|command
(braket
l_int|0
)braket
op_assign
l_char|&squot;&bslash;0&squot;
suffix:semicolon
multiline_comment|/* no specific boot option */
id|init_hardware
c_func
(paren
)paren
suffix:semicolon
id|mach_sched_init
op_assign
id|dragen2_sched_init
suffix:semicolon
id|mach_tick
op_assign
id|dragen2_tick
suffix:semicolon
id|mach_gettimeoffset
op_assign
id|dragen2_gettimeoffset
suffix:semicolon
id|mach_reset
op_assign
id|dragen2_reset
suffix:semicolon
id|mach_gettod
op_assign
id|dragen2_gettod
suffix:semicolon
)brace
eof
