Rectnet: instantiated net with 28 neurons and 53 edges
,,,,,,,,,,,,,,.......................................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:45:23 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(60): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 60
Warning (10229): Verilog HDL Expression warning at top.v(90): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 90
Warning (10229): Verilog HDL Expression warning at top.v(106): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 106
Warning (10229): Verilog HDL Expression warning at top.v(143): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 143
Warning (10229): Verilog HDL Expression warning at top.v(166): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 166
Warning (10229): Verilog HDL Expression warning at top.v(182): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 182
Warning (10229): Verilog HDL Expression warning at top.v(198): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 198
Warning (10229): Verilog HDL Expression warning at top.v(221): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 221
Warning (10229): Verilog HDL Expression warning at top.v(237): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 237
Warning (10229): Verilog HDL Expression warning at top.v(253): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 253
Warning (10229): Verilog HDL Expression warning at top.v(276): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 276
Warning (10229): Verilog HDL Expression warning at top.v(306): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 306
Warning (10229): Verilog HDL Expression warning at top.v(329): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 329
Warning (10229): Verilog HDL Expression warning at top.v(352): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 352
Warning (10229): Verilog HDL Expression warning at top.v(368): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 368
Warning (10229): Verilog HDL Expression warning at top.v(398): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 398
Warning (10229): Verilog HDL Expression warning at top.v(421): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 421
Warning (10229): Verilog HDL Expression warning at top.v(444): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 444
Warning (10229): Verilog HDL Expression warning at top.v(467): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 467
Warning (10229): Verilog HDL Expression warning at top.v(483): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 483
Warning (10229): Verilog HDL Expression warning at top.v(506): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 506
Warning (10229): Verilog HDL Expression warning at top.v(522): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 522
Warning (10229): Verilog HDL Expression warning at top.v(552): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 552
Warning (10229): Verilog HDL Expression warning at top.v(568): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 568
Warning (10229): Verilog HDL Expression warning at top.v(584): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 584
Warning (10229): Verilog HDL Expression warning at top.v(607): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 607
Warning (10229): Verilog HDL Expression warning at top.v(630): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 630
Warning (10229): Verilog HDL Expression warning at top.v(660): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 660
Warning (10259): Verilog HDL error at top.v(768): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 768
Warning (10259): Verilog HDL error at top.v(770): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10229): Verilog HDL Expression warning at top.v(791): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 791
Warning (10259): Verilog HDL error at top.v(795): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 795
Warning (10259): Verilog HDL error at top.v(796): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 796
Warning (10229): Verilog HDL Expression warning at top.v(836): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 836
Warning (10259): Verilog HDL error at top.v(840): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 840
Warning (10259): Verilog HDL error at top.v(841): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 841
Warning (10259): Verilog HDL error at top.v(853): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 853
Warning (10229): Verilog HDL Expression warning at top.v(869): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 869
Warning (10259): Verilog HDL error at top.v(873): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 873
Warning (10259): Verilog HDL error at top.v(874): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 874
Warning (10259): Verilog HDL error at top.v(886): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 886
Warning (10259): Verilog HDL error at top.v(888): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10259): Verilog HDL error at top.v(889): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 889
Warning (10229): Verilog HDL Expression warning at top.v(920): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10259): Verilog HDL error at top.v(924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 924
Warning (10259): Verilog HDL error at top.v(925): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10229): Verilog HDL Expression warning at top.v(959): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 959
Warning (10259): Verilog HDL error at top.v(963): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 963
Warning (10259): Verilog HDL error at top.v(964): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 964
Warning (10259): Verilog HDL error at top.v(975): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 975
Warning (10229): Verilog HDL Expression warning at top.v(992): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 992
Warning (10259): Verilog HDL error at top.v(996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 996
Warning (10259): Verilog HDL error at top.v(997): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10259): Verilog HDL error at top.v(1008): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1008
Warning (10229): Verilog HDL Expression warning at top.v(1025): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1025
Warning (10259): Verilog HDL error at top.v(1029): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1029
Warning (10259): Verilog HDL error at top.v(1030): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1030
Warning (10259): Verilog HDL error at top.v(1041): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1041
Warning (10229): Verilog HDL Expression warning at top.v(1064): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1064
Warning (10259): Verilog HDL error at top.v(1068): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1068
Warning (10259): Verilog HDL error at top.v(1069): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1069
Warning (10229): Verilog HDL Expression warning at top.v(1097): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1097
Warning (10259): Verilog HDL error at top.v(1101): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1101
Warning (10259): Verilog HDL error at top.v(1102): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1102
Warning (10259): Verilog HDL error at top.v(1114): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1114
Warning (10229): Verilog HDL Expression warning at top.v(1130): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1130
Warning (10259): Verilog HDL error at top.v(1134): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1134
Warning (10259): Verilog HDL error at top.v(1135): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1135
Warning (10259): Verilog HDL error at top.v(1146): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1146
Warning (10229): Verilog HDL Expression warning at top.v(1169): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1169
Warning (10259): Verilog HDL error at top.v(1173): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1173
Warning (10259): Verilog HDL error at top.v(1174): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10259): Verilog HDL error at top.v(1187): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1187
Warning (10229): Verilog HDL Expression warning at top.v(1214): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1214
Warning (10259): Verilog HDL error at top.v(1218): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1218
Warning (10259): Verilog HDL error at top.v(1219): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1219
Warning (10259): Verilog HDL error at top.v(1230): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1230
Warning (10259): Verilog HDL error at top.v(1232): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1232
Warning (10229): Verilog HDL Expression warning at top.v(1253): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1253
Warning (10259): Verilog HDL error at top.v(1257): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1257
Warning (10259): Verilog HDL error at top.v(1258): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1258
Warning (10229): Verilog HDL Expression warning at top.v(1292): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1292
Warning (10259): Verilog HDL error at top.v(1296): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1296
Warning (10259): Verilog HDL error at top.v(1297): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1297
Warning (10259): Verilog HDL error at top.v(1308): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1308
Warning (10229): Verilog HDL Expression warning at top.v(1325): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1325
Warning (10259): Verilog HDL error at top.v(1329): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1329
Warning (10259): Verilog HDL error at top.v(1330): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1330
Warning (10259): Verilog HDL error at top.v(1341): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1341
Warning (10259): Verilog HDL error at top.v(1342): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1342
Warning (10259): Verilog HDL error at top.v(1343): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1343
Warning (10229): Verilog HDL Expression warning at top.v(1370): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1370
Warning (10259): Verilog HDL error at top.v(1374): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1374
Warning (10259): Verilog HDL error at top.v(1375): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1375
Warning (10229): Verilog HDL Expression warning at top.v(1409): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1409
Warning (10259): Verilog HDL error at top.v(1413): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1413
Warning (10259): Verilog HDL error at top.v(1414): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1414
Warning (10259): Verilog HDL error at top.v(1426): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1426
Warning (10259): Verilog HDL error at top.v(1427): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1427
Warning (10229): Verilog HDL Expression warning at top.v(1448): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1448
Warning (10259): Verilog HDL error at top.v(1452): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1452
Warning (10259): Verilog HDL error at top.v(1453): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1453
Warning (10259): Verilog HDL error at top.v(1464): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10259): Verilog HDL error at top.v(1465): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1465
Warning (10229): Verilog HDL Expression warning at top.v(1487): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1487
Warning (10259): Verilog HDL error at top.v(1491): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1491
Warning (10259): Verilog HDL error at top.v(1492): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1492
Warning (10259): Verilog HDL error at top.v(1504): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1504
Warning (10229): Verilog HDL Expression warning at top.v(1520): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1520
Warning (10259): Verilog HDL error at top.v(1524): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1524
Warning (10259): Verilog HDL error at top.v(1525): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1525
Warning (10259): Verilog HDL error at top.v(1538): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1538
Warning (10229): Verilog HDL Expression warning at top.v(1559): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1559
Warning (10259): Verilog HDL error at top.v(1563): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1563
Warning (10259): Verilog HDL error at top.v(1564): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1564
Warning (10229): Verilog HDL Expression warning at top.v(1592): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1592
Warning (10259): Verilog HDL error at top.v(1596): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1596
Warning (10259): Verilog HDL error at top.v(1597): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1597
Warning (10229): Verilog HDL Expression warning at top.v(1637): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1637
Warning (10259): Verilog HDL error at top.v(1641): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1641
Warning (10259): Verilog HDL error at top.v(1642): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1642
Warning (10259): Verilog HDL error at top.v(1653): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1653
Warning (10259): Verilog HDL error at top.v(1654): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1654
Warning (10229): Verilog HDL Expression warning at top.v(1670): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1670
Warning (10259): Verilog HDL error at top.v(1674): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1674
Warning (10259): Verilog HDL error at top.v(1675): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1675
Warning (10259): Verilog HDL error at top.v(1687): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1687
Warning (10229): Verilog HDL Expression warning at top.v(1703): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1703
Warning (10259): Verilog HDL error at top.v(1707): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1707
Warning (10259): Verilog HDL error at top.v(1708): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1708
Warning (10259): Verilog HDL error at top.v(1719): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1719
Warning (10229): Verilog HDL Expression warning at top.v(1742): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1742
Warning (10259): Verilog HDL error at top.v(1746): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1746
Warning (10259): Verilog HDL error at top.v(1747): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1747
Warning (10259): Verilog HDL error at top.v(1758): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1758
Warning (10259): Verilog HDL error at top.v(1760): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1760
Warning (10229): Verilog HDL Expression warning at top.v(1781): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1781
Warning (10259): Verilog HDL error at top.v(1785): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1785
Warning (10259): Verilog HDL error at top.v(1786): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1786
Warning (10259): Verilog HDL error at top.v(1797): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1797
Warning (10259): Verilog HDL error at top.v(1799): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1799
Warning (10259): Verilog HDL error at top.v(1800): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1800
Warning (10229): Verilog HDL Expression warning at top.v(1826): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1826
Warning (10259): Verilog HDL error at top.v(1830): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1830
Warning (10259): Verilog HDL error at top.v(1831): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1831
Warning (10229): Verilog HDL Expression warning at top.v(1883): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1883
Warning (10229): Verilog HDL Expression warning at top.v(1884): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1884
Warning (10229): Verilog HDL Expression warning at top.v(1885): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1885
Warning (10229): Verilog HDL Expression warning at top.v(1886): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1886
Warning (10229): Verilog HDL Expression warning at top.v(1887): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1887
Warning (10229): Verilog HDL Expression warning at top.v(1888): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1888
Warning (10229): Verilog HDL Expression warning at top.v(1889): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1889
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(707): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 707
Warning (10230): Verilog HDL assignment warning at top.v(771): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 771
Warning (10230): Verilog HDL assignment warning at top.v(785): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 785
Warning (10230): Verilog HDL assignment warning at top.v(811): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 811
Warning (10230): Verilog HDL assignment warning at top.v(830): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 830
Warning (10230): Verilog HDL assignment warning at top.v(854): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 854
Warning (10230): Verilog HDL assignment warning at top.v(863): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 863
Warning (10230): Verilog HDL assignment warning at top.v(890): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 890
Warning (10230): Verilog HDL assignment warning at top.v(914): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 914
Warning (10230): Verilog HDL assignment warning at top.v(939): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 939
Warning (10230): Verilog HDL assignment warning at top.v(953): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 953
Warning (10230): Verilog HDL assignment warning at top.v(977): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 977
Warning (10230): Verilog HDL assignment warning at top.v(986): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 986
Warning (10230): Verilog HDL assignment warning at top.v(1010): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1010
Warning (10230): Verilog HDL assignment warning at top.v(1019): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1019
Warning (10230): Verilog HDL assignment warning at top.v(1044): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1044
Warning (10230): Verilog HDL assignment warning at top.v(1058): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1058
Warning (10230): Verilog HDL assignment warning at top.v(1082): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1082
Warning (10230): Verilog HDL assignment warning at top.v(1091): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1091
Warning (10230): Verilog HDL assignment warning at top.v(1115): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1115
Warning (10230): Verilog HDL assignment warning at top.v(1124): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1124
Warning (10230): Verilog HDL assignment warning at top.v(1149): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1149
Warning (10230): Verilog HDL assignment warning at top.v(1163): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1163
Warning (10230): Verilog HDL assignment warning at top.v(1189): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1189
Warning (10230): Verilog HDL assignment warning at top.v(1208): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1208
Warning (10230): Verilog HDL assignment warning at top.v(1233): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1233
Warning (10230): Verilog HDL assignment warning at top.v(1247): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1247
Warning (10230): Verilog HDL assignment warning at top.v(1272): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1272
Warning (10230): Verilog HDL assignment warning at top.v(1286): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1286
Warning (10230): Verilog HDL assignment warning at top.v(1310): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1310
Warning (10230): Verilog HDL assignment warning at top.v(1319): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1319
Warning (10230): Verilog HDL assignment warning at top.v(1345): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1345
Warning (10230): Verilog HDL assignment warning at top.v(1364): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1364
Warning (10230): Verilog HDL assignment warning at top.v(1389): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1389
Warning (10230): Verilog HDL assignment warning at top.v(1403): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1403
Warning (10230): Verilog HDL assignment warning at top.v(1428): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1428
Warning (10230): Verilog HDL assignment warning at top.v(1442): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1442
Warning (10230): Verilog HDL assignment warning at top.v(1464): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10230): Verilog HDL assignment warning at top.v(1467): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1467
Warning (10230): Verilog HDL assignment warning at top.v(1481): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1481
Warning (10230): Verilog HDL assignment warning at top.v(1505): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1505
Warning (10230): Verilog HDL assignment warning at top.v(1514): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1514
Warning (10230): Verilog HDL assignment warning at top.v(1539): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1539
Warning (10230): Verilog HDL assignment warning at top.v(1553): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1553
Warning (10230): Verilog HDL assignment warning at top.v(1577): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1577
Warning (10230): Verilog HDL assignment warning at top.v(1586): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1586
Warning (10230): Verilog HDL assignment warning at top.v(1612): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1612
Warning (10230): Verilog HDL assignment warning at top.v(1631): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1631
Warning (10230): Verilog HDL assignment warning at top.v(1655): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1655
Warning (10230): Verilog HDL assignment warning at top.v(1664): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1664
Warning (10230): Verilog HDL assignment warning at top.v(1688): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1688
Warning (10230): Verilog HDL assignment warning at top.v(1697): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1697
Warning (10230): Verilog HDL assignment warning at top.v(1722): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1722
Warning (10230): Verilog HDL assignment warning at top.v(1736): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1736
Warning (10230): Verilog HDL assignment warning at top.v(1761): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1761
Warning (10230): Verilog HDL assignment warning at top.v(1775): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1775
Warning (10230): Verilog HDL assignment warning at top.v(1801): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1801
Warning (10230): Verilog HDL assignment warning at top.v(1820): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1820
Warning (10230): Verilog HDL assignment warning at top.v(1905): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1905
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1130 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 982 logic cells
    Info (21062): Implemented 81 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 276 warnings
    Info: Peak virtual memory: 1245 megabytes
    Info: Processing ended: Tue Apr 25 20:46:25 2017
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:02:19
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:46:43 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 248 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 224 registers into blocks of type DSP block
    Extra Info (176220): Created 112 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:25
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:25
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y23 to location X21_Y33
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 3.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:58
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1966 megabytes
    Info: Processing ended: Tue Apr 25 20:50:00 2017
    Info: Elapsed time: 00:03:17
    Info: Total CPU time (on all processors): 00:04:18
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:50:18 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1151 megabytes
    Info: Processing ended: Tue Apr 25 20:50:39 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:50:56 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Warning (332125): Found combinational loop of 97 nodes File: /home/cactus/proj/migen-playground/build/top.v Line: 494
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~4|combout"
    Warning (332126): Node "Mult51~8|ay[0]"
    Warning (332126): Node "Mult51~8|resultb[12]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~4|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|combout"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|combout"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|combout"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~4|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[1]~5|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[1]~5|combout"
    Warning (332126): Node "Mult51~8|ay[1]"
    Warning (332126): Node "Mult51~8|resultb[13]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[1]~5|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|dataf"
    Warning (332126): Node "Mult51~8|resultb[14]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[2]~6|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[2]~6|combout"
    Warning (332126): Node "Mult51~8|ay[2]"
    Warning (332126): Node "Mult51~8|resultb[15]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[3]~7|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[3]~7|combout"
    Warning (332126): Node "Mult51~8|ay[3]"
    Warning (332126): Node "Mult51~8|resultb[16]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[4]~8|datab"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[4]~8|combout"
    Warning (332126): Node "Mult51~8|ay[4]"
    Warning (332126): Node "Mult51~8|resultb[17]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[5]~9|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[5]~9|combout"
    Warning (332126): Node "Mult51~8|ay[5]"
    Warning (332126): Node "Mult51~8|resultb[18]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[6]~10|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[6]~10|combout"
    Warning (332126): Node "Mult51~8|ay[6]"
    Warning (332126): Node "Mult51~8|resultb[19]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[7]~11|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[7]~11|combout"
    Warning (332126): Node "Mult51~8|ay[7]"
    Warning (332126): Node "Mult51~8|resultb[20]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[8]~12|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[8]~12|combout"
    Warning (332126): Node "Mult51~8|ay[8]"
    Warning (332126): Node "Mult51~8|resultb[21]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[9]~13|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[9]~13|combout"
    Warning (332126): Node "Mult51~8|ay[9]"
    Warning (332126): Node "Mult51~8|resultb[22]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[10]~14|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[10]~14|combout"
    Warning (332126): Node "Mult51~8|ay[10]"
    Warning (332126): Node "Mult51~8|resultb[23]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[11]~15|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[11]~15|combout"
    Warning (332126): Node "Mult51~8|ay[11]"
    Warning (332126): Node "Mult51~8|resultb[24]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[12]~16|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[12]~16|combout"
    Warning (332126): Node "Mult51~8|ay[12]"
    Warning (332126): Node "Mult51~8|resultb[25]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|dataa"
    Warning (332126): Node "Mult51~8|resultb[26]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|datad"
    Warning (332126): Node "Mult51~8|resultb[27]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~3|datab"
    Warning (332126): Node "Mult51~8|ay[13]"
    Warning (332126): Node "Mult51~8|ay[14]"
    Warning (332126): Node "Mult51~8|ay[15]"
    Warning (332126): Node "Mult51~8|ay[16]"
    Warning (332126): Node "Mult51~8|ay[17]"
    Warning (332126): Node "Mult51~8|ay[18]"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~1|datab"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~1|combout"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~1|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~1|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~1|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~2|datab"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|datab"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|datac"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[0]~0|datad"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[2]~6|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[3]~7|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[4]~8|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[5]~9|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[6]~10|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[7]~11|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[8]~12|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[9]~13|dataa"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[10]~14|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[11]~15|dataf"
    Warning (332126): Node "staticnn_weighted_sum20_weighted_sum20_fp_multiplier38_a[12]~16|dataa"
Critical Warning (332081): Design contains combinational loop of 97 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.105            -624.099 clk50 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -730.094 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.920            -557.849 clk50 
Info (332146): Worst-case hold slack is 0.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.294               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -713.899 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.747            -137.839 clk50 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -542.408 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.526             -72.849 clk50 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -569.369 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 1346 megabytes
    Info: Processing ended: Tue Apr 25 20:52:01 2017
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:05
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 20:52:18 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 20:52:21 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
