Release 7.1i - xst H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.58 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.58 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: i2s_cntrl.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2s_cntrl.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2s_cntrl"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : i2s_cntrl
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : i2s_cntrl.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/MidiSynth/I2S_cntrl.vhd" in Library work.
Entity <i2s_cntrl> compiled.
Entity <I2S_cntrl> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <i2s_cntrl> (Architecture <Behavioral>).
INFO:Xst:1432 - Contents of array <ldin_d> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <ldin_d> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <rdin_d> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rdin_d> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1304 - Contents of register <sclk_d> in unit <i2s_cntrl> never changes during circuit operation. The register is replaced by logic.
Entity <i2s_cntrl> analyzed. Unit <i2s_cntrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2s_cntrl>.
    Related source file is "C:/MidiSynth/I2S_cntrl.vhd".
WARNING:Xst:646 - Signal <sclk_d> is assigned but never used.
    Found 1-bit register for signal <sdout>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <lrck>.
    Found 1-bit register for signal <mclk>.
    Found 5-bit subtractor for signal <$n0007> created at line 176.
    Found 1-bit 16-to-1 multiplexer for signal <$n0008> created at line 164.
    Found 1-bit 16-to-1 multiplexer for signal <$n0009> created at line 166.
    Found 1-bit 4-to-1 multiplexer for signal <$n0014>.
    Found 16-bit comparator less for signal <$n0017> created at line 120.
    Found 9-bit comparator greater for signal <$n0026> created at line 129.
    Found 6-bit comparator less for signal <$n0027> created at line 174.
    Found 9-bit comparator greater for signal <$n0028> created at line 155.
    Found 9-bit comparator lessequal for signal <$n0029> created at line 155.
    Found 16-bit comparator greatequal for signal <$n0031> created at line 120.
    Found 6-bit comparator greatequal for signal <$n0032> created at line 174.
    Found 9-bit comparator lessequal for signal <$n0033> created at line 129.
    Found 6-bit comparator less for signal <$n0034> created at line 162.
    Found 6-bit comparator greater for signal <$n0035> created at line 162.
    Found 6-bit register for signal <bit_cntr>.
    Found 16-bit register for signal <ldin_d>.
    Found 9-bit up counter for signal <lrck_accum>.
    Found 1-bit register for signal <lrck_d>.
    Found 16-bit up accumulator for signal <mclk_accum>.
    Found 16-bit register for signal <mclk_accum_d>.
    Found 1-bit register for signal <mclk_d>.
    Found 16-bit register for signal <rdin_d>.
    Found 9-bit up counter for signal <sclk_accum>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <i2s_cntrl> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 1
 5-bit subtractor                  : 1
# Counters                         : 2
 9-bit up counter                  : 2
# Accumulators                     : 1
 16-bit up accumulator             : 1
# Registers                        : 10
 1-bit register                    : 6
 16-bit register                   : 3
 6-bit register                    : 1
# Comparators                      : 10
 16-bit comparator greatequal      : 1
 16-bit comparator less            : 1
 6-bit comparator greatequal       : 1
 6-bit comparator greater          : 1
 6-bit comparator less             : 2
 9-bit comparator greater          : 2
 9-bit comparator lessequal        : 2
# Multiplexers                     : 3
 1-bit 16-to-1 multiplexer         : 2
 1-bit 4-to-1 multiplexer          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <i2s_cntrl>: instances <Mcompar__n0033>, <Mcompar__n0026> of unit <LPM_COMPARE_8> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <i2s_cntrl>: instances <Mcompar__n0032>, <Mcompar__n0027> of unit <LPM_COMPARE_7> and unit <LPM_COMPARE_3> are dual, second instance is removed
WARNING:Xst:1988 - Unit <i2s_cntrl>: instances <Mcompar__n0031>, <Mcompar__n0017> of unit <LPM_COMPARE_6> and unit <LPM_COMPARE_1> are dual, second instance is removed
WARNING:Xst:1988 - Unit <i2s_cntrl>: instances <Mcompar__n0029>, <Mcompar__n0028> of unit <LPM_COMPARE_5> and unit <LPM_COMPARE_4> are dual, second instance is removed
WARNING:Xst:1710 - FF/Latch  <mclk_accum_0> (without init value) has a constant value of 0 in block <i2s_cntrl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mclk_accum_1> (without init value) has a constant value of 0 in block <i2s_cntrl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mclk_accum_d_1> (without init value) has a constant value of 0 in block <i2s_cntrl>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mclk_accum_d_0> (without init value) has a constant value of 0 in block <i2s_cntrl>.

Optimizing unit <i2s_cntrl> ...
Loading device for application Rf_Device from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2s_cntrl, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : i2s_cntrl.ngr
Top Level Output File Name         : i2s_cntrl
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 38

Macro Statistics :
# Registers                        : 12
#      1-bit register              : 6
#      16-bit register             : 4
#      6-bit register              : 1
#      9-bit register              : 1
# Counters                         : 1
#      9-bit up counter            : 1
# Multiplexers                     : 3
#      1-bit 16-to-1 multiplexer   : 2
#      1-bit 4-to-1 multiplexer    : 1
# Adders/Subtractors               : 2
#      16-bit adder                : 1
#      9-bit adder                 : 1
# Comparators                      : 10
#      16-bit comparator greatequal: 1
#      16-bit comparator less      : 1
#      6-bit comparator greatequal : 1
#      6-bit comparator greater    : 1
#      6-bit comparator less       : 2
#      9-bit comparator greater    : 2
#      9-bit comparator lessequal  : 2

Cell Usage :
# BELS                             : 191
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 17
#      LUT1_L                      : 2
#      LUT2                        : 8
#      LUT2_L                      : 17
#      LUT3                        : 4
#      LUT3_L                      : 18
#      LUT4                        : 8
#      LUT4_D                      : 5
#      LUT4_L                      : 8
#      MUXCY                       : 44
#      MUXF5                       : 8
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 90
#      FDR                         : 28
#      FDRE                        : 53
#      FDRSE                       : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 33
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      83  out of   1920     4%  
 Number of Slice Flip Flops:            90  out of   3840     2%  
 Number of 4 input LUTs:                87  out of   3840     2%  
 Number of bonded IOBs:                 38  out of    173    21%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 90    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.869ns (Maximum Frequency: 127.081MHz)
   Minimum input arrival time before clock: 5.955ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.869ns (frequency: 127.081MHz)
  Total number of paths / destination ports: 4319 / 138
-------------------------------------------------------------------------
Delay:               7.869ns (Levels of Logic = 16)
  Source:            mclk_accum_d_2 (FF)
  Destination:       sclk_accum_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mclk_accum_d_2 to sclk_accum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   1.140  mclk_accum_d_2 (mclk_accum_d_2)
     LUT2_L:I0->LO         1   0.551   0.000  XNor_stagelut2 (N6)
     MUXCY:S->O            1   0.500   0.000  XNor_stagecy_rn_1 (XNor_stage_cyo2)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_2 (XNor_stage_cyo3)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_3 (XNor_stage_cyo4)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_4 (XNor_stage_cyo5)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_5 (XNor_stage_cyo6)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_6 (XNor_stage_cyo7)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_7 (XNor_stage_cyo8)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_8 (XNor_stage_cyo9)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_9 (XNor_stage_cyo10)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_10 (XNor_stage_cyo11)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_11 (XNor_stage_cyo12)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_12 (XNor_stage_cyo13)
     MUXCY:CI->O           1   0.064   0.000  XNor_stagecy_rn_13 (XNor_stage_cyo14)
     MUXCY:CI->O          12   0.303   1.186  XNor_stagecy_rn_14 (_n0031)
     LUT4:I2->O            9   0.551   1.124  _n00151 (_n0015)
     FDRE:R                    1.026          lrck_accum_0
    ----------------------------------------
    Total                      7.869ns (4.419ns logic, 3.450ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 122 / 122
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       sclk_accum_5 (FF)
  Destination Clock: clk rising

  Data Path: reset to sclk_accum_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            74   0.821   2.433  reset_IBUF (reset_IBUF)
     LUT4:I0->O            9   0.551   1.124  _n00191 (_n0019)
     FDRSE:R                   1.026          sclk_accum_0
    ----------------------------------------
    Total                      5.955ns (2.398ns logic, 3.557ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            sdout (FF)
  Destination:       sdout (PAD)
  Source Clock:      clk rising

  Data Path: sdout to sdout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.720   0.801  sdout (sdout_OBUF)
     OBUF:I->O                 5.644          sdout_OBUF (sdout)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
CPU : 24.36 / 25.03 s | Elapsed : 24.00 / 25.00 s
 
--> 

Total memory usage is 98016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    5 (   0 filtered)

