
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.461 ; gain = 441.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.runs/synth_1/.Xil/Vivado-21024-DESKTOP-PGGP91I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.runs/synth_1/.Xil/Vivado-21024-DESKTOP-PGGP91I/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/debouncer.v:4]
	Parameter DELAY bound to: 240000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/debouncer.v:4]
INFO: [Synth 8-6157] synthesizing module 'cam_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'cam_init' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_init.v:16]
	Parameter CLK_F bound to: 100000000 - type: integer 
	Parameter SCCB_F bound to: 400000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cam_rom' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_rom.v:15]
INFO: [Synth 8-6155] done synthesizing module 'cam_rom' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_rom.v:15]
INFO: [Synth 8-6157] synthesizing module 'cam_config' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:15]
	Parameter CLK_F bound to: 100000000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cam_config' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:15]
INFO: [Synth 8-6157] synthesizing module 'sccb_master' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/sccb_master.v:10]
	Parameter CLK_F bound to: 100000000 - type: integer 
	Parameter SCCB_F bound to: 400000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/sccb_master.v:115]
INFO: [Synth 8-6155] done synthesizing module 'sccb_master' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/sccb_master.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cam_init' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_init.v:16]
INFO: [Synth 8-6157] synthesizing module 'cam_capture' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_capture.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_capture.v:59]
INFO: [Synth 8-6155] done synthesizing module 'cam_capture' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_capture.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cam_top' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_top.v:12]
INFO: [Synth 8-6157] synthesizing module 'mem_bram' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/image_bram.v:12]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 76800 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mem_bram' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/image_bram.v:12]
WARNING: [Synth 8-689] width (19) of port connection 'i_wr_addr' does not match port width (17) of module 'mem_bram' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:112]
WARNING: [Synth 8-689] width (19) of port connection 'i_rd_addr' does not match port width (17) of module 'mem_bram' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:118]
INFO: [Synth 8-6157] synthesizing module 'vga_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_driver.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_driver.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/vga_top.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'o_VGA_x' does not match port width (10) of module 'vga_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-689] width (1) of port connection 'o_VGA_y' does not match port width (10) of module 'vga_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:135]
INFO: [Synth 8-6157] synthesizing module 'tx_top' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_TX_CTRL' [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/UART_TX_CTRL.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/UART_TX_CTRL.v:58]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX_CTRL' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/UART_TX_CTRL.v:34]
INFO: [Synth 8-6155] done synthesizing module 'tx_top' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:4]
WARNING: [Synth 8-6014] Unused sequential element byte_index_reg was removed.  [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:46]
WARNING: [Synth 8-7137] Register SM_return_state_reg in module cam_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:66]
WARNING: [Synth 8-7137] Register timer_reg in module cam_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/cam_config.v:67]
WARNING: [Synth 8-3848] Net sendStr[10] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[11] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[12] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[13] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[14] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[15] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[16] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[17] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[18] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[19] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[20] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[21] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[22] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[23] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[24] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[25] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[26] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[27] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[28] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[29] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[30] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net sendStr[31] in module/entity tx_top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/tx_top.v:19]
WARNING: [Synth 8-3848] Net o_bram_pix_addr in module/entity top does not have driver. [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sources_1/new/top.v:34]
WARNING: [Synth 8-7129] Port i_top_rst in module tx_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rstn_pclk in module cam_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port switch_reverse in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_grayscale in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_inverse in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.930 ; gain = 561.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.930 ; gain = 561.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.930 ; gain = 561.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1450.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen'
Finished Parsing XDC File [c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1538.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1538.953 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_top_clk. (constraint file  c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_top_clk. (constraint file  c:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clock_gen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sccb_master'
INFO: [Synth 8-802] inferred FSM for state register 'SM_state_reg' in module 'cam_capture'
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'tx_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 START_1 |                             0001 |                             0001
                 START_2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                   END_1 |                             0100 |                             1010
                   END_2 |                             0101 |                             1011
                 RESTART |                             0110 |                             1001
                  DATA_1 |                             0111 |                             0100
                  DATA_2 |                             1000 |                             0101
                  DATA_3 |                             1001 |                             0110
                  DATA_4 |                             1010 |                             0111
               DATA_DONE |                             1011 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sccb_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                    IDLE |                               01 |                               01
                 CAPTURE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_state_reg' using encoding 'sequential' in module 'cam_capture'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     RDY |                              001 |                               00
                LOAD_BIT |                              010 |                               01
                SEND_BIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'one-hot' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE3 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE0 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'tx_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	             900K Bit	(76800 X 12 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   7 Input   20 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	  12 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	  12 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port o_top_reset driven by constant 1
WARNING: [Synth 8-3917] design top has port o_top_pwdn driven by constant 0
WARNING: [Synth 8-7129] Port switch_reverse in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_grayscale in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_inverse in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_b_pos_0__10) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__1) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__3) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__5) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__6) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__7) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__8) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__9) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pixel_memory/ram_reg_mux_sel_a_pos_1__10) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                       | Depth x Width | Implemented As | 
+------------+--------------------------------------------------+---------------+----------------+
|top         | OV7670_cam/configure_cam/OV7670_Registers/o_dout | 256x16        | LUT            | 
+------------+--------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | pixel_memory/ram_reg | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | pixel_memory/ram_reg | 75 K x 12(READ_FIRST)  | W |   | 75 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 36     | 
+------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance pixel_memory/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    29|
|4     |LUT1     |    57|
|5     |LUT2     |    38|
|6     |LUT3     |    26|
|7     |LUT4     |    74|
|8     |LUT5     |    60|
|9     |LUT6     |   106|
|10    |RAMB36E1 |    24|
|12    |FDCE     |    68|
|13    |FDPE     |     2|
|14    |FDRE     |   223|
|15    |FDSE     |     8|
|16    |IBUF     |    13|
|17    |OBUF     |    19|
|18    |OBUFT    |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1538.953 ; gain = 561.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 1538.953 ; gain = 649.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1538.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1538.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: b2f562e7
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1538.953 ; gain = 1040.621
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1538.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 15:35:39 2024...
