--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISESetup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml count1s.twx count1s.ncd -o count1s.twr count1s.pcf

Design file:              count1s.ncd
Physical constraint file: count1s.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rega<0>     |    4.976(R)|      SLOW  |   -1.056(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<1>     |    5.439(R)|      SLOW  |   -0.876(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<2>     |    4.845(R)|      SLOW  |   -0.738(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<3>     |    5.096(R)|      SLOW  |   -0.202(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<4>     |    3.823(R)|      SLOW  |   -0.459(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<5>     |    3.766(R)|      SLOW  |    0.237(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<6>     |    3.529(R)|      SLOW  |   -0.587(R)|      SLOW  |clk_BUFGP         |   0.000|
rega<7>     |    4.072(R)|      SLOW  |   -0.536(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
count<0>    |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |clk_BUFGP         |   0.000|
count<1>    |         8.040(R)|      SLOW  |         3.076(R)|      FAST  |clk_BUFGP         |   0.000|
count<2>    |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |clk_BUFGP         |   0.000|
count<3>    |         8.090(R)|      SLOW  |         3.126(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Fri Sep 17 16:04:03 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4554 MB



