# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_7.srcs/sources_1/new/ornek_std_logic.vhd"
