// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_public_mq_montysqr (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [16:0] x;
output  [16:0] ap_return;
input   ap_ce;

reg[16:0] ap_return;

wire  signed [31:0] sext_ln430_fu_28_p1;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
wire  signed [31:0] grp_fu_79_p2;
reg  signed [31:0] z_reg_107;
reg  signed [31:0] z_reg_107_pp0_iter4_reg;
reg  signed [31:0] z_reg_107_pp0_iter5_reg;
reg  signed [31:0] z_reg_107_pp0_iter6_reg;
reg  signed [31:0] z_reg_107_pp0_iter7_reg;
wire    ap_block_pp0_stage0;
wire  signed [15:0] zext_ln406_fu_35_p0;
wire   [15:0] grp_fu_86_p2;
wire  signed [31:0] trunc_ln1_fu_38_p1;
wire   [31:0] grp_fu_93_p3;
wire   [15:0] trunc_ln1_fu_38_p4;
wire   [16:0] zext_ln396_1_fu_47_p1;
wire   [16:0] z_1_fu_51_p2;
wire   [0:0] tmp_fu_57_p3;
wire   [16:0] select_ln422_fu_65_p3;
wire  signed [16:0] grp_fu_79_p0;
wire  signed [16:0] grp_fu_79_p1;
wire  signed [15:0] grp_fu_86_p0;
wire   [13:0] grp_fu_86_p1;
wire   [15:0] grp_fu_93_p0;
wire   [13:0] grp_fu_93_p1;
wire   [16:0] z_2_fu_73_p2;
reg    grp_fu_79_ce;
reg    grp_fu_86_ce;
reg    grp_fu_93_ce;
reg    ap_ce_reg;
reg   [16:0] x_int_reg;
reg   [16:0] ap_return_int_reg;
wire   [29:0] grp_fu_93_p00;

compute_public_mul_mul_17s_17s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
mul_mul_17s_17s_32_4_0_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_79_p0),
    .din1(grp_fu_79_p1),
    .ce(grp_fu_79_ce),
    .dout(grp_fu_79_p2)
);

compute_public_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_86_p0),
    .din1(grp_fu_86_p1),
    .ce(grp_fu_86_ce),
    .dout(grp_fu_86_p2)
);

compute_public_mac_muladd_16ns_14ns_32s_32_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16ns_14ns_32s_32_4_0_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_93_p0),
    .din1(grp_fu_93_p1),
    .din2(z_reg_107_pp0_iter7_reg),
    .ce(grp_fu_93_ce),
    .dout(grp_fu_93_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= z_2_fu_73_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        z_reg_107 <= grp_fu_79_p2;
        z_reg_107_pp0_iter4_reg <= z_reg_107;
        z_reg_107_pp0_iter5_reg <= z_reg_107_pp0_iter4_reg;
        z_reg_107_pp0_iter6_reg <= z_reg_107_pp0_iter5_reg;
        z_reg_107_pp0_iter7_reg <= z_reg_107_pp0_iter6_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = z_2_fu_73_p2;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_79_ce = 1'b1;
    end else begin
        grp_fu_79_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_86_ce = 1'b1;
    end else begin
        grp_fu_86_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_93_ce = 1'b1;
    end else begin
        grp_fu_93_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign grp_fu_79_p0 = sext_ln430_fu_28_p1;

assign grp_fu_79_p1 = sext_ln430_fu_28_p1;

assign grp_fu_86_p0 = grp_fu_79_p2[15:0];

assign grp_fu_86_p1 = 16'd12287;

assign grp_fu_93_p0 = grp_fu_93_p00;

assign grp_fu_93_p00 = $unsigned(zext_ln406_fu_35_p0);

assign grp_fu_93_p1 = 30'd12289;

assign select_ln422_fu_65_p3 = ((tmp_fu_57_p3[0:0] == 1'b1) ? 17'd12289 : 17'd0);

assign sext_ln430_fu_28_p1 = $signed(x_int_reg);

assign tmp_fu_57_p3 = z_1_fu_51_p2[32'd16];

assign trunc_ln1_fu_38_p1 = grp_fu_93_p3;

assign trunc_ln1_fu_38_p4 = {{trunc_ln1_fu_38_p1[31:16]}};

assign z_1_fu_51_p2 = ($signed(zext_ln396_1_fu_47_p1) + $signed(17'd118783));

assign z_2_fu_73_p2 = (select_ln422_fu_65_p3 + z_1_fu_51_p2);

assign zext_ln396_1_fu_47_p1 = trunc_ln1_fu_38_p4;

assign zext_ln406_fu_35_p0 = grp_fu_86_p2;

endmodule //compute_public_mq_montysqr
