procedure_interface_declaration
header
entity_declaration
length
signature
return
:
use
architecture_body
block
PSL_Bounding_FL_Property
PSL_VMode
array_constraint
PSL_SERE_Within
generic_clause
if_generate
concatenation
procedure_parameter_clause
primary_unit_declaration
)
shared_variable_declaration
shared
ambiguous_name
process_statement
package_declaration
+
factor
wait_statement
pathname_element
same
enumeration_type_definition
procedure
downto
conditional_force_assignment
exponentiation
SHIFT_OPERATOR
procedure_declaration
base_specifier
map
selected_force_assignment
until
signal_kind
for
element_association_list
/
access_type_definition
relation
configuration_declaration
interface_subprogram_default
simple_expression
semicolon
PSL_Logical_FL_Property
/*
constant_interface_declaration
entity
PSL_LOGICAL_OPERATOR
PSL_Identifier
conditional_waveform_assignment
condition_clause
next
<=
next_e
shift_expression
report_statement
library_clause
return_statement
alternative_selected_waveforms
context
others
numeric
within
package_instantiation_declaration
positive_exponent
while_loop
function_interface_declaration
"
selected_waveform_assignment
PSL_SERE_Fusion
unbounded_array_definition
*
register
expression_list
external_variable_name
!
signal_interface_declaration
simple_name
bit_vector
PSL_SERE_Or
type_interface_declaration
illegal
full_type_declaration
subtype
relative_pathname
next_event_a
PSL_Expression
waveform_element
subtype_indication
variable_declaration
simple_waveform_assignment
integer_decimal
in
PSL_SERE_And
case
file
based_real
4
disconnect
package_interface_declaration
parenthesized_resolution
generate_statement_element
inertial
5
LOGICAL_OPERATOR
is
case_statement
open
out
if_statement
design_unit
vunit
variable
eventually
PSL_VProp
rose
guarded_signal_specification
'
conditional_waveforms
guarded
external_signal_name
to
PSL_Parenthesized_FL_Property
elsif_generate
PSL_VUnit
loop_statement
case_statement_alternative
2
group_constituent_list
positional_association_element
PSL_Actual_Parameter_List
const
PSL_Constant_Parameter_Specification
entity_name_list
PSL_Cover_Directive
descending_range
any
PSL_Assume_Directive
never
simple_release_assignment
restrict_guarantee
entity_designator
alias
record_type_definition
type_or_array_attribute
generic
constant_declaration
function_body
design_file
PSL_HDL_Type
onehot0
sensitivity_list
protected_type_declaration
selected_expressions
PSL_SERE_Concatenation
REDUCTION_OPERATOR
select
PSL_Inherit_Spec
port_map_aspect
bit_string_literal
negative_exponent
case_generate_statement
clock
secondary_unit_declaration
access
mode
;
PSL_Parameter_Specification
wait
positional_element_association
cover
new
generate_statement_body
attribute_declaration
PSL_MISCELLANEOUS_OPERATOR
PSL_Type_Class
6
begin
character_literal
architecture
<<
PSL_Braced_SERE
boolean
literal
PSL_Sequence_Instance
when_clause
always
signal_attribute
array_object_attribute
else_generate
strong
physical_literal
reject
null_statement
component_configuration
aggregate
unaffected
postponed
function_parameter_clause
sequence
slice_name
constant
PSL_Sequential_FL_Property
PSL_Parameters_Definition
physical_type_definition
case_generate_alternative
string_literal
comment
reduction
[
next_event_e
severity
index_constraint
package_pathname
group_template_declaration
protected_type_body
parameter
->
signal_declaration
type_mark
term
attribute_specification
use_clause
assertion_statement
escape_sequence
inherit
3
record_element_constraint
1
PSL_Property_Instance
context_declaration
null
PSL_LOGICAL_IMPLICATION_OPERATOR
PSL_Verification_Unit_Body
report
prev
conditional_expressions
alternative_selected_expressions
identifier_list
association_list
conditional_variable_assignment
PSL_Extended_Ocurrence_FL_Property
PSL_Implication_FL_Property
logical_expression
dont_care
tool_directive
procedure_instantiation_declaration
PSL_Strong_Fairness_Directive
?
verification_unit_list
PSL_Suffix_Implication_FL_Property
sign
PSL_Hierarchical_HDL_Name
function_instantiation_declaration
PSL_Invariant_FL_Property
_
signal_list
package
object_attribute
function_declaration
record
unresolved
verification_unit_binding_indication
type_attribute
entity_class_entry
=
subprogram_header
#
concurrent_statement_part
alternative_conditional_waveforms
constrained_array_definition
configuration
PSL_Termination_FL_Property
bit
attribute_name
PSL_Factor_FL_Property
>>
bus
group
process
PSL_Formal_Parameter
vmode
next_event
assume_guarantee
index_subtype_definition
waveforms
all
generate
on
with
onehot
parameter_specification
declarative_part
identifier
default
instantiation_list
simple_force_assignment
simple_variable_assignment
allocator
PSL_Ocurrence_FL_Property
=>
entity_specification
PSL_Property_Declaration
condition
record_element_resolution
named_element_association
loop
elsif
package_body
selected_waveforms
isunknown
resolution_function
generic_map_aspect
next_statement
named_association_element
selected_variable_assignment
block_configuration
restrict
PSL_Parameterized_SERE
delay_mechanism
(
vprop
qualified_expression
label
record_constraint
function_call
pure
subprogram_instantiation_map_aspect
units
bit_value
file_interface_declaration
-
force
for_loop
PSL_Assert_Directive
of
binding_indication
next_a
inout
CONDITIONAL_RELATIONAL_OPERATOR
type
for_generate_statement
variable_interface_declaration
PSL_Formal_Parameter_List
PSL_Actual_Parameter
MULTIPLYING_OPERATOR
assert
sequence_of_statements
]
force_mode
context_list
entity_class_entry_list
protected
PSL_Clocked_SERE
PSL_Count
default_expression
record_resolution
&
numeric_type_definition
when
attribute
property
fairness
@
PSL_Value_Set
string
component_declaration
range
assume
PSL_Assume_Guarantee_Directive
PSL_TERMINATION_OPERATOR
PSL_Property_Replicator
selected_name
logical_name_list
real_decimal
??
library
impure
ascending_range
:=
absolute_pathname
.
PSL_Sequence_Declaration
PSL_Clocked_FL_Property
if_generate_statement
if
base
context_reference
nondet_vector
context_clause
fell
release
9
8
procedure_call_statement
}
range_constraint
nondet
|
**
alternative_conditional_expressions
configuration_specification
linkage
PSL_SUFFIX_IMPLICATION_OPERATOR
timeout_clause
port
,
transport
PSL_Repeated_SERE
else
PSL_Restrict_Directive
disconnection_specification
map_aspect
exit
forall
function
operator_symbol
parenthesized_expression
exit_statement
file_open_information
PSL_Built_In_Function_Call
end
named_entity_attribute
alias_declaration
entity_class
expanded_name
block_statement
--
separator
MISCELLANEOUS_OPERATOR
PSL_Fairness_Directive
7
^.
sensitivity_clause
procedure_body
port_clause
hdltype
after
integer
element_declaration
then
body
0
buffer
RELATIONAL_OPERATOR
array
incomplete_type_declaration
array_attribute
component
PSL_Parameterized_Property
countones
before
{
PSL_Restrict_Guarantee_Directive
file_declaration
signal
while
inertial_expression
stable
file_type_definition
&&
component_instantiation_statement
subtype_declaration
PSL_Clock_Declaration
block_specification
PSL_Temporal_Parameter_Specification
based_literal
entity_aspect
`
group_declaration
ended
based_integer
external_constant_name
choices
