# MNISC - ä½æ¯”ç‰¹å·ç§¯åŠ é€Ÿå™¨ (Low-bit Conv3x3 + GEMM Accelerator)

[![SystemVerilog](https://img.shields.io/badge/RTL-SystemVerilog-blue)](rtl/)
[![OCaml](https://img.shields.io/badge/Compiler-OCaml-orange)](compiler/)
[![Python](https://img.shields.io/badge/Tools-Python-green)](python_tests/)

MNISC (Matrix Network Inference & Slice Computation) æ˜¯ä¸€ä¸ªç«¯åˆ°ç«¯çš„ä½æ¯”ç‰¹ç¥ç»ç½‘ç»œåŠ é€Ÿå™¨é¡¹ç›®ï¼Œæ”¯æŒ int8 æ¿€æ´» Ã— int4 æƒé‡çš„æ¨ç†ï¼ŒåŒ…å«å®Œæ•´çš„ç¼–è¯‘å™¨ã€RTL å®ç°å’Œä»¿çœŸéªŒè¯ç¯å¢ƒã€‚

---

## ğŸ“‹ ç›®å½•

- [é¡¹ç›®æ¦‚è¿°](#é¡¹ç›®æ¦‚è¿°)
- [æ ¸å¿ƒç‰¹æ€§](#æ ¸å¿ƒç‰¹æ€§)
- [ç³»ç»Ÿæ¶æ„](#ç³»ç»Ÿæ¶æ„)
- [å¿«é€Ÿå¼€å§‹](#å¿«é€Ÿå¼€å§‹)
- [ç›®å½•ç»“æ„](#ç›®å½•ç»“æ„)
- [MNISC-Q é‡åŒ–æ–¹æ¡ˆ](#mnisc-q-é‡åŒ–æ–¹æ¡ˆ)
- [æŒ‡ä»¤é›†æ¶æ„ (ISA)](#æŒ‡ä»¤é›†æ¶æ„-isa)
- [å„ç»„ä»¶è¯¦ç»†è¯´æ˜](#å„ç»„ä»¶è¯¦ç»†è¯´æ˜)
- [ç«¯åˆ°ç«¯éªŒè¯æµç¨‹](#ç«¯åˆ°ç«¯éªŒè¯æµç¨‹)
- [å¼€å‘è®¡åˆ’ä¸é™åˆ¶](#å¼€å‘è®¡åˆ’ä¸é™åˆ¶)

---

## é¡¹ç›®æ¦‚è¿°

MNISC é¡¹ç›®å®ç°äº†ä¸€ä¸ªå®Œæ•´çš„ U-Net æ¨ç†åŠ é€Ÿå™¨é“¾è·¯ï¼š

1. **é‡åŒ–è¡¨ç¤º**: ä½¿ç”¨ MNISC-Q éå‡åŒ€é‡åŒ–ç¼–ç ï¼Œæ”¯æŒ 2/4/8/16-bit æƒé‡å’Œæ¿€æ´»
2. **ç¼–è¯‘å™¨**: OCaml å®ç°çš„å®Œæ•´ç¼–è¯‘æµç¨‹ï¼ˆsafetensors â†’ AST â†’ Tiling â†’ EU ISAï¼‰
3. **RTL åŠ é€Ÿå™¨**: SystemVerilog å®ç°çš„ EUï¼ˆExecution Unitï¼‰ï¼Œæ”¯æŒ Conv3x3ã€GEMMã€Poolã€Unpoolã€Concat ç­‰ç®—å­
4. **ä»¿çœŸéªŒè¯**: OCaml AST ä»¿çœŸå™¨ + Python Reference + Verilator RTL ä»¿çœŸï¼Œä¸‰æ–¹å¯¹æ¯”éªŒè¯

**ç›®æ ‡ç½‘ç»œ**: 2-level U-Netï¼ˆè¾“å…¥ 32Ã—32Ã—1ï¼Œç¼–ç å™¨-ç“¶é¢ˆ-è§£ç å™¨ç»“æ„ï¼Œæ”¯æŒ Skip Connection å’Œ Residual Addï¼‰

---

## æ ¸å¿ƒç‰¹æ€§

### ğŸ”¢ MNISC-Q é‡åŒ–ç¼–ç 

2-bit ç¼–ç æ–¹æ¡ˆï¼ˆéæ ‡å‡†äºŒè¡¥ç ï¼‰ï¼š
```
code â†’ value
00   â†’ -3
01   â†’ -1
10   â†’ +1
11   â†’ +3
```

N-bit æ•°å€¼ï¼ˆN=4/8/16ï¼‰é€šè¿‡ 2-bit slice ç»„åˆï¼š
```
val = Î£ decode2(slice_s) << (2*s)
```

ä¾‹å¦‚ 4-bit (int4)ï¼š`val = decode2(bits[1:0]) + (decode2(bits[3:2]) << 2)`

### âš¡ ç¡¬ä»¶ç‰¹æ€§

| ç‰¹æ€§ | å‚æ•° |
|------|------|
| æ•°æ®æ€»çº¿å®½åº¦ | 128-bit |
| æŒ‡ä»¤å®½åº¦ | 32-bit |
| IC å¹¶è¡Œåº¦ | 16 lanes (IC2_LANES) |
| OC å¹¶è¡Œåº¦ | 16 lanes (OC2_LANES) |
| ç´¯åŠ å™¨ä½å®½ | 32-bit |
| æ”¯æŒå·ç§¯æ ¸ | 3Ã—3 (stride 1/2, pad 0/1) |
| æ”¯æŒçŸ©é˜µä¹˜ | GEMM (FC/Linear) |

### ğŸ”„ æ”¯æŒçš„ç®—å­

- **Conv3x3**: æ”¯æŒ int8 æ¿€æ´» Ã— int4 æƒé‡ï¼Œå¤š slice äº¤å‰é¡¹è®¡ç®—
- **GEMM**: çŸ©é˜µä¹˜æ³•ï¼Œå¤ç”¨ Conv MAC é˜µåˆ—
- **Pool2D**: 2Ã—2 Max/Average Poolingï¼Œstride=2
- **Unpool2D**: 2Ã— Nearest Neighbor ä¸Šé‡‡æ ·
- **ConcatC**: Channel ç»´åº¦æ‹¼æ¥ï¼ˆSkip Connectionï¼‰
- **ActQuant**: ReLU + Requantizationï¼ˆé‡åŒ–å› int8/int4/int2ï¼‰

---

## ç³»ç»Ÿæ¶æ„

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         è½¯ä»¶æ ˆ                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  Python Tools                                                    â”‚
â”‚  â”œâ”€â”€ generate_safetensors.py  â† ç”Ÿæˆæµ‹è¯•æƒé‡å’Œè¾“å…¥                â”‚
â”‚  â”œâ”€â”€ reference_runner.py      â† Python å‚è€ƒå®ç°                   â”‚
â”‚  â””â”€â”€ compare_outputs.py       â† è¾“å‡ºå¯¹æ¯”å·¥å…·                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  OCaml Compiler                                                  â”‚
â”‚  â”œâ”€â”€ Safetensor parser        â† è§£æ safetensors æ ¼å¼             â”‚
â”‚  â”œâ”€â”€ AST/IR builder           â† æ„å»º U-Net è®¡ç®—å›¾                 â”‚
â”‚  â”œâ”€â”€ Tiling                   â† å¤§ç®—å­åˆ‡åˆ†ç­–ç•¥                    â”‚
â”‚  â”œâ”€â”€ Lowering                 â† AST â†’ EU ISA æŒ‡ä»¤                 â”‚
â”‚  â””â”€â”€ AST Simulator            â† bit-accurate å‚è€ƒä»¿çœŸ             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                              â†“ program.bin
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                         ç¡¬ä»¶å±‚                                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  EU (Execution Unit)                                             â”‚
â”‚  â”œâ”€â”€ Instruction Decoder      â† æŒ‡ä»¤è¯‘ç                          â”‚
â”‚  â”œâ”€â”€ Feature Line Buffer      â† 3è¡Œç‰¹å¾ç¼“å­˜ + padding            â”‚
â”‚  â”œâ”€â”€ Weight Buffer            â† æƒé‡ç¼“å­˜                         â”‚
â”‚  â”œâ”€â”€ Conv3x3 Core             â† 2-bit MAC é˜µåˆ—                   â”‚
â”‚  â”œâ”€â”€ GEMM Core                â† çŸ©é˜µä¹˜å•å…ƒ                       â”‚
â”‚  â”œâ”€â”€ Pool/Unpool/Concat Units â† è¾…åŠ©ç®—å­å•å…ƒ                     â”‚
â”‚  â””â”€â”€ ActQuant Unit            â† æ¿€æ´»+é‡åŒ–                        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- **OCaml**: 4.14+ (opam, dune, yojson)
- **Verilator**: 5.0+ (ç”¨äº RTL ä»¿çœŸ)
- **Python**: 3.8+ (numpy, safetensors)
- **C++ ç¼–è¯‘å™¨**: æ”¯æŒ C++17

### å®‰è£…ä¾èµ–

```bash
# OCaml ä¾èµ–
opam install yojson -y

# Python ä¾èµ–
pip install numpy safetensors

# macOS Verilator
brew install verilator

# Linux Verilator
sudo apt-get install verilator
```

### æ„å»ºé¡¹ç›®

```bash
# æ„å»ºæ‰€æœ‰ç»„ä»¶
make build

# æˆ–åˆ†åˆ«æ„å»º
cd compiler && dune build          # OCaml ç¼–è¯‘å™¨
cd rtl && make                     # Verilator ä»¿çœŸæ¨¡å‹
```

### è¿è¡Œç«¯åˆ°ç«¯æµ‹è¯•

```bash
# 1. ç”Ÿæˆæµ‹è¯•æ•°æ®
python python_tests/generate_safetensors.py

# 2. è¿è¡Œ Python Reference
python python_tests/reference_runner.py \
    --model python_tests/model.safetensors \
    --input python_tests/input.safetensors \
    --output python_tests/ref_output.safetensors

# 3. OCaml ç¼–è¯‘å™¨ç”ŸæˆæŒ‡ä»¤
./compiler/_build/default/main.exe
# ç”Ÿæˆ: program.bin, program_meta.json

# 4. RTL ä»¿çœŸ
cd rtl && make run
```

---

## ç›®å½•ç»“æ„

```
.
â”œâ”€â”€ SPEC.md                    # è¯¦ç»†è§„èŒƒæ–‡æ¡£
â”œâ”€â”€ README.md                  # æœ¬æ–‡ä»¶
â”œâ”€â”€ Makefile                   # é¡¶å±‚æ„å»ºè„šæœ¬
â”œâ”€â”€ .gitignore                 # Git å¿½ç•¥é…ç½®
â”‚
â”œâ”€â”€ interfaces/                # OCaml æ¥å£å®šä¹‰
â”‚   â”œâ”€â”€ eu_isa.mli/ml         # EU ISA ç±»å‹å’Œç¼–ç 
â”‚   â””â”€â”€ ast_ir.mli/ml         # AST/IR ç±»å‹å®šä¹‰
â”‚
â”œâ”€â”€ compiler/                  # OCaml ç¼–è¯‘å™¨å’Œä»¿çœŸå™¨
â”‚   â”œâ”€â”€ dune-project          # Dune é¡¹ç›®é…ç½®
â”‚   â”œâ”€â”€ dune                  # æ„å»ºé…ç½®
â”‚   â”œâ”€â”€ safetensor.ml         # Safetensors è§£æå™¨
â”‚   â”œâ”€â”€ ast_ir.ml             # AST/IR å®ç°
â”‚   â”œâ”€â”€ tiling.ml             # Tiling ç­–ç•¥
â”‚   â”œâ”€â”€ lower.ml              # AST â†’ ISA Lowering
â”‚   â”œâ”€â”€ ast_sim.ml            # AST ä»¿çœŸå™¨
â”‚   â”œâ”€â”€ main.ml               # ä¸»ç¨‹åºå…¥å£
â”‚   â””â”€â”€ test_mnisc.ml         # å•å…ƒæµ‹è¯•
â”‚
â”œâ”€â”€ rtl/                       # SystemVerilog RTL
â”‚   â”œâ”€â”€ Makefile              # RTL æ„å»ºè„šæœ¬
â”‚   â”œâ”€â”€ eu_isa_pkg.sv         # ISA åŒ…å®šä¹‰
â”‚   â”œâ”€â”€ eu_top.sv             # EU é¡¶å±‚æ¨¡å—
â”‚   â”œâ”€â”€ muladd2_lut.sv        # 2-bit ä¹˜æ³• LUT
â”‚   â”œâ”€â”€ feature_line_buffer.sv# ç‰¹å¾è¡Œç¼“å­˜
â”‚   â”œâ”€â”€ weight_buffer.sv      # æƒé‡ç¼“å­˜
â”‚   â”œâ”€â”€ conv_core_lowbit.sv   # Conv3x3 æ ¸å¿ƒ
â”‚   â”œâ”€â”€ gemm_core_lowbit.sv   # GEMM æ ¸å¿ƒ
â”‚   â”œâ”€â”€ pool2d_unit.sv        # Pooling å•å…ƒ
â”‚   â”œâ”€â”€ unpool2d_unit.sv      # Unpooling å•å…ƒ
â”‚   â”œâ”€â”€ concat_unit.sv        # Concat å•å…ƒ
â”‚   â”œâ”€â”€ act_quant_unit.sv     # æ¿€æ´»+é‡åŒ–å•å…ƒ
â”‚   â”œâ”€â”€ eu_sequencer.sv       # æŒ‡ä»¤åºåˆ—å™¨
â”‚   â””â”€â”€ tb_eu_top.cpp         # Verilator Testbench
â”‚
â””â”€â”€ python_tests/              # Python å·¥å…·
    â”œâ”€â”€ requirements.txt      # Python ä¾èµ–
    â”œâ”€â”€ mnisc_q.py            # MNISC-Q ç¼–è§£ç 
    â”œâ”€â”€ generate_safetensors.py # ç”Ÿæˆæµ‹è¯•æ•°æ®
    â”œâ”€â”€ reference_runner.py   # Python å‚è€ƒå®ç°
    â”œâ”€â”€ compare_outputs.py    # è¾“å‡ºå¯¹æ¯”
    â””â”€â”€ run_e2e_test.py       # E2E æµ‹è¯•è„šæœ¬
```

---

## MNISC-Q é‡åŒ–æ–¹æ¡ˆ

### ç¼–ç åŸç†

MNISC-Q æ˜¯ä¸€ç§éå‡åŒ€é‡åŒ–ç¼–ç ï¼Œé€šè¿‡ 2-bit slice çš„ç§»ä½ç´¯åŠ æ„å»ºæ•°å€¼ï¼š

```python
# 2-bit è§£ç 
def decode2(code):
    mapping = {0b00: -3, 0b01: -1, 0b10: +1, 0b11: +3}
    return mapping[code]

# N-bit è§£ç  (N=4/8/16)
def decode_n(code, n_bits):
    result = 0
    for s in range(n_bits // 2):
        slice_val = (code >> (2*s)) & 0b11
        result += decode2(slice_val) << (2*s)
    return result

# 4-bit ç¤ºä¾‹
decode_n(0b0001, 4)  # decode2(01) + decode2(00)<<2 = -1 + (-3)<<2 = -13
```

### å¯è¡¨ç¤ºæ•°å€¼èŒƒå›´

| ä½å®½ | æœ€å°å€¼ | æœ€å¤§å€¼ | å¯è¡¨ç¤ºæ•°å€¼ |
|------|--------|--------|-----------|
| 2-bit | -3 | +3 | -3, -1, +1, +3 |
| 4-bit | -45 | +45 | å¥‡æ•°åºåˆ— |
| 8-bit | -765 | +765 | å¥‡æ•°åºåˆ— |

### å­˜å‚¨æ ¼å¼

- **æƒé‡ (int4)**: 1 byte = 2 ä¸ªæƒé‡ï¼Œ`[low_4bits, high_4bits]`
- **æ¿€æ´» (int8)**: 1 byte = 1 ä¸ªæ¿€æ´»
- **æ•°æ®å¸ƒå±€**: HWC (Height Ã— Width Ã— Channel)ï¼ŒC ä¸º innermost

---

## æŒ‡ä»¤é›†æ¶æ„ (ISA)

### æŒ‡ä»¤æ ¼å¼

å˜é•¿æŒ‡ä»¤ï¼š`header(u32) + args(u32...)`

**Header æ ¼å¼**:
```
[7:0]   - opcode
[15:8]  - flags
[31:16] - reserved (0)
```

**Flags**:
- bit0: CHECK_COUNTS_EN (æ ¡éªŒå­—èŠ‚è®¡æ•°)
- bit1: SHIFT1_EN (MAC ç»“æœå³ç§» 1 ä½ï¼Œé»˜è®¤ 1)
- bit2: SATURATE_EN (é‡åŒ–é˜¶æ®µå¯ç”¨ clamp)

### æ“ä½œç åˆ—è¡¨

| Opcode | å€¼ | è¯´æ˜ |
|--------|-----|------|
| NOP | 0x00 | ç©ºæ“ä½œ |
| END | 0x01 | ç¨‹åºç»“æŸ |
| META_TENSOR_DEF | 0x10 | å¼ é‡å®šä¹‰ï¼ˆè°ƒè¯•ï¼‰ |
| META_BAR | 0x11 | Barrierï¼ˆè°ƒè¯•ï¼‰ |
| CONV3X3 | 0x20 | 3Ã—3 å·ç§¯ |
| POOL2D | 0x21 | 2D æ± åŒ– |
| UNPOOL2D | 0x22 | 2D ä¸Šé‡‡æ · |
| CONCAT_C | 0x23 | Channel æ‹¼æ¥ |
| ACT_QUANT | 0x24 | æ¿€æ´»+é‡åŒ– |
| GEMM | 0x25 | çŸ©é˜µä¹˜æ³• |

### CONV3X3 æŒ‡ä»¤å‚æ•°

```c
args[0]: mode_bits
  [7:0]   act_bits   (2/4/8/16)
  [15:8]  wgt_bits   (2/4/8/16)
  [23:16] stride     (1 or 2)
  [31:24] pad        (0 or 1)
  
args[1]: shape0
  [15:0]  H_in
  [31:16] W_in
  
args[2]: shape1
  [15:0]  IC
  [31:16] OC
  
args[3]: tile0
  [15:0]  y0 (è¾“å‡ºèµ·å§‹ y)
  [31:16] x0 (è¾“å‡ºèµ·å§‹ x)
  
args[4]: tile1
  [15:0]  OH_t (tile è¾“å‡ºé«˜åº¦)
  [31:16] OW_t (tile è¾“å‡ºå®½åº¦)
  
args[5]: counts_wgt_bytes
args[6]: counts_act_bytes
args[7]: counts_out_bytes
args[8]: meta (å¯é€‰) tensor ids
```

---

## å„ç»„ä»¶è¯¦ç»†è¯´æ˜

### 1. OCaml ç¼–è¯‘å™¨

#### Safetensors è§£æ (`safetensor.ml`)

è§£æ HuggingFace safetensors æ ¼å¼ï¼š
- è¯»å– header JSONï¼ˆshapeã€dtypeã€data_offsetsï¼‰
- æ”¯æŒ dtype: U8ï¼ˆpacked codesï¼‰ã€I32ï¼ˆbiasï¼‰
- æŒ‰ tensor key è¯»å–æ•°æ®

#### AST/IR (`ast_ir.ml`)

è®¡ç®—å›¾è¡¨ç¤ºï¼š
```ocaml
type op =
  | Conv3x3 of { input:tensor; weight:tensor; stride:int; pad:int; out:tensor }
  | Gemm of { x:tensor; w:tensor; out:tensor }
  | Pool2D of { input:tensor; kind:pool_kind; out:tensor }
  | Unpool2D of { input:tensor; kind:unpool_kind; out:tensor }
  | ConcatC of { a:tensor; b:tensor; out:tensor }
  | ActQuant of { input:tensor; fn:act_fn; out_bits:bits; out:tensor }
  | Store of { input:tensor }
```

#### Tiling (`tiling.ml`)

ç¡¬ä»¶çº¦æŸï¼š
- `MAX_IC = 16`, `MAX_OC = 16`
- `WBUF_BYTES_MAX` æƒé‡ç¼“å­˜é™åˆ¶
- `LINEBUF_ROW_BYTES_MAX` è¡Œç¼“å­˜é™åˆ¶

Tiling ç­–ç•¥ï¼š
1. OC å…ˆ tileï¼ˆæƒé‡ç¼“å­˜é™åˆ¶ï¼‰
2. IC tile ç”¨ accumulation
3. H/W tileï¼ˆä¿è¯è¡Œç¼“å­˜èƒ½è£…ä¸‹å¸¦ halo çš„å®½åº¦ï¼‰

#### Lowering (`lower.ml`)

AST â†’ EU ISAï¼š
- Conv3x3 â†’ OPC_CONV3X3
- Pool2D â†’ OPC_POOL2D
- Residual Add â†’ ConcatC + Conv1x1ï¼ˆcenter weightï¼‰

### 2. RTL æ¨¡å—

#### eu_top (é¡¶å±‚)

æ¥å£ï¼š
```systemverilog
// Instruction
input  logic                  insn_valid,
output logic                  insn_ready,
input  logic [INSN_W-1:0]     insn_data,

// Weight Stream
input  logic                  wgt_in_valid,
output logic                  wgt_in_ready,
input  logic [BUS_W-1:0]      wgt_in_data,

// Activation Stream
input  logic                  act_in_valid,
output logic                  act_in_ready,
input  logic [BUS_W-1:0]      act_in_data,

// Output Stream
output logic                  out_valid,
input  logic                  out_ready,
output logic [BUS_W-1:0]      out_data
```

çŠ¶æ€æœºï¼š
- `IDLE` â†’ ç­‰å¾…æŒ‡ä»¤
- `FETCH_INSN` â†’ æ¥æ”¶æŒ‡ä»¤å‚æ•°
- `DECODE` â†’ è¯‘ç 
- `EXEC` â†’ é…ç½®æ‰§è¡Œå•å…ƒ
- `WAIT_DATA` â†’ ç­‰å¾…è¾“å…¥æ•°æ®æµ
- `PROCESSING` â†’ æ‰§è¡Œè®¡ç®—
- `OUTPUT` â†’ è¾“å‡ºç»“æœ

#### conv_core_lowbit (å·ç§¯æ ¸å¿ƒ)

å…³é”®ç‰¹æ€§ï¼š
- **muladd2_lut**: 2-bit Ã— 2-bit ä¹˜æ³• LUTï¼ˆçº¯é€»è¾‘ï¼Œæ—  DSPï¼‰
- **Unsigned Reduction Tree**: pair_sum è½¬æ¢åæ— ç¬¦å·ç´¯åŠ 
- **Slice Combine**: æ”¯æŒå¤š bit äº¤å‰é¡¹ `Î£ Conv2b(a_s, w_g) << 2(s+g)`

è®¡ç®—å…¬å¼ï¼š
```
pair_sum = decode2(a) * decode2(w)   // range [-18, +18]
OFFSET = 18
u = (pair_sum + OFFSET) >> 1         // unsigned 0..18

sum_u = Î£ u (unsigned tree)
sum_s = sum_u - N_PAIRS * 18         // restore signed
if SHIFT1_EN: result = sum_s         // already >> 1
```

#### feature_line_buffer (ç‰¹å¾è¡Œç¼“å­˜)

- 3è¡Œå¾ªç¯ç¼“å†²åŒº
- æ”¯æŒ pad=0/1, stride=1/2
- è¾“å‡º 3Ã—3 çª—å£ï¼Œå¸¦ zero_maskï¼ˆpadding ä½ç½®è¾“å‡º 0ï¼‰

### 3. Python å·¥å…·

#### reference_runner.py

å®Œæ•´çš„ U-Net æ¨ç†å®ç°ï¼ŒåŒ…æ‹¬ï¼š
- Encoder: conv1a/b â†’ pool1 â†’ conv2a/b â†’ pool2
- Bottleneck: conv3a/b
- Decoder: unpool2 â†’ concat2 â†’ conv4a/b â†’ unpool1 â†’ concat1 â†’ conv5a/b
- Residual: skip1 + final feature

#### mnisc_q.py

MNISC-Q ç¼–è§£ç æ ¸å¿ƒï¼š
- `decode2/decode_n`: code â†’ value
- `encode_n`: value â†’ codeï¼ˆnearest oddï¼‰
- `pack_tensor/unpack_tensor`: ä¸ numpy æ•°ç»„äº’è½¬

---

## ç«¯åˆ°ç«¯éªŒè¯æµç¨‹

### ä¸‰æ–¹å¯¹åˆ†éªŒè¯

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚  model.safetensorsâ”‚
                    â”‚  input.safetensorsâ”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                             â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚                    â”‚                    â”‚
        â–¼                    â–¼                    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Python Runner â”‚   â”‚ OCaml AST Sim  â”‚   â”‚ Verilator (RTL)â”‚
â”‚  (Reference)  â”‚   â”‚   (Golden)     â”‚   â”‚  (Hardware)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚                    â”‚                    â”‚
        â–¼                    â–¼                    â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  ref_output   â”‚   â”‚ ast_output     â”‚   â”‚ rtl_output     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â”‚                    â”‚                    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                             â”‚
                             â–¼
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚ compare_outputs  â”‚
                    â”‚  (bit-exact match)â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### éªŒè¯å‘½ä»¤

```bash
# 1. ç”Ÿæˆæµ‹è¯•æ•°æ®
python python_tests/generate_safetensors.py

# 2. Python Reference
python python_tests/reference_runner.py \
    --model python_tests/model.safetensors \
    --input python_tests/input.safetensors \
    --output python_tests/ref_output.safetensors

# 3. OCaml AST ä»¿çœŸ
./compiler/_build/default/main.exe --run-sim

# 4. RTL ä»¿çœŸ
cd rtl && make run

# 5. å¯¹æ¯”è¾“å‡º
python python_tests/compare_outputs.py \
    --ref python_tests/ref_output.safetensors \
    --actual rtl/verilator_output.safetensors
```

---

## å¼€å‘è®¡åˆ’ä¸é™åˆ¶

### å·²å®ŒæˆåŠŸèƒ½ âœ…

- [x] MNISC-Q é‡åŒ–ç¼–è§£ç ï¼ˆ2/4/8-bitï¼‰
- [x] OCaml ç¼–è¯‘å™¨å®Œæ•´æµç¨‹
- [x] OCaml AST ä»¿çœŸå™¨ï¼ˆæ‰€æœ‰ç®—å­ï¼‰
- [x] Python Reference å®ç°
- [x] RTL åŸºç¡€æ¶æ„ + æŒ‡ä»¤æ¥å£
- [x] Verilator Harness

### è¿›è¡Œä¸­/å¾…å®Œå–„ ğŸš§

- [ ] RTL è®¡ç®—æ ¸å¿ƒå®Œæ•´é€»è¾‘ï¼ˆç›®å‰æ˜¯éª¨æ¶ï¼‰
- [ ] Verilator harness æµæ§ä¼˜åŒ–ï¼ˆinsn_ready æ¡æ‰‹ï¼‰
- [ ] å®Œæ•´ E2E æµ‹è¯•é€šè¿‡
- [ ] Backpressure æµ‹è¯•ï¼ˆå‘¨æœŸæ€§æ‹‰ä½ readyï¼‰

### å·²çŸ¥é™åˆ¶

1. **Padding é›¶å€¼**: ä½¿ç”¨ 3-bit æ‰©å±•æ ¼å¼ `{zero_flag, code}` è¡¨ç¤ºæ•°å€¼ 0
2. **Residual Add**: é€šè¿‡ ConcatC + 1x1 Convï¼ˆcenter weightï¼‰å®ç°ï¼Œæ— éœ€ä¸“ç”¨åŠ æ³•å™¨
3. **æŒ‡ä»¤ FIFO**: å½“å‰ EU ä¸€æ¬¡å¤„ç†ä¸€æ¡æŒ‡ä»¤ï¼Œéœ€è¦ testbench é…åˆæµæ§

---

## å‚è€ƒæ–‡çŒ®

- [MNISC-Q é‡åŒ–æ–¹æ¡ˆ](SPEC.md#33-mnisc-q-éå‡åŒ€é‡åŒ–ç¼–ç )
- [EU ISA è§„èŒƒ](SPEC.md#eu-isa-stream-ddr-model--instruction-set-spec)
- [AST/IR è§„èŒƒ](SPEC.md#ocaml-astir-spec)
- [RTL è§„èŒƒ](SPEC.md#rtl-spec-systemverilog)

---

## è®¸å¯è¯

MIT License - è¯¦è§ [LICENSE](LICENSE)

---

## è´¡çŒ®è€…

- é¡¹ç›®åŸºäº SPEC.md è§„èŒƒå®ç°
- ä½¿ç”¨ Verilator è¿›è¡Œ RTL ä»¿çœŸ
- OCaml ç¼–è¯‘å™¨ä½¿ç”¨ dune æ„å»ºç³»ç»Ÿ
