=====
SETUP
4.674
10.882
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
7.195
DDS_inst/w_acc_ans_cZ[18]
8.478
9.577
DDS_inst/spram1/sp_inst_0
10.882
=====
SETUP
4.724
10.832
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
7.252
DDS_inst/w_acc_ans_cZ[19]
8.722
9.544
DDS_inst/spram1/sp_inst_0
10.832
=====
SETUP
5.505
10.052
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.967
DDS_inst/w_acc_ans_cZ[14]
7.941
8.763
DDS_inst/spram1/sp_inst_0
10.052
=====
SETUP
5.519
10.038
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
7.138
DDS_inst/w_acc_ans_cZ[17]
8.277
8.903
DDS_inst/spram1/sp_inst_0
10.038
=====
SETUP
5.684
9.873
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
6.803
DDS_inst/un1_w_acc_ram_rddata_cry_21_0
6.803
6.860
DDS_inst/un1_w_acc_ram_rddata_cry_22_0
6.860
6.917
DDS_inst/un1_w_acc_ram_rddata_cry_23_0
6.917
7.480
DDS_inst/w_acc_ans_cZ[23]
7.485
8.584
DDS_inst/spram1/sp_inst_0
9.873
=====
SETUP
5.935
9.622
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
6.803
DDS_inst/un1_w_acc_ram_rddata_cry_21_0
6.803
6.860
DDS_inst/un1_w_acc_ram_rddata_cry_22_0
6.860
6.917
DDS_inst/un1_w_acc_ram_rddata_cry_23_0
6.917
6.974
DDS_inst/un1_w_acc_ram_rddata_cry_24_0
6.974
7.537
DDS_inst/w_acc_ans_cZ[24]
7.542
8.168
DDS_inst/spram1/sp_inst_0
9.622
=====
SETUP
5.940
9.617
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.739
DDS_inst/w_acc_ans_cZ[10]
7.713
8.812
DDS_inst/spram1/sp_inst_0
9.617
=====
SETUP
5.953
9.604
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
6.803
DDS_inst/un1_w_acc_ram_rddata_cry_21_0
6.803
6.860
DDS_inst/un1_w_acc_ram_rddata_cry_22_0
6.860
6.917
DDS_inst/un1_w_acc_ram_rddata_cry_23_0
6.917
6.974
DDS_inst/un1_w_acc_ram_rddata_cry_24_0
6.974
7.031
DDS_inst/un1_w_acc_ram_rddata_s_25_0
7.031
7.559
DDS_inst/w_acc_ans_cZ[25]
7.977
8.799
DDS_inst/spram1/sp_inst_0
9.604
=====
SETUP
5.961
9.596
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
7.274
DDS_inst/w_acc_ans_cZ[20]
7.692
8.791
DDS_inst/spram1/sp_inst_0
9.596
=====
SETUP
6.014
9.542
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
6.803
DDS_inst/un1_w_acc_ram_rddata_cry_21_0
6.803
7.366
DDS_inst/w_acc_ans_cZ[21]
7.371
8.403
DDS_inst/spram1/sp_inst_0
9.542
=====
SETUP
6.136
9.421
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.875
DDS_inst/w_acc_ans_cZ[13]
7.293
8.115
DDS_inst/spram1/sp_inst_0
9.421
=====
SETUP
6.214
9.343
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
6.575
DDS_inst/un1_w_acc_ram_rddata_cry_17_0
6.575
6.632
DDS_inst/un1_w_acc_ram_rddata_cry_18_0
6.632
6.689
DDS_inst/un1_w_acc_ram_rddata_cry_19_0
6.689
6.746
DDS_inst/un1_w_acc_ram_rddata_cry_20_0
6.746
6.803
DDS_inst/un1_w_acc_ram_rddata_cry_21_0
6.803
6.860
DDS_inst/un1_w_acc_ram_rddata_cry_22_0
6.860
7.423
DDS_inst/w_acc_ans_cZ[22]
7.913
8.539
DDS_inst/spram1/sp_inst_0
9.343
=====
SETUP
6.378
9.178
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.682
DDS_inst/w_acc_ans_cZ[9]
7.172
8.204
DDS_inst/spram1/sp_inst_0
9.178
=====
SETUP
6.389
9.168
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.511
DDS_inst/w_acc_ans_cZ[6]
7.331
8.363
DDS_inst/spram1/sp_inst_0
9.168
=====
SETUP
6.549
9.008
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.989
DDS_inst/w_acc_ans_cZ[15]
7.407
8.033
DDS_inst/spram1/sp_inst_0
9.008
=====
SETUP
6.550
9.007
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
6.283
DDS_inst/w_acc_ans_cZ[2]
7.103
8.202
DDS_inst/spram1/sp_inst_0
9.007
=====
SETUP
6.556
9.001
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.347
DDS_inst/un1_w_acc_ram_rddata_cry_13_0
6.347
6.404
DDS_inst/un1_w_acc_ram_rddata_cry_14_0
6.404
6.461
DDS_inst/un1_w_acc_ram_rddata_cry_15_0
6.461
6.518
DDS_inst/un1_w_acc_ram_rddata_cry_16_0
6.518
7.081
DDS_inst/w_acc_ans_cZ[16]
7.571
8.197
DDS_inst/spram1/sp_inst_0
9.001
=====
SETUP
6.791
8.766
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.796
DDS_inst/w_acc_ans_cZ[11]
7.286
8.347
DDS_inst/spram1/sp_inst_0
8.766
=====
SETUP
6.816
8.741
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.625
DDS_inst/w_acc_ans_cZ[8]
7.115
7.937
DDS_inst/spram1/sp_inst_0
8.741
=====
SETUP
6.824
8.733
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
6.340
DDS_inst/w_acc_ans_cZ[3]
6.830
7.929
DDS_inst/spram1/sp_inst_0
8.733
=====
SETUP
6.852
8.705
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
6.454
DDS_inst/w_acc_ans_cZ[5]
7.258
7.884
DDS_inst/spram1/sp_inst_0
8.705
=====
SETUP
6.909
8.648
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
6.397
DDS_inst/w_acc_ans_cZ[4]
7.201
7.827
DDS_inst/spram1/sp_inst_0
8.648
=====
SETUP
6.964
8.593
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.568
DDS_inst/w_acc_ans_cZ[7]
7.372
8.174
DDS_inst/spram1/sp_inst_0
8.593
=====
SETUP
7.030
8.526
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_0_0
4.525
5.570
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
5.570
6.133
DDS_inst/w_acc_ans_cZ[1]
6.623
7.722
DDS_inst/spram1/sp_inst_0
8.526
=====
SETUP
7.170
8.387
15.557
DDS_inst/dram2/dp_inst_0
1.911
2.738
DDS_inst/un1_w_acc_ram_rddata_cry_1_0
4.675
5.720
DDS_inst/un1_w_acc_ram_rddata_cry_2_0
5.720
5.777
DDS_inst/un1_w_acc_ram_rddata_cry_3_0
5.777
5.834
DDS_inst/un1_w_acc_ram_rddata_cry_4_0
5.834
5.891
DDS_inst/un1_w_acc_ram_rddata_cry_5_0
5.891
5.948
DDS_inst/un1_w_acc_ram_rddata_cry_6_0
5.948
6.005
DDS_inst/un1_w_acc_ram_rddata_cry_7_0
6.005
6.062
DDS_inst/un1_w_acc_ram_rddata_cry_8_0
6.062
6.119
DDS_inst/un1_w_acc_ram_rddata_cry_9_0
6.119
6.176
DDS_inst/un1_w_acc_ram_rddata_cry_10_0
6.176
6.233
DDS_inst/un1_w_acc_ram_rddata_cry_11_0
6.233
6.290
DDS_inst/un1_w_acc_ram_rddata_cry_12_0
6.290
6.853
DDS_inst/w_acc_ans_cZ[12]
7.343
7.968
DDS_inst/spram1/sp_inst_0
8.387
=====
HOLD
0.568
2.003
1.436
UART_Rx_inst/rxBuf_Z[6]
1.436
1.769
UART_Rx_inst/o_rxData[6]
2.003
=====
HOLD
0.571
2.006
1.436
UART_Rx_inst/rxBuf_Z[3]
1.436
1.769
UART_Rx_inst/rxBuf_Z[2]
2.006
=====
HOLD
0.571
2.006
1.436
UART_Rx_inst/rxBuf_Z[4]
1.436
1.769
UART_Rx_inst/rxBuf_Z[3]
2.006
=====
HOLD
0.571
2.006
1.436
UART_Rx_inst/rxBuf_Z[6]
1.436
1.769
UART_Rx_inst/rxBuf_Z[5]
2.006
=====
HOLD
0.572
2.008
1.436
MIDI_Decoder_inst/r_state_Z[0]
1.436
1.769
MIDI_Decoder_inst/r_state_Z[1]
2.008
=====
HOLD
0.679
2.275
1.596
DDS_inst/r_dds_ram_addr_Z[4]
1.436
1.769
DDS_inst/dram2/dpx9_inst_1
2.275
=====
HOLD
0.708
2.143
1.436
DDS_inst/o_sound[0]
1.436
1.769
DDS_inst/o_sound_ldmx_cZ[0]
1.771
2.143
DDS_inst/o_sound[0]
2.143
=====
HOLD
0.708
2.143
1.436
DDS_inst/o_sound[4]
1.436
1.769
DDS_inst/o_sound_ldmx_cZ[4]
1.771
2.143
DDS_inst/o_sound[4]
2.143
=====
HOLD
0.708
2.143
1.436
DDS_inst/o_sound[5]
1.436
1.769
DDS_inst/o_sound_ldmx_cZ[5]
1.771
2.143
DDS_inst/o_sound[5]
2.143
=====
HOLD
0.708
2.143
1.436
UART_Rx_inst/bitCounter_reg_Z[7]
1.436
1.769
r_m1_cZ
1.771
2.143
UART_Rx_inst/bitCounter_reg_Z[7]
2.143
=====
HOLD
0.708
2.143
1.436
UART_Rx_inst/bitCounter_reg_fast_Z[1]
1.436
1.769
UART_Rx_inst/un1_bitCounter_reg_12_axbxc1_fast
1.771
2.143
UART_Rx_inst/bitCounter_reg_fast_Z[1]
2.143
=====
HOLD
0.708
2.143
1.436
MIDI_Decoder_inst/r_midi_ch_Z[1]
1.436
1.769
MIDI_Decoder_inst/r_midi_che[1]
1.771
2.143
MIDI_Decoder_inst/r_midi_ch_Z[1]
2.143
=====
HOLD
0.709
2.144
1.436
LCD_Controller_inst/r_hPeriodCnt[0]
1.436
1.769
LCD_Controller_inst/r_hPeriodCnt_3_cZ[0]
1.772
2.144
LCD_Controller_inst/r_hPeriodCnt[0]
2.144
=====
HOLD
0.709
2.144
1.436
MIDI_Decoder_inst/r_state_Z[0]
1.436
1.769
MIDI_Decoder_inst/m13_e
1.772
2.144
MIDI_Decoder_inst/r_state_Z[0]
2.144
=====
HOLD
0.709
2.144
1.436
MIDI_Decoder_inst/r_tien
1.436
1.769
MIDI_Decoder_inst/m20
1.772
2.144
MIDI_Decoder_inst/r_tien
2.144
=====
HOLD
0.710
2.146
1.436
UART_Rx_inst/bitCounter_reg_Z[5]
1.436
1.769
UART_Rx_inst/un1_bitCounter_reg_12_axbxc5_cZ
1.774
2.146
UART_Rx_inst/bitCounter_reg_Z[5]
2.146
=====
HOLD
0.711
2.147
1.436
UART_Rx_inst/bitCounter_reg_Z[0]
1.436
1.769
MIDI_Decoder_inst/i16_mux_i
1.775
2.147
UART_Rx_inst/bitCounter_reg_Z[0]
2.147
=====
HOLD
0.711
2.147
1.436
UART_Rx_inst/bitCounter_reg_Z[6]
1.436
1.769
UART_Rx_inst/bitCounter_reg_8_cZ[6]
1.775
2.147
UART_Rx_inst/bitCounter_reg_Z[6]
2.147
=====
HOLD
0.712
2.148
1.436
DDS_inst/r_dpram_tien_Z
1.436
1.769
DDS_inst/r_dpram_tien_i_cZ
1.776
2.148
DDS_inst/r_dpram_tien_Z
2.148
=====
HOLD
0.715
2.305
1.590
DDS_inst/r_dds_ram_addr_Z[3]
1.436
1.769
DDS_inst/spram1/sp_inst_0
2.305
=====
HOLD
0.719
2.309
1.590
DDS_inst/r_dds_ram_addr_Z[2]
1.436
1.769
DDS_inst/spram1/sp_inst_0
2.309
=====
HOLD
0.747
2.343
1.596
DDS_inst/r_dds_ram_addr_Z[3]
1.436
1.769
DDS_inst/dram2/dpx9_inst_1
2.343
=====
HOLD
0.749
2.270
1.522
MIDI_Decoder_inst/r_midi_note_Z[5]
1.436
1.769
MIDI_Decoder_inst/midi_note_ram/dp_inst_0
2.270
=====
HOLD
0.749
2.270
1.522
MIDI_Decoder_inst/r_midi_note_Z[4]
1.436
1.769
MIDI_Decoder_inst/midi_note_ram/dp_inst_0
2.270
=====
HOLD
0.749
2.270
1.522
MIDI_Decoder_inst/r_midi_note_Z[0]
1.436
1.769
MIDI_Decoder_inst/midi_note_ram/dp_inst_0
2.270
