Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 648c3faf838c43a49972d6510e71a2f5 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.FDR
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.kcpsm6_default
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010101000...
Compiling module xil_defaultlib.software
Compiling module xil_defaultlib.tutorial
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Waiting for 4 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
