
*** Running vivado
    with args -log cordic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cordic.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cordic.tcl -notrace
Command: synth_design -top cordic -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2019.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 715 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1518.219 ; gain = 71.000 ; free physical = 21003 ; free virtual = 59284
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cordic' [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:32]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:190]
INFO: [Synth 8-256] done synthesizing module 'cordic' (1#1) [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:32]
WARNING: [Synth 8-3331] design cordic has unconnected port vdd
WARNING: [Synth 8-3331] design cordic has unconnected port vss
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1563.984 ; gain = 116.766 ; free physical = 21013 ; free virtual = 59295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1563.984 ; gain = 116.766 ; free physical = 21013 ; free virtual = 59295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1571.980 ; gain = 124.762 ; free physical = 21013 ; free virtual = 59294
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.srcs/sources_1/imports/tp3/cordic2.vhdl:250]
INFO: [Synth 8-5546] ROM "EF" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rok" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1587.988 ; gain = 140.770 ; free physical = 20979 ; free virtual = 59261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cordic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   7 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design cordic has unconnected port vdd
WARNING: [Synth 8-3331] design cordic has unconnected port vss
INFO: [Synth 8-3886] merging instance 'r_dx_reg[15]' (FDE) to 'r_dx_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_dy_reg[15]' (FDE) to 'r_dy_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[7]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[6]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[5]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[4]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[3]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[2]' (FDCE) to 'r_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_q_reg[1]' (FDCE) to 'r_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'r_i_reg[2]' (FDCE) to 'r_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_i_boucle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_i_boucle_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dx_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_dy_reg[14] )
INFO: [Synth 8-3886] merging instance 'r_atan_reg[0]' (FDE) to 'r_atan_reg[1]'
INFO: [Synth 8-3886] merging instance 'r_atan_reg[1]' (FDE) to 'r_atan_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_atan_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_atan_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_atan_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_atan_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_atan_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1844.277 ; gain = 397.059 ; free physical = 20702 ; free virtual = 58985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1844.277 ; gain = 397.059 ; free physical = 20704 ; free virtual = 58987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1852.270 ; gain = 405.051 ; free physical = 20703 ; free virtual = 58986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    12|
|4     |LUT2   |    76|
|5     |LUT3   |    71|
|6     |LUT4   |    26|
|7     |LUT5   |    55|
|8     |LUT6   |    39|
|9     |FDCE   |    26|
|10    |FDPE   |    10|
|11    |FDRE   |    91|
|12    |LDC    |    10|
|13    |IBUF   |    29|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   492|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20703 ; free virtual = 58987
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.273 ; gain = 405.055 ; free physical = 20705 ; free virtual = 58988
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.277 ; gain = 405.055 ; free physical = 20716 ; free virtual = 58999
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.289 ; gain = 0.000 ; free physical = 20613 ; free virtual = 58896
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1971.289 ; gain = 532.066 ; free physical = 20669 ; free virtual = 58952
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1971.289 ; gain = 0.000 ; free physical = 20669 ; free virtual = 58952
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/users/enseig/sekouri/Documents/tempCordic/tempCORDIC/tempCORDIC.runs/synth_1/cordic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cordic_utilization_synth.rpt -pb cordic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 18:02:31 2019...
