INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.gen/sources_1/ip/instrcution/sim/instrcution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3380] identifier 'cur_pc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:43]
WARNING: [VRFC 10-3380] identifier 'mmio0' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:44]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:45]
WARNING: [VRFC 10-3380] identifier 'ALUSrc' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:46]
WARNING: [VRFC 10-3380] identifier 'RegReadData1' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:47]
WARNING: [VRFC 10-3380] identifier 'RegReadData2' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:48]
WARNING: [VRFC 10-3380] identifier 'IR' is used before its declaration [D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sources_1/new/cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/desktop/COD_Labs/Lab4/Lab4_cpu/Lab4_cpu.srcs/sim_1/new/cpu_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_m
