
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104759                       # Number of seconds simulated
sim_ticks                                104758968516                       # Number of ticks simulated
final_tick                               634396685826                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148721                       # Simulator instruction rate (inst/s)
host_op_rate                                   188051                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7055918                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900728                       # Number of bytes of host memory used
host_seconds                                 14846.97                       # Real time elapsed on the host
sim_insts                                  2208061957                       # Number of instructions simulated
sim_ops                                    2791991285                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3125120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1115776                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4243968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1205760                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1205760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8717                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33156                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9420                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9420                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29831527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10650888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                40511739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11509850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11509850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11509850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29831527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10650888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52021589                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               251220549                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21416987                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17438980                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919011                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8837918                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8138935                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236208                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86899                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193728396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120555153                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21416987                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10375143                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25478350                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5745538                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8930617                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852778                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918187                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231932672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206454322     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726040      1.18%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140251      0.92%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311177      1.00%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953759      0.84%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106341      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758332      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930611      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12551839      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231932672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085252                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.479878                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191388128                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11309818                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25337158                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108795                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3788769                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651630                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6540                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145486932                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51776                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3788769                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191644982                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7627086                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2525366                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25189942                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1156515                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145271383                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1587                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        421999                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        41877                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203275090                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677040195                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677040195                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34824384                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33609                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17529                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3610738                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7849168                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295705                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144758152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33604                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137450952                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82169                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20251259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41341474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231932672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173881360     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24496838     10.56%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12391606      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7988485      3.44%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570597      2.83%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583396      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189058      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778925      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52407      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231932672                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961766     75.40%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144834     11.36%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168904     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113959583     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016976      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13654148      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804165      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137450952                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547133                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275504                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009280                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508192249                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165043713                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133634492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138726456                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153793                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831541                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          702                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139602                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          567                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3788769                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6861498                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       286323                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144791756                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983141                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7849168                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17524                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          702                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1067275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215973                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134864011                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13522443                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586941                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21325896                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19247514                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803453                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.536835                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133636491                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133634492                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79412236                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213730317                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.531941                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371553                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22335797                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943128                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228143903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536794                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178350058     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23334510     10.23%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10835027      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4821539      2.11%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656017      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545920      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533637      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095868      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971327      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228143903                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971327                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369974736                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293393125                       # The number of ROB writes
system.switch_cpus0.timesIdled                2868108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19287877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.512205                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.512205                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.398057                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.398057                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609790092                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184135061                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138197748                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               251220549                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22589271                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18314579                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2081755                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9250936                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8555826                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2452129                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98169                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    195722877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125937198                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22589271                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11007955                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27726794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6351450                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4309649                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12095979                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2079765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232002195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.666917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.026960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204275401     88.05%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1931764      0.83%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3507622      1.51%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3248697      1.40%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2062448      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1694233      0.73%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          970722      0.42%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1002586      0.43%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13308722      5.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232002195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089918                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.501301                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193722827                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6327552                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27660272                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48887                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4242652                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3920971                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     154625219                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4242652                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194218334                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1284954                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3899182                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27183655                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1173413                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154493711                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        201216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       502173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    219110108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    719656808                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    719656808                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180326419                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38783680                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17754                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4313933                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14599660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7544315                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85393                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1671648                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153487800                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144910176                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       122183                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23196477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48885020                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232002195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.624607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169522256     73.07%     73.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26444687     11.40%     84.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14220339      6.13%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7213613      3.11%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8597909      3.71%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2787444      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2605923      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       460614      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       149410      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232002195                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         436899     59.49%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152686     20.79%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144816     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121863960     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2077647      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17756      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13430774      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7520039      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144910176                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.576825                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             734401                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    522679131                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    176720009                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141778904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145644577                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280424                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2844191                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97310                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4242652                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         869702                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120046                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153523308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14599660                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7544315                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17754                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        103736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1160884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2271259                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142823293                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12958048                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2086883                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20477920                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20161926                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7519872                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.568518                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141778940                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141778904                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81813463                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227933856                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.564360                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358935                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105021753                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129312408                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24211214                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2108163                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227759543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367487                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173303850     76.09%     76.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25068449     11.01%     87.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13002420      5.71%     92.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4176857      1.83%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5742147      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1924615      0.85%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1113977      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       984801      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2442427      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227759543                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105021753                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129312408                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19202474                       # Number of memory references committed
system.switch_cpus1.commit.loads             11755469                       # Number of loads committed
system.switch_cpus1.commit.membars              17754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18664919                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116500436                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2667027                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2442427                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378840738                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          311289929                       # The number of ROB writes
system.switch_cpus1.timesIdled                3036670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19218354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105021753                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129312408                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105021753                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.392081                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.392081                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418046                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418046                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       642362024                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      198405230                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142658707                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35508                       # number of misc regfile writes
system.l20.replacements                         24425                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          553525                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28521                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.407629                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            0.821956                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.271435                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3124.187020                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           969.719589                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000310                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.762741                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236748                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        73089                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  73089                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15588                       # number of Writeback hits
system.l20.Writeback_hits::total                15588                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        73089                       # number of demand (read+write) hits
system.l20.demand_hits::total                   73089                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        73089                       # number of overall hits
system.l20.overall_hits::total                  73089                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24425                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24415                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24425                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24415                       # number of overall misses
system.l20.overall_misses::total                24425                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1893130                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5058382152                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5060275282                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1893130                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5058382152                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5060275282                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1893130                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5058382152                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5060275282                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97504                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97514                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15588                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15588                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97504                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97514                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97504                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97514                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.250400                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250477                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250400                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250477                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250400                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250477                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       189313                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207183.377104                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207176.060676                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       189313                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207183.377104                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207176.060676                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       189313                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207183.377104                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207176.060676                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4733                       # number of writebacks
system.l20.writebacks::total                     4733                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24415                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24425                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24415                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24425                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24415                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24425                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293269                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3594668831                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3595962100                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293269                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3594668831                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3595962100                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293269                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3594668831                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3595962100                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250400                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250477                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250400                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250477                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250400                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250477                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129326.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147231.981610                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147224.650972                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 129326.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147231.981610                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147224.650972                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 129326.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147231.981610                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147224.650972                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8732                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          291977                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12828                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.760914                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           74.530922                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.954838                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2525.935239                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1491.579001                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018196                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000966                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.616683                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.364155                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32255                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32255                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10197                       # number of Writeback hits
system.l21.Writeback_hits::total                10197                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32255                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32255                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32255                       # number of overall hits
system.l21.overall_hits::total                  32255                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8717                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8731                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8717                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8731                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8717                       # number of overall misses
system.l21.overall_misses::total                 8731                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2594512                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1789858743                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1792453255                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2594512                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1789858743                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1792453255                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2594512                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1789858743                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1792453255                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40972                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40986                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10197                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10197                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40972                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40986                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40972                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40986                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212755                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212755                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213024                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212755                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213024                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 185322.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 205329.671102                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 205297.589623                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 185322.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 205329.671102                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 205297.589623                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 185322.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 205329.671102                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 205297.589623                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4687                       # number of writebacks
system.l21.writebacks::total                     4687                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8717                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8731                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8717                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8731                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8717                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8731                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1749904                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1265444730                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1267194634                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1749904                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1265444730                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1267194634                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1749904                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1265444730                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1267194634                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212755                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213024                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212755                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213024                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212755                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213024                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124993.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145169.752208                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 145137.399382                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124993.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 145169.752208                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 145137.399382                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124993.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 145169.752208                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 145137.399382                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.767803                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011860417                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849836.228519                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.767803                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852767                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852767                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852767                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852767                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852767                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852767                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2169459                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2169459                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2169459                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2169459                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2169459                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2169459                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852778                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 197223.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 197223.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 197223.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 197223.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 197223.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 197223.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1976130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1976130                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1976130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1976130                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1976130                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1976130                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       197613                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       197613                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       197613                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       197613                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       197613                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       197613                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97504                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999660                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97760                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1953.760843                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.590434                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.409566                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916369                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083631                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414741                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17114                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091973                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091973                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091973                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091973                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       401633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       401633                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401713                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401713                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401713                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401713                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  43343076354                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  43343076354                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8355481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8355481                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  43351431835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43351431835                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  43351431835                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43351431835                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10816374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10816374                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18493686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18493686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18493686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18493686                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037132                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037132                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021722                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021722                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021722                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021722                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107917.119246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107917.119246                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 104443.512500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104443.512500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107916.427487                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107916.427487                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107916.427487                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107916.427487                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15588                       # number of writebacks
system.cpu0.dcache.writebacks::total            15588                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304129                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304129                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304209                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304209                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97504                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97504                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97504                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97504                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97504                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10093259175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10093259175                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10093259175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10093259175                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10093259175                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10093259175                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005272                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005272                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005272                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005272                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 103516.360098                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103516.360098                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 103516.360098                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103516.360098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 103516.360098                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103516.360098                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996856                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015143816                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192535.239741                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996856                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12095964                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12095964                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12095964                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12095964                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12095964                       # number of overall hits
system.cpu1.icache.overall_hits::total       12095964                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3011816                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3011816                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3011816                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3011816                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3011816                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3011816                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12095979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12095979                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12095979                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12095979                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12095979                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12095979                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 200787.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 200787.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 200787.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 200787.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 200787.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 200787.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2710712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2710712                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2710712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2710712                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2710712                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2710712                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193622.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 193622.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 193622.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 193622.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 193622.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 193622.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40972                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169374274                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41228                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4108.234064                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.015426                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.984574                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910217                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089783                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9737499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9737499                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7413277                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7413277                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17150776                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17150776                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17150776                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17150776                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       123307                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       123307                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       123307                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        123307                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       123307                       # number of overall misses
system.cpu1.dcache.overall_misses::total       123307                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14485143126                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14485143126                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14485143126                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14485143126                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14485143126                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14485143126                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9860806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9860806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7413277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7413277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17274083                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17274083                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17274083                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17274083                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 117472.188327                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 117472.188327                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 117472.188327                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 117472.188327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 117472.188327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 117472.188327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10197                       # number of writebacks
system.cpu1.dcache.writebacks::total            10197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82335                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82335                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82335                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40972                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40972                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40972                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40972                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40972                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3961010581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3961010581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3961010581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3961010581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3961010581                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3961010581                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004155                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96676.036830                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96676.036830                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 96676.036830                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96676.036830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 96676.036830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96676.036830                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
