/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_16z & celloutsig_1_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_13z | celloutsig_0_5z[18]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z | celloutsig_1_6z);
  assign celloutsig_0_19z = celloutsig_0_13z | ~(celloutsig_0_7z);
  assign celloutsig_0_3z = in_data[67:64] == celloutsig_0_0z[13:10];
  assign celloutsig_0_7z = in_data[88:85] == { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_5z[15:13] == in_data[41:39];
  assign celloutsig_1_2z = in_data[157:149] == { in_data[113:106], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[152:148], celloutsig_1_0z } == { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z } == { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z[10:8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } === in_data[43:37];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } <= in_data[104:102];
  assign celloutsig_1_12z = { in_data[104:100], celloutsig_1_3z, celloutsig_1_9z } || { in_data[180:170], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_1_16z = in_data[167] & ~(celloutsig_1_0z);
  assign celloutsig_1_19z = in_data[177:168] != { celloutsig_1_9z[2:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_16z };
  assign celloutsig_0_4z = { in_data[50:47], celloutsig_0_2z } != { in_data[63:61], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[13:10] != in_data[3:0];
  assign celloutsig_1_1z = in_data[137:105] != in_data[135:103];
  assign celloutsig_0_5z = ~ { in_data[48:31], celloutsig_0_4z };
  assign celloutsig_1_6z = & { celloutsig_1_4z, in_data[130:128] };
  assign celloutsig_1_0z = in_data[105] & in_data[113];
  assign celloutsig_1_10z = ~^ { in_data[171:142], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = { in_data[131:127], celloutsig_1_3z, celloutsig_1_6z } - in_data[173:167];
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_2z);
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 17'h00000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[64:48];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
