Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:27:37 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/reg_file/post_route_timing.rpt
| Design       : reg_file
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
regfile1_replace/ram_reg_0_7_0_0/SP/CLK
                               regfile1_replace/out_reg[0]/D  9.019         
regfile1_replace/ram_reg_0_7_13_13/SP/CLK
                               regfile1_replace/out_reg[13]/D 9.019         
regfile1_replace/ram_reg_0_7_17_17/SP/CLK
                               regfile1_replace/out_reg[17]/D 9.019         
regfile1_replace/ram_reg_0_7_20_20/SP/CLK
                               regfile1_replace/out_reg[20]/D 9.019         
regfile1_replace/ram_reg_0_7_24_24/SP/CLK
                               regfile1_replace/out_reg[24]/D 9.019         
regfile1_replace/ram_reg_0_7_28_28/SP/CLK
                               regfile1_replace/out_reg[28]/D 9.019         
regfile1_replace/ram_reg_0_7_31_31/SP/CLK
                               regfile1_replace/out_reg[31]/D 9.019         
regfile1_replace/ram_reg_0_7_6_6/SP/CLK
                               regfile1_replace/out_reg[6]/D  9.019         
regfile1_replace/ram_reg_0_7_11_11/SP/CLK
                               regfile1_replace/out_reg[11]/D 9.027         
regfile1_replace/ram_reg_0_7_15_15/SP/CLK
                               regfile1_replace/out_reg[15]/D 9.027         
regfile1_replace/ram_reg_0_7_19_19/SP/CLK
                               regfile1_replace/out_reg[19]/D 9.027         
regfile1_replace/ram_reg_0_7_22_22/SP/CLK
                               regfile1_replace/out_reg[22]/D 9.027         
regfile1_replace/ram_reg_0_7_26_26/SP/CLK
                               regfile1_replace/out_reg[26]/D 9.027         
regfile1_replace/ram_reg_0_7_2_2/SP/CLK
                               regfile1_replace/out_reg[2]/D  9.027         
regfile1_replace/ram_reg_0_7_4_4/SP/CLK
                               regfile1_replace/out_reg[4]/D  9.027         
regfile1_replace/ram_reg_0_7_8_8/SP/CLK
                               regfile1_replace/out_reg[8]/D  9.027         
regfile1_replace/ram_reg_0_7_12_12/SP/CLK
                               regfile1_replace/out_reg[12]/D 9.028         
regfile1_replace/ram_reg_0_7_16_16/SP/CLK
                               regfile1_replace/out_reg[16]/D 9.028         
regfile1_replace/ram_reg_0_7_1_1/SP/CLK
                               regfile1_replace/out_reg[1]/D  9.028         
regfile1_replace/ram_reg_0_7_23_23/SP/CLK
                               regfile1_replace/out_reg[23]/D 9.028         
regfile1_replace/ram_reg_0_7_27_27/SP/CLK
                               regfile1_replace/out_reg[27]/D 9.028         
regfile1_replace/ram_reg_0_7_30_30/SP/CLK
                               regfile1_replace/out_reg[30]/D 9.028         
regfile1_replace/ram_reg_0_7_5_5/SP/CLK
                               regfile1_replace/out_reg[5]/D  9.028         
regfile1_replace/ram_reg_0_7_9_9/SP/CLK
                               regfile1_replace/out_reg[9]/D  9.028         
regfile1_replace/ram_reg_0_7_10_10/SP/CLK
                               regfile1_replace/out_reg[10]/D 9.029         
regfile1_replace/ram_reg_0_7_14_14/SP/CLK
                               regfile1_replace/out_reg[14]/D 9.029         
regfile1_replace/ram_reg_0_7_18_18/SP/CLK
                               regfile1_replace/out_reg[18]/D 9.029         
regfile1_replace/ram_reg_0_7_21_21/SP/CLK
                               regfile1_replace/out_reg[21]/D 9.029         
regfile1_replace/ram_reg_0_7_25_25/SP/CLK
                               regfile1_replace/out_reg[25]/D 9.029         
regfile1_replace/ram_reg_0_7_29_29/SP/CLK
                               regfile1_replace/out_reg[29]/D 9.029         
regfile1_replace/ram_reg_0_7_3_3/SP/CLK
                               regfile1_replace/out_reg[3]/D  9.029         
regfile1_replace/ram_reg_0_7_7_7/SP/CLK
                               regfile1_replace/out_reg[7]/D  9.029         



