

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_235_1'
================================================================
* Date:           Sat Apr 12 12:18:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.878 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_1  |       13|       13|         5|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.84>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_41 = alloca i32 1" [../layer.h:235->../accelerator.h:152]   --->   Operation 8 'alloca' 'i_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 0, i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 9 'store' 'store_ln235' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_237_2.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.86ns)   --->   "%icmp_ln235 = icmp_eq  i4 %i, i4 10" [../layer.h:235->../accelerator.h:152]   --->   Operation 12 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%add_ln235 = add i4 %i, i4 1" [../layer.h:235->../accelerator.h:152]   --->   Operation 13 'add' 'add_ln235' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %VITIS_LOOP_237_2.i.split, void %_Z16updateWeightBiasILi4ELi10EEvRSt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERS0_IS4_XT0_EERKS0_IS0_IS4_Lm1EEXT_EERKS0_ISA_XT0_EES4_.exit.exitStub" [../layer.h:235->../accelerator.h:152]   --->   Operation 14 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %i" [../layer.h:235->../accelerator.h:152]   --->   Operation 15 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%update_temp_mat_78_addr = getelementptr i25 %update_temp_mat_78, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 16 'getelementptr' 'update_temp_mat_78_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.79ns)   --->   "%update_temp_mat_78_load = load i4 %update_temp_mat_78_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 17 'load' 'update_temp_mat_78_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_l3_0_addr = getelementptr i25 %weights_l3_0, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 18 'getelementptr' 'weights_l3_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%update_temp_mat_79_addr = getelementptr i25 %update_temp_mat_79, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 19 'getelementptr' 'update_temp_mat_79_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_l3_1_addr = getelementptr i25 %weights_l3_1, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 20 'getelementptr' 'weights_l3_1_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%update_temp_mat_80_addr = getelementptr i25 %update_temp_mat_80, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 21 'getelementptr' 'update_temp_mat_80_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_l3_2_addr = getelementptr i25 %weights_l3_2, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 22 'getelementptr' 'weights_l3_2_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%update_temp_mat_81_addr = getelementptr i25 %update_temp_mat_81, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 23 'getelementptr' 'update_temp_mat_81_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.79ns)   --->   "%update_temp_mat_79_load = load i4 %update_temp_mat_79_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 24 'load' 'update_temp_mat_79_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 25 [2/2] (0.79ns)   --->   "%update_temp_mat_80_load = load i4 %update_temp_mat_80_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 25 'load' 'update_temp_mat_80_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 26 [2/2] (0.79ns)   --->   "%update_temp_mat_81_load = load i4 %update_temp_mat_81_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 26 'load' 'update_temp_mat_81_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_l3_3_addr = getelementptr i25 %weights_l3_3, i64 0, i64 %zext_ln235" [../layer.h:241->../accelerator.h:152]   --->   Operation 27 'getelementptr' 'weights_l3_3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:152]   --->   Operation 28 'getelementptr' 'final_error_0_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%final_error_0_load = load i4 %final_error_0_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 29 'load' 'final_error_0_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%biases_l3_addr = getelementptr i25 %biases_l3, i64 0, i64 %zext_ln235" [../layer.h:248->../accelerator.h:152]   --->   Operation 30 'getelementptr' 'biases_l3_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln235 = store i4 %add_ln235, i4 %i_41" [../layer.h:235->../accelerator.h:152]   --->   Operation 31 'store' 'store_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 32 [1/2] (0.79ns)   --->   "%update_temp_mat_78_load = load i4 %update_temp_mat_78_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 32 'load' 'update_temp_mat_78_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i25 %update_temp_mat_78_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 33 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 34 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/2] (0.79ns)   --->   "%update_temp_mat_79_load = load i4 %update_temp_mat_79_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 35 'load' 'update_temp_mat_79_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln241_17 = sext i25 %update_temp_mat_79_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 36 'sext' 'sext_ln241_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 37 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/2] (0.79ns)   --->   "%update_temp_mat_80_load = load i4 %update_temp_mat_80_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 38 'load' 'update_temp_mat_80_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln241_19 = sext i25 %update_temp_mat_80_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 39 'sext' 'sext_ln241_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 40 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/2] (0.79ns)   --->   "%update_temp_mat_81_load = load i4 %update_temp_mat_81_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 41 'load' 'update_temp_mat_81_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln241_21 = sext i25 %update_temp_mat_81_load" [../layer.h:241->../accelerator.h:152]   --->   Operation 42 'sext' 'sext_ln241_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 43 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%final_error_0_load = load i4 %final_error_0_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 44 'load' 'final_error_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i25 %final_error_0_load" [../layer.h:248->../accelerator.h:152]   --->   Operation 45 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [3/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 46 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 47 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 47 'mul' 'mul_ln241' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [2/2] (0.79ns)   --->   "%weights_l3_0_load = load i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 48 'load' 'weights_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 49 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 49 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 50 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [2/3] (1.08ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 51 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [2/2] (0.79ns)   --->   "%weights_l3_1_load = load i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 52 'load' 'weights_l3_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 53 [2/2] (0.79ns)   --->   "%weights_l3_2_load = load i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 53 'load' 'weights_l3_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 54 [2/2] (0.79ns)   --->   "%weights_l3_3_load = load i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 54 'load' 'weights_l3_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 55 [2/3] (1.08ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 55 'mul' 'mul_ln248' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [2/2] (0.79ns)   --->   "%biases_l3_load = load i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 56 'load' 'biases_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 1.62>
ST_4 : Operation 57 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%mul_ln241 = mul i34 %sext_ln241, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 57 'mul' 'mul_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/2] (0.79ns)   --->   "%weights_l3_0_load = load i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 58 'load' 'weights_l3_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_0_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 59 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241)   --->   "%sext_ln241_16 = sext i34 %mul_ln241" [../layer.h:241->../accelerator.h:152]   --->   Operation 60 'sext' 'sext_ln241_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:152]   --->   Operation 61 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%mul_ln241_8 = mul i34 %sext_ln241_17, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 62 'mul' 'mul_ln241_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_8)   --->   "%sext_ln241_18 = sext i34 %mul_ln241_8" [../layer.h:241->../accelerator.h:152]   --->   Operation 63 'sext' 'sext_ln241_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%mul_ln241_9 = mul i34 %sext_ln241_19, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 64 'mul' 'mul_ln241_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_9)   --->   "%sext_ln241_20 = sext i34 %mul_ln241_9" [../layer.h:241->../accelerator.h:152]   --->   Operation 65 'sext' 'sext_ln241_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/3] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%mul_ln241_10 = mul i34 %sext_ln241_21, i34 131" [../layer.h:241->../accelerator.h:152]   --->   Operation 66 'mul' 'mul_ln241_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node sub_ln241_10)   --->   "%sext_ln241_22 = sext i34 %mul_ln241_10" [../layer.h:241->../accelerator.h:152]   --->   Operation 67 'sext' 'sext_ln241_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.79ns)   --->   "%weights_l3_1_load = load i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 68 'load' 'weights_l3_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln241_8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_1_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 69 'bitconcatenate' 'shl_ln241_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:152]   --->   Operation 70 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/2] (0.79ns)   --->   "%weights_l3_2_load = load i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 71 'load' 'weights_l3_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln241_9 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_2_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 72 'bitconcatenate' 'shl_ln241_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:152]   --->   Operation 73 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/2] (0.79ns)   --->   "%weights_l3_3_load = load i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 74 'load' 'weights_l3_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln241_s = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %weights_l3_3_load, i17 0" [../layer.h:241->../accelerator.h:152]   --->   Operation 75 'bitconcatenate' 'shl_ln241_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:152]   --->   Operation 76 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%mul_ln248 = mul i34 %sext_ln248, i34 131" [../layer.h:248->../accelerator.h:152]   --->   Operation 77 'mul' 'mul_ln248' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/2] (0.79ns)   --->   "%biases_l3_load = load i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 78 'load' 'biases_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %biases_l3_load, i17 0" [../layer.h:248->../accelerator.h:152]   --->   Operation 79 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node sub_ln248)   --->   "%sext_ln248_2 = sext i34 %mul_ln248" [../layer.h:248->../accelerator.h:152]   --->   Operation 80 'sext' 'sext_ln248_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:152]   --->   Operation 81 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 101 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 1.62>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln235 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:235->../accelerator.h:152]   --->   Operation 82 'specpipeline' 'specpipeline_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln235 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:235->../accelerator.h:152]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [../layer.h:235->../accelerator.h:152]   --->   Operation 84 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241 = sub i42 %shl_ln7, i42 %sext_ln241_16" [../layer.h:241->../accelerator.h:152]   --->   Operation 85 'sub' 'sub_ln241' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_8 = sub i42 %shl_ln241_8, i42 %sext_ln241_18" [../layer.h:241->../accelerator.h:152]   --->   Operation 87 'sub' 'sub_ln241_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln241_8 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_8, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 88 'partselect' 'trunc_ln241_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_9 = sub i42 %shl_ln241_9, i42 %sext_ln241_20" [../layer.h:241->../accelerator.h:152]   --->   Operation 89 'sub' 'sub_ln241_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln241_9 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_9, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 90 'partselect' 'trunc_ln241_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln241_10 = sub i42 %shl_ln241_s, i42 %sext_ln241_22" [../layer.h:241->../accelerator.h:152]   --->   Operation 91 'sub' 'sub_ln241_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln241_s = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln241_10, i32 17, i32 41" [../layer.h:241->../accelerator.h:152]   --->   Operation 92 'partselect' 'trunc_ln241_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln, i4 %weights_l3_0_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 93 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_8, i4 %weights_l3_1_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 94 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 95 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_9, i4 %weights_l3_2_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 95 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln241 = store i25 %trunc_ln241_s, i4 %weights_l3_3_addr" [../layer.h:241->../accelerator.h:152]   --->   Operation 96 'store' 'store_ln241' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 97 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln248 = sub i42 %shl_ln8, i42 %sext_ln248_2" [../layer.h:248->../accelerator.h:152]   --->   Operation 97 'sub' 'sub_ln248' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %sub_ln248, i32 17, i32 41" [../layer.h:248->../accelerator.h:152]   --->   Operation 98 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.79ns)   --->   "%store_ln248 = store i25 %trunc_ln1, i4 %biases_l3_addr" [../layer.h:248->../accelerator.h:152]   --->   Operation 99 'store' 'store_ln248' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln235 = br void %VITIS_LOOP_237_2.i" [../layer.h:235->../accelerator.h:152]   --->   Operation 100 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.846ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln235', ../layer.h:235->../accelerator.h:152) of constant 0 on local variable 'i', ../layer.h:235->../accelerator.h:152 [12]  (0.489 ns)
	'load' operation 4 bit ('i', ../layer.h:235->../accelerator.h:152) on local variable 'i', ../layer.h:235->../accelerator.h:152 [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln235', ../layer.h:235->../accelerator.h:152) [16]  (0.868 ns)
	'store' operation 0 bit ('store_ln235', ../layer.h:235->../accelerator.h:152) of variable 'add_ln235', ../layer.h:235->../accelerator.h:152 on local variable 'i', ../layer.h:235->../accelerator.h:152 [79]  (0.489 ns)

 <State 2>: 1.878ns
The critical path consists of the following:
	'load' operation 25 bit ('update_temp_mat_78_load', ../layer.h:241->../accelerator.h:152) on array 'update_temp_mat_78' [25]  (0.790 ns)
	'mul' operation 34 bit of DSP[32] ('mul_ln241', ../layer.h:241->../accelerator.h:152) [27]  (1.088 ns)

 <State 3>: 1.088ns
The critical path consists of the following:
	'mul' operation 34 bit of DSP[32] ('mul_ln241', ../layer.h:241->../accelerator.h:152) [27]  (1.088 ns)

 <State 4>: 1.621ns
The critical path consists of the following:
	'load' operation 25 bit ('weights_l3_0_load', ../layer.h:241->../accelerator.h:152) on array 'weights_l3_0' [29]  (0.790 ns)
	'sub' operation 42 bit of DSP[32] ('sub_ln241', ../layer.h:241->../accelerator.h:152) [32]  (0.831 ns)

 <State 5>: 1.621ns
The critical path consists of the following:
	'sub' operation 42 bit of DSP[32] ('sub_ln241', ../layer.h:241->../accelerator.h:152) [32]  (0.831 ns)
	'store' operation 0 bit ('store_ln241', ../layer.h:241->../accelerator.h:152) of variable 'trunc_ln', ../layer.h:241->../accelerator.h:152 on array 'weights_l3_0' [64]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
