[
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T14:35:41.717817+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T14:32:05+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>This adds support for buildind desktop linux applications for riscv64 on the flutter tool, as well as basic riscv64 support for the tool.</p> <p><a href=\"https://github.com/flutter/flutter/pull/178711\">https://github.com/flutter/flutter/pull/178711</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pewkk3/flutter_currently_ported_to_riscv_64_linux/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pewkk3/flutter_currently_ported_to_riscv_64_linux/\">[comments]</a></span>",
        "id": 4246806,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pewkk3/flutter_currently_ported_to_riscv_64_linux",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Flutter currently ported to RISC-V 64 Linux",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T14:35:41.502496+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T13:33:35+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>By Eudora Zhu: &quot;Global Collaboration Is Essential To Secure RISC-V\u2019s Position At The Heart Of AI Compute, Says Eudora Zhu</p> <p>I have just returned from the 2025 RISC-V Industry Development Conference held across Zhuhai and Macau. Hosted by RVEI, this conference represents one of the year\u2019s key events for those of us working to advance the RISC-V ecosystem in China. The event successfully brought together nearly a thousand attendees, including experts, scholars, academicians, industry leaders, and representatives from all over the world.</p> <p>Under the theme <em>\u201cStandard Co-Building and Ecosystem Collaboration,\u201d</em> the conference showcased the latest technological progress, industrial applications, and global cooperation trends in the RISC-V ecosystem.</p> <p>Across the two main forums and the eight technical sub-forums, a series of industry-ready and product releases underscored the accelerating maturation and large-scale adoption of RISC",
        "id": 4246805,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pev69q/riscvorgblog_notes_from_the_2025_riscv_industry",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "riscv.org/blog: Notes From the 2025 RISC-V Industry Development Conference",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T14:35:42.111113+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T13:27:52+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>On DEC 11 5:00pm:</p> <p>&quot;Join Dr Li Chen and Christopher Elash, from the University of Saskatchewan, to explore how their STARRLab team is taking RISC-V from the lab to orbit, with a fully taped-out, space-ready ASIC based on OpenHW Foundation\u2019s CORE-V-MCU.<br/> You\u2019ll learn how USask implemented transistor-level hardening techniques, built a custom devkit, and are preparing StarRISC for launch \u2013 paving the way for future industry ready, rad-hard chips.&quot;</p> <p><a href=\"https://www.crowdcast.io/c/starrisc1112\">https://www.crowdcast.io/c/starrisc1112</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pev1k6/eclipse_foundation_starrisc_radhard_riscv_for/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pev1k6/eclipse_foundation_starrisc_radhard_riscv_for/\">[comments]</a></span>",
        "id": 4246807,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pev1k6/eclipse_foundation_starrisc_radhard_riscv_for",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Eclipse Foundation: StarRISC: Rad-hard RISC-V for outer space!",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Jack1101111",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T06:03:09.268767+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T05:13:00+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pemmqu/linux_618_lts_release_main_changes_arm_riscv_and/\"> <img src=\"https://external-preview.redd.it/W2c-IyuwKwZbiB9pow_FofoY_cM5e6kL5hAtax7TjXk.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=a737ff33f6496aca723bbdd1e2744d251fbb633e\" alt=\"Linux 6.18 LTS release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software\" title=\"Linux 6.18 LTS release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Jack1101111\"> /u/Jack1101111 </a> <br/> <span><a href=\"https://www.cnx-software.com/2025/12/01/linux-6-18-release-main-changes-arm-risc-v-and-mips-architectures/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pemmqu/linux_618_lts_release_main_changes_arm_riscv_and/\">[comments]</a></span> </td></tr></table>",
        "id": 4243703,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pemmqu/linux_618_lts_release_main_changes_arm_riscv_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/W2c-IyuwKwZbiB9pow_FofoY_cM5e6kL5hAtax7TjXk.jpeg?width=640&crop=smart&auto=webp&s=a737ff33f6496aca723bbdd1e2744d251fbb633e",
        "title": "Linux 6.18 LTS release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/NooneAtAll3",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T05:01:56.209476+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T04:28:01+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;ve been trying various online disassemblers available, and stumbled onto 3 different answers from 3 different sources</p> <p>What does <code>20 21</code> decode to?</p> <p><a href=\"https://luplab.gitlab.io/rvcodecjs/#q=2021&amp;abi=false&amp;isa=AUTO\">rvcodec.js</a> claims it is <code>c.jal 8</code><br/> <a href=\"https://www.aboutrv.com/tools/disassembler?code=MjAgMjE%3D\">aboutrv</a> answered with <code>20 21 \u2192 c.addiw zero, 8</code><br/> <a href=\"https://ret.futo.org/riscv/?codeb64=Yy5mbGQgZnMwLCAweDQwKGEwKQo%3D&amp;baseParseOption=16&amp;baseOutputOption=0&amp;bits=64&amp;endian=8192&amp;currentBaseOffset=0&amp;riscvc=true&amp;splitBytesByInstruction=true&amp;splitBytesByFour=true&amp;currentSyntax=0\">ret</a> replied with <code>c.fld fs0, 0x40(a0)</code></p> <hr/> <p>Since it&#39;s quite possible that there&#39;s some confusion regarding endianess, here are results for <code>21 20</code>:<br/> <a href=\"https://luplab.gitlab.io/rvcodecjs/#q=212",
        "id": 4243457,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pelrqj/what_instruction_does_0x2021_disassemble_to_3",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "What instruction does 0x2021 disassemble to? (3 different answers from 3 disassemblers)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/YesterdayOk94",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-05T03:57:45.400723+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-05T03:04:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://tristanxr.com/post/dc-roma-ii-nix/\">https://tristanxr.com/post/dc-roma-ii-nix/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/YesterdayOk94\"> /u/YesterdayOk94 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pek3bp/tristan_made_good_progress_on_running_nixos_on/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pek3bp/tristan_made_good_progress_on_running_nixos_on/\">[comments]</a></span>",
        "id": 4243247,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pek3bp/tristan_made_good_progress_on_running_nixos_on",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Tristan made good progress on running NixOS on RISC-V",
        "vote": 0
    }
]