#This file should contain the functions to simulate and provide the execution traces of the chosen design
#maybe we can use verilator to generate the traces from the verilog design files