###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:31 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_write                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 0.556
  Arrival Time                  0.590
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_write v |         | 0.120 |       |   0.000 |   -0.034 | 
     | SDController/U305          | A v -> Y ^ | INVX2   | 0.205 | 0.182 |   0.182 |    0.148 | 
     | SDController/U329          | B ^ -> Y v | OAI21X1 | 0.139 | 0.130 |   0.311 |    0.277 | 
     | SDController/U345          | A v -> Y ^ | OAI21X1 | 0.226 | 0.197 |   0.508 |    0.474 | 
     | SDController/U346          | B ^ -> Y v | NAND2X1 | 0.100 | 0.082 |   0.590 |    0.556 | 
     | SDController/\state_reg[3] | D v        | DFFSR   | 0.100 | 0.000 |   0.590 |    0.556 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.068 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.228 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    0.478 | 
     | SDController/\state_reg[3] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    0.513 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_write                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.555
  Arrival Time                  0.704
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_write ^ |         | 0.120 |       |   0.000 |   -0.148 | 
     | SDController/U365          | A ^ -> Y v | OAI21X1 | 0.131 | 0.144 |   0.144 |   -0.004 | 
     | SDController/U366          | B v -> Y v | OR2X1   | 0.175 | 0.254 |   0.398 |    0.250 | 
     | SDController/U369          | A v -> Y ^ | OAI21X1 | 0.270 | 0.232 |   0.630 |    0.482 | 
     | SDController/U375          | A ^ -> Y v | NAND2X1 | 0.102 | 0.073 |   0.703 |    0.555 | 
     | SDController/\state_reg[4] | D v        | DFFSR   | 0.102 | 0.001 |   0.704 |    0.555 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.182 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.342 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    0.592 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    0.626 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin SDController/\state_reg[1] /CLK 
Endpoint:   SDController/\state_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: rx_FIFO_empty                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.486
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.559
  Arrival Time                  0.708
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                 |         |       |       |  Time   |   Time   | 
     |-------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                     | rx_FIFO_empty v |         | 0.120 |       |   0.000 |   -0.149 | 
     | SDController/FE_PHC12_rx_FIFO_empty | A v -> Y v      | BUFX2   | 0.083 | 0.194 |   0.194 |    0.045 | 
     | SDController/U355                   | A v -> Y ^      | AOI22X1 | 0.201 | 0.191 |   0.385 |    0.236 | 
     | SDController/U356                   | C ^ -> Y v      | NAND3X1 | 0.137 | 0.111 |   0.496 |    0.347 | 
     | SDController/U361                   | A v -> Y ^      | OAI21X1 | 0.133 | 0.130 |   0.626 |    0.477 | 
     | SDController/U362                   | A ^ -> Y v      | NAND2X1 | 0.105 | 0.081 |   0.707 |    0.558 | 
     | SDController/\state_reg[1]          | D v             | DFFSR   | 0.105 | 0.001 |   0.708 |    0.559 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.182 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.343 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    0.589 | 
     | SDController/\state_reg[1] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |    0.635 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin eDetect/d_reg/CLK 
Endpoint:   eDetect/d_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: SDDI            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.555
  Arrival Time                  0.720
  Slack Time                    0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |               |            |         |       |       |  Time   |   Time   | 
     |---------------+------------+---------+-------+-------+---------+----------| 
     |               | SDDI v     |         | 0.120 |       |   0.000 |   -0.165 | 
     | FE_PHC14_SDDI | A v -> Y v | CLKBUF2 | 0.035 | 0.360 |   0.360 |    0.195 | 
     | FE_PHC15_SDDI | A v -> Y v | BUFX2   | 0.067 | 0.153 |   0.513 |    0.348 | 
     | FE_PHC13_SDDI | A v -> Y v | BUFX2   | 0.115 | 0.206 |   0.719 |    0.554 | 
     | eDetect/d_reg | D v        | DFFSR   | 0.115 | 0.001 |   0.720 |    0.555 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.080 |       |   0.033 |    0.198 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.359 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    0.605 | 
     | eDetect/d_reg | CLK ^      | DFFSR | 0.305 | 0.044 |   0.484 |    0.649 | 
     +-------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: rx_FIFO_empty                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.554
  Arrival Time                  0.873
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                 |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                            | rx_FIFO_empty ^ |         | 0.120 |       |   0.000 |   -0.318 | 
     | SDController/U315          | A ^ -> Y v      | INVX2   | 0.067 | 0.073 |   0.073 |   -0.245 | 
     | SDController/U316          | B v -> Y ^      | NAND2X1 | 0.223 | 0.190 |   0.263 |   -0.055 | 
     | SDController/U320          | B ^ -> Y v      | OAI21X1 | 0.147 | 0.131 |   0.394 |    0.076 | 
     | SDController/U321          | B v -> Y ^      | OAI21X1 | 0.157 | 0.149 |   0.542 |    0.224 | 
     | SDController/U58           | A ^ -> Y v      | INVX2   | 0.102 | 0.102 |   0.645 |    0.326 | 
     | SDController/U322          | B v -> Y ^      | NOR2X1  | 0.145 | 0.126 |   0.771 |    0.452 | 
     | SDController/U323          | C ^ -> Y v      | AOI22X1 | 0.109 | 0.102 |   0.872 |    0.554 | 
     | SDController/\state_reg[0] | D v             | DFFSR   | 0.109 | 0.000 |   0.873 |    0.554 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.352 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.512 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    0.762 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |    0.797 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ShiftRegister/shift_in/\parallel_out_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDDI                                           (v) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.557
  Arrival Time                  0.943
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |            |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                             | SDDI v     |         | 0.120 |       |   0.000 |   -0.386 | 
     | FE_PHC14_SDDI                               | A v -> Y v | CLKBUF2 | 0.035 | 0.360 |   0.360 |   -0.026 | 
     | FE_PHC15_SDDI                               | A v -> Y v | BUFX2   | 0.067 | 0.153 |   0.513 |    0.127 | 
     | FE_PHC13_SDDI                               | A v -> Y v | BUFX2   | 0.115 | 0.206 |   0.719 |    0.333 | 
     | ShiftRegister/shift_in/U18                  | A v -> Y ^ | NAND2X1 | 0.127 | 0.132 |   0.851 |    0.465 | 
     | ShiftRegister/shift_in/U17                  | C ^ -> Y v | OAI21X1 | 0.105 | 0.091 |   0.942 |    0.556 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | D v        | DFFSR   | 0.105 | 0.000 |   0.943 |    0.557 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |    0.419 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.580 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    0.826 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | CLK ^      | DFFSR | 0.305 | 0.043 |   0.484 |    0.870 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.998
  Arrival Time                  1.562
  Slack Time                    0.564
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.968 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | R ^     | DFFSR | 0.946 | 0.030 |   1.562 |    0.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.597 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.758 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.005 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.484 |    1.048 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.565
  Slack Time                    0.567
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.964 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | R ^     | DFFSR | 0.947 | 0.033 |   1.565 |    0.997 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.600 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.761 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.008 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.051 | 
     +--------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.485
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.999
  Arrival Time                  1.571
  Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.959 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | R ^     | DFFSR | 0.947 | 0.039 |   1.571 |    0.999 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.606 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.766 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.013 | 
     | myFIFO/WriteCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.485 |    1.058 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.485
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.999
  Arrival Time                  1.571
  Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.959 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | R ^     | DFFSR | 0.947 | 0.039 |   1.571 |    0.999 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.606 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.766 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.013 | 
     | myFIFO/WriteCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.485 |    1.058 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[2] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.485
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.999
  Arrival Time                  1.576
  Slack Time                    0.577
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.954 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | R ^     | DFFSR | 0.947 | 0.044 |   1.576 |    0.999 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.611 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.771 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.018 | 
     | myFIFO/WriteCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.335 | 0.045 |   0.485 |    1.063 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.586
  Slack Time                    0.589
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.942 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | R ^     | DFFSR | 0.946 | 0.054 |   1.586 |    0.997 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.623 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.783 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.030 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.073 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 0.968
  Arrival Time                  1.562
  Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.937 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | R ^     | DFFSR | 0.945 | 0.030 |   1.562 |    0.968 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.628 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.788 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.035 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |    1.052 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
+ Removal                       0.510
+ Phase Shift                   0.000
= Required Time                 0.968
  Arrival Time                  1.562
  Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.937 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | R ^     | DFFSR | 0.945 | 0.031 |   1.562 |    0.968 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.628 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.788 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.035 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |    1.053 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[4] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.993
  Arrival Time                  1.588
  Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.937 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | R ^     | DFFSR | 0.946 | 0.056 |   1.588 |    0.993 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.628 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.789 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.036 | 
     | myFIFO/WriteCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.039 |   0.480 |    1.075 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.454
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 0.963
  Arrival Time                  1.558
  Slack Time                    0.595
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.937 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | R ^     | DFFSR | 0.946 | 0.026 |   1.558 |    0.963 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.628 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.789 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.035 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.299 | 0.013 |   0.454 |    1.049 | 
     +--------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[3] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.483
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.996
  Arrival Time                  1.594
  Slack Time                    0.597
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.934 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | R ^     | DFFSR | 0.945 | 0.062 |   1.594 |    0.996 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.631 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.791 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.038 | 
     | myFIFO/WriteCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.081 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Removal                       0.513
+ Phase Shift                   0.000
= Required Time                 0.997
  Arrival Time                  1.600
  Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.929 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | R ^     | DFFSR | 0.944 | 0.068 |   1.600 |    0.997 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.636 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.797 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.044 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.087 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin myTimer/bigCounter/rollover_flag_reg/CLK 
Endpoint:   myTimer/bigCounter/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                  (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.515
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 1.027
  Arrival Time                  1.632
  Slack Time                    0.605
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |         |       |       |       |  Time   |   Time   | 
     |--------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^ |       | 0.939 |       |   1.532 |    0.927 | 
     | myTimer/bigCounter/rollover_flag_reg | R ^     | DFFSR | 0.939 | 0.100 |   1.632 |    1.027 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    0.638 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.798 | 
     | clk__L2_I2                           | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.048 | 
     | myTimer/bigCounter/rollover_flag_reg | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |    1.119 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin SDController/LoadFIFO/\count_out_reg[9] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[9] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.515
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 1.027
  Arrival Time                  1.632
  Slack Time                    0.605
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |                Instance                 |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^ |       | 0.939 |       |   1.532 |    0.927 | 
     | SDController/LoadFIFO/\count_out_reg[9] | R ^     | DFFSR | 0.939 | 0.100 |   1.632 |    1.027 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |    0.638 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.799 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.049 | 
     | SDController/LoadFIFO/\count_out_reg[9] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |    1.120 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin SDController/\state_reg[1] /CLK 
Endpoint:   SDController/\state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.486
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 0.994
  Arrival Time                  1.613
  Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |         |       |       |       |  Time   |   Time   | 
     |----------------------------+---------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^ |       | 0.939 |       |   1.532 |    0.913 | 
     | SDController/\state_reg[1] | R ^     | DFFSR | 0.939 | 0.081 |   1.613 |    0.994 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.651 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.812 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.059 | 
     | SDController/\state_reg[1] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |    1.104 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin SDController/\state_reg[2] /CLK 
Endpoint:   SDController/\state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.486
+ Removal                       0.509
+ Phase Shift                   0.000
= Required Time                 0.994
  Arrival Time                  1.612
  Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |         |       |       |       |  Time   |   Time   | 
     |----------------------------+---------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^ |       | 0.939 |       |   1.532 |    0.913 | 
     | SDController/\state_reg[2] | R ^     | DFFSR | 0.939 | 0.081 |   1.612 |    0.994 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.651 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.812 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.059 | 
     | SDController/\state_reg[2] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |    1.104 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.990
  Arrival Time                  1.611
  Slack Time                    0.621
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.911 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | R ^     | DFFSR | 0.940 | 0.080 |   1.611 |    0.990 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.654 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.815 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.062 | 
     | myFIFO/WriteCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.335 | 0.037 |   0.478 |    1.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[10] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                 (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.990
  Arrival Time                  1.613
  Slack Time                    0.623
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |         |       |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                    | n_rst ^ |       | 0.939 |       |   1.532 |    0.909 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | R ^     | DFFSR | 0.939 | 0.081 |   1.613 |    0.990 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                    |            |       |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                    | clk ^      |       | 0.080 |       |   0.033 |    0.656 | 
     | clk__L1_I0                         | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.817 | 
     | clk__L2_I1                         | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.064 | 
     | myFIFO/WriteCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.335 | 0.037 |   0.478 |    1.101 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[5] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.472
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.985
  Arrival Time                  1.608
  Slack Time                    0.623
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.908 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | R ^     | DFFSR | 0.941 | 0.076 |   1.608 |    0.985 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.656 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.817 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.064 | 
     | myFIFO/WriteCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.472 |    1.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin myFIFO/WriteCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[8] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.472
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.984
  Arrival Time                  1.608
  Slack Time                    0.624
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.907 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | R ^     | DFFSR | 0.941 | 0.077 |   1.608 |    0.984 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.657 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.818 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.065 | 
     | myFIFO/WriteCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.335 | 0.031 |   0.472 |    1.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin SDController/\state_reg[2] /CLK 
Endpoint:   SDController/\state_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_addr_ready                 (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.486
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  1.192
  Slack Time                    0.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                 |         |       |       |  Time   |   Time   | 
     |----------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                            | sd_addr_ready v |         | 0.120 |       |   0.000 |   -0.630 | 
     | SDController/U192          | A v -> Y ^      | INVX2   | 0.081 | 0.085 |   0.085 |   -0.545 | 
     | SDController/U194          | B ^ -> Y v      | NAND3X1 | 0.134 | 0.109 |   0.194 |   -0.436 | 
     | SDController/U196          | A v -> Y ^      | NAND3X1 | 0.141 | 0.201 |   0.395 |   -0.235 | 
     | SDController/U198          | A ^ -> Y v      | OAI21X1 | 0.526 | 0.458 |   0.853 |    0.223 | 
     | SDController/U303          | C v -> Y ^      | OAI21X1 | 0.163 | 0.272 |   1.125 |    0.494 | 
     | SDController/U304          | A ^ -> Y v      | NAND2X1 | 0.090 | 0.067 |   1.191 |    0.561 | 
     | SDController/\state_reg[2] | D v             | DFFSR   | 0.090 | 0.000 |   1.192 |    0.561 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |    0.663 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.824 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.071 | 
     | SDController/\state_reg[2] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |    1.116 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
+ Removal                       0.511
+ Phase Shift                   0.000
= Required Time                 0.972
  Arrival Time                  1.618
  Slack Time                    0.647
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.885 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | R ^     | DFFSR | 0.939 | 0.087 |   1.618 |    0.972 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.680 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.840 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.088 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.332 | 0.020 |   0.460 |    1.107 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin myTimer/bigCounter/\count_out_reg[1] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.471
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.982
  Arrival Time                  1.630
  Slack Time                    0.647
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |         |       |       |       |  Time   |   Time   | 
     |--------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^ |       | 0.939 |       |   1.532 |    0.884 | 
     | myTimer/bigCounter/\count_out_reg[1] | R ^     | DFFSR | 0.939 | 0.098 |   1.630 |    0.982 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    0.681 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.841 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.088 | 
     | myTimer/bigCounter/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.030 |   0.471 |    1.118 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.981
  Arrival Time                  1.628
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.884 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | R ^     | DFFSR | 0.939 | 0.097 |   1.628 |    0.981 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.681 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.841 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.088 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.335 | 0.028 |   0.469 |    1.117 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin myTimer/mybyte_reg/CLK 
Endpoint:   myTimer/mybyte_reg/R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.981
  Arrival Time                  1.629
  Slack Time                    0.648
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance      |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |         |       |       |       |  Time   |   Time   | 
     |--------------------+---------+-------+-------+-------+---------+----------| 
     |                    | n_rst ^ |       | 0.939 |       |   1.532 |    0.884 | 
     | myTimer/mybyte_reg | R ^     | DFFSR | 0.939 | 0.097 |   1.629 |    0.981 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                    |            |       |       |       |  Time   |   Time   | 
     |--------------------+------------+-------+-------+-------+---------+----------| 
     |                    | clk ^      |       | 0.080 |       |   0.033 |    0.681 | 
     | clk__L1_I0         | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.842 | 
     | clk__L2_I1         | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.089 | 
     | myTimer/mybyte_reg | CLK ^      | DFFSR | 0.335 | 0.029 |   0.469 |    1.117 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.465
+ Removal                       0.512
+ Phase Shift                   0.000
= Required Time                 0.976
  Arrival Time                  1.626
  Slack Time                    0.650
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.882 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | R ^     | DFFSR | 0.939 | 0.095 |   1.626 |    0.976 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.683 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.843 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.091 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.334 | 0.024 |   0.465 |    1.115 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin eDetect/f_reg/CLK 
Endpoint:   eDetect/f_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: eDetect/d_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.485
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.534
  Arrival Time                  1.193
  Slack Time                    0.659
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |               |              |       |       |       |  Time   |   Time   | 
     |---------------+--------------+-------+-------+-------+---------+----------| 
     |               | clk ^        |       | 0.080 |       |   0.033 |   -0.626 | 
     | clk__L1_I0    | A ^ -> Y v   | INVX8 | 0.197 | 0.160 |   0.194 |   -0.465 | 
     | clk__L2_I0    | A v -> Y ^   | INVX8 | 0.289 | 0.247 |   0.440 |   -0.219 | 
     | eDetect/d_reg | CLK ^ -> Q v | DFFSR | 0.314 | 0.751 |   1.191 |    0.532 | 
     | eDetect/f_reg | D v          | DFFSR | 0.314 | 0.002 |   1.193 |    0.534 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.080 |       |   0.033 |    0.692 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.853 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.100 | 
     | eDetect/f_reg | CLK ^      | DFFSR | 0.305 | 0.044 |   0.485 |    1.144 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.448
+ Removal                       0.506
+ Phase Shift                   0.000
= Required Time                 0.954
  Arrival Time                  1.629
  Slack Time                    0.676
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |             Instance              |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |         |       |       |       |  Time   |   Time   | 
     |-----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^ |       | 0.939 |       |   1.532 |    0.856 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | R ^     | DFFSR | 0.939 | 0.098 |   1.629 |    0.954 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.709 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.869 | 
     | clk__L2_I0                        | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.116 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.448 |    1.124 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                               (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.447
+ Removal                       0.506
+ Phase Shift                   0.000
= Required Time                 0.953
  Arrival Time                  1.631
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |         |       |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                  | n_rst ^ |       | 0.939 |       |   1.532 |    0.854 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | R ^     | DFFSR | 0.939 | 0.099 |   1.631 |    0.953 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.711 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.871 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.118 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.447 |    1.125 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[5] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.468
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.542
  Arrival Time                  1.282
  Slack Time                    0.740
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.707 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.546 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.300 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^ -> Q v | DFFSR   | 0.171 | 0.624 |   1.064 |    0.324 | 
     | ShiftRegister/shift_out/U37                  | B v -> Y ^   | NAND2X1 | 0.125 | 0.144 |   1.208 |    0.468 | 
     | ShiftRegister/shift_out/U40                  | A ^ -> Y v   | NAND3X1 | 0.098 | 0.074 |   1.282 |    0.542 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | D v          | DFFSR   | 0.098 | 0.000 |   1.282 |    0.542 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.773 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.934 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.181 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[5] | CLK ^      | DFFSR | 0.305 | 0.027 |   0.468 |    1.208 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin myTimer/smallCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/smallCounter/\count_out_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.539
  Arrival Time                  1.282
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^        |         | 0.080 |       |   0.033 |   -0.709 | 
     | clk__L1_I0                             | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.549 | 
     | clk__L2_I1                             | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.301 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.304 | 0.671 |   1.112 |    0.370 | 
     | myTimer/smallCounter/U29               | C ^ -> Y v   | OAI22X1 | 0.186 | 0.169 |   1.281 |    0.539 | 
     | myTimer/smallCounter/\count_out_reg[0] | D v          | DFFSR   | 0.186 | 0.000 |   1.282 |    0.539 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |    0.776 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.936 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.183 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |    1.215 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[7] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.470
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.544
  Arrival Time                  1.292
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.715 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.555 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.308 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^ -> Q v | DFFSR   | 0.167 | 0.627 |   1.067 |    0.319 | 
     | ShiftRegister/shift_out/U45                  | B v -> Y ^   | NAND2X1 | 0.136 | 0.152 |   1.219 |    0.471 | 
     | ShiftRegister/shift_out/U48                  | A ^ -> Y v   | NAND3X1 | 0.100 | 0.073 |   1.292 |    0.544 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | D v          | DFFSR   | 0.100 | 0.000 |   1.292 |    0.544 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.782 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.942 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.189 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[7] | CLK ^      | DFFSR | 0.306 | 0.030 |   0.470 |    1.219 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin myTimer/bigCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: myTimer/bigCounter/\count_out_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.472
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.542
  Arrival Time                  1.290
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^        |         | 0.080 |       |   0.033 |   -0.715 | 
     | clk__L1_I0                           | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.555 | 
     | clk__L2_I1                           | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.308 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^ -> Q ^ | DFFSR   | 0.315 | 0.677 |   1.118 |    0.370 | 
     | myTimer/bigCounter/U29               | C ^ -> Y v   | OAI22X1 | 0.161 | 0.171 |   1.289 |    0.541 | 
     | myTimer/bigCounter/\count_out_reg[0] | D v          | DFFSR   | 0.161 | 0.000 |   1.290 |    0.542 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |    0.782 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.942 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.189 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.031 |   0.472 |    1.220 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[4] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[4] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.467
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.539
  Arrival Time                  1.295
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.722 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.562 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.315 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^ -> Q v | DFFSR   | 0.171 | 0.624 |   1.064 |    0.309 | 
     | ShiftRegister/shift_out/U34                  | A v -> Y ^   | NAND2X1 | 0.135 | 0.151 |   1.216 |    0.460 | 
     | ShiftRegister/shift_out/U36                  | B ^ -> Y v   | NAND3X1 | 0.107 | 0.079 |   1.295 |    0.539 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | D v          | DFFSR   | 0.107 | 0.000 |   1.295 |    0.539 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.789 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.949 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.196 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[4] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.467 |    1.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[3] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.537
  Arrival Time                  1.294
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.723 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.563 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.316 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^ -> Q v | DFFSR   | 0.156 | 0.608 |   1.049 |    0.292 | 
     | ShiftRegister/shift_out/U29                  | B v -> Y ^   | NAND2X1 | 0.156 | 0.166 |   1.214 |    0.458 | 
     | ShiftRegister/shift_out/U32                  | A ^ -> Y v   | NAND3X1 | 0.114 | 0.079 |   1.294 |    0.537 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | D v          | DFFSR   | 0.114 | 0.000 |   1.294 |    0.537 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.790 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.950 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.197 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[3] | CLK ^      | DFFSR | 0.305 | 0.026 |   0.466 |    1.223 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[6] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.473
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.543
  Arrival Time                  1.306
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.569 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.323 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^ -> Q v | DFFSR   | 0.167 | 0.627 |   1.067 |    0.304 | 
     | ShiftRegister/shift_out/U42                  | B v -> Y ^   | NAND2X1 | 0.135 | 0.151 |   1.218 |    0.455 | 
     | ShiftRegister/shift_out/U44                  | B ^ -> Y v   | NAND3X1 | 0.119 | 0.087 |   1.306 |    0.543 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | D v          | DFFSR   | 0.119 | 0.000 |   1.306 |    0.543 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.796 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.957 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.204 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[6] | CLK ^      | DFFSR | 0.306 | 0.032 |   0.473 |    1.236 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[2] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.463
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.532
  Arrival Time                  1.301
  Slack Time                    0.769
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.735 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.575 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.328 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^ -> Q v | DFFSR   | 0.156 | 0.608 |   1.049 |    0.280 | 
     | ShiftRegister/shift_out/U26                  | A v -> Y ^   | NAND2X1 | 0.150 | 0.159 |   1.207 |    0.439 | 
     | ShiftRegister/shift_out/U28                  | B ^ -> Y v   | NAND3X1 | 0.121 | 0.093 |   1.300 |    0.532 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | D v          | DFFSR   | 0.121 | 0.001 |   1.301 |    0.532 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.802 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.962 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |    1.209 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[2] | CLK ^      | DFFSR | 0.304 | 0.023 |   0.463 |    1.232 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[0] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.534
  Arrival Time                  1.326
  Slack Time                    0.792
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.759 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.598 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.351 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^ -> Q v | DFFSR   | 0.217 | 0.650 |   1.090 |    0.299 | 
     | ShiftRegister/shift_out/U20                  | A v -> Y ^   | MUX2X1  | 0.134 | 0.148 |   1.238 |    0.446 | 
     | ShiftRegister/shift_out/U17                  | B ^ -> Y v   | NAND2X1 | 0.092 | 0.087 |   1.325 |    0.533 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | D v          | DFFSR   | 0.092 | 0.000 |   1.326 |    0.534 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.825 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    0.986 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.232 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.459 |    1.251 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin myFIFO/WriteCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: myFIFO/WriteCnt/\count_out_reg[6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.484
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  1.372
  Slack Time                    0.811
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | clk ^        |         | 0.080 |       |   0.033 |   -0.778 | 
     | clk__L1_I0                        | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.617 | 
     | clk__L2_I1                        | A v -> Y ^   | INVX8   | 0.320 | 0.247 |   0.441 |   -0.370 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^ -> Q v | DFFSR   | 0.151 | 0.630 |   1.071 |    0.260 | 
     | myFIFO/WriteCnt/U37               | A v -> Y ^   | INVX2   | 0.193 | 0.180 |   1.252 |    0.440 | 
     | myFIFO/WriteCnt/U87               | D ^ -> Y v   | OAI22X1 | 0.113 | 0.120 |   1.372 |    0.561 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | D v          | DFFSR   | 0.113 | 0.000 |   1.372 |    0.561 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |    0.844 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.005 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.252 | 
     | myFIFO/WriteCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.295 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ShiftRegister/shift_out/\parallel_cur_reg[1] /
CLK 
Endpoint:   ShiftRegister/shift_out/\parallel_cur_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: ShiftRegister/shift_out/\parallel_cur_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.462
+ Hold                          0.068
+ Phase Shift                   0.000
= Required Time                 0.531
  Arrival Time                  1.351
  Slack Time                    0.820
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^        |         | 0.080 |       |   0.033 |   -0.787 | 
     | clk__L1_I0                                   | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.626 | 
     | clk__L2_I0                                   | A v -> Y ^   | INVX8   | 0.289 | 0.247 |   0.440 |   -0.380 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[0] | CLK ^ -> Q v | DFFSR   | 0.217 | 0.650 |   1.090 |    0.270 | 
     | ShiftRegister/shift_out/U21                  | B v -> Y ^   | NAND2X1 | 0.142 | 0.164 |   1.255 |    0.435 | 
     | ShiftRegister/shift_out/U24                  | A ^ -> Y v   | NAND3X1 | 0.126 | 0.095 |   1.350 |    0.530 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | D v          | DFFSR   | 0.126 | 0.001 |   1.351 |    0.531 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                              |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                              | clk ^      |       | 0.080 |       |   0.033 |    0.853 | 
     | clk__L1_I0                                   | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.014 | 
     | clk__L2_I0                                   | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.261 | 
     | ShiftRegister/shift_out/\parallel_cur_reg[1] | CLK ^      | DFFSR | 0.304 | 0.022 |   0.462 |    1.283 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 0.563
  Arrival Time                  1.391
  Slack Time                    0.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable ^ |         | 0.120 |       |   0.000 |   -0.828 | 
     | U22                              | B ^ -> Y ^    | OR2X2   | 0.127 | 0.301 |   0.301 |   -0.528 | 
     | myFIFO/ReadCnt/U48               | A ^ -> Y ^    | OR2X2   | 1.084 | 0.807 |   1.108 |    0.279 | 
     | myFIFO/ReadCnt/U87               | C ^ -> Y v    | OAI22X1 | 0.103 | 0.283 |   1.391 |    0.562 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v           | DFFSR   | 0.103 | 0.000 |   1.391 |    0.563 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.862 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.022 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.269 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.313 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin SDController/LoadFIFO/\count_out_reg[10] /CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: SDController/LoadFIFO/\count_out_reg[10] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.514
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.588
  Arrival Time                  1.437
  Slack Time                    0.849
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^        |         | 0.080 |       |   0.033 |   -0.815 | 
     | clk__L1_I0                               | A ^ -> Y v   | INVX8   | 0.197 | 0.160 |   0.194 |   -0.655 | 
     | clk__L2_I2                               | A v -> Y ^   | INVX8   | 0.304 | 0.250 |   0.444 |   -0.405 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^ -> Q v | DFFSR   | 0.142 | 0.651 |   1.095 |    0.247 | 
     | SDController/LoadFIFO/U81                | A v -> Y ^   | INVX2   | 0.216 | 0.195 |   1.290 |    0.441 | 
     | SDController/LoadFIFO/U122               | D ^ -> Y v   | OAI22X1 | 0.139 | 0.146 |   1.436 |    0.588 | 
     | SDController/LoadFIFO/\count_out_reg[10] | D v          | DFFSR   | 0.139 | 0.001 |   1.437 |    0.588 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |    0.882 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.042 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |    1.292 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.514 |    1.363 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  1.415
  Slack Time                    0.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable ^ |         | 0.120 |       |   0.000 |   -0.854 | 
     | U22                              | B ^ -> Y ^    | OR2X2   | 0.127 | 0.301 |   0.301 |   -0.553 | 
     | myFIFO/ReadCnt/U48               | A ^ -> Y ^    | OR2X2   | 1.084 | 0.807 |   1.108 |    0.253 | 
     | myFIFO/ReadCnt/U86               | C ^ -> Y v    | OAI22X1 | 0.111 | 0.307 |   1.414 |    0.560 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v           | DFFSR   | 0.111 | 0.000 |   1.415 |    0.561 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.887 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.048 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |    1.295 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |    1.338 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.447
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.521
  Arrival Time                  1.383
  Slack Time                    0.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable ^ |         | 0.120 |       |   0.000 |   -0.862 | 
     | U22                              | B ^ -> Y ^    | OR2X2   | 0.127 | 0.301 |   0.301 |   -0.561 | 
     | myFIFO/ReadCnt/U48               | A ^ -> Y ^    | OR2X2   | 1.084 | 0.807 |   1.108 |    0.246 | 
     | myFIFO/ReadCnt/U78               | C ^ -> Y v    | OAI22X1 | 0.096 | 0.276 |   1.383 |    0.521 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v           | DFFSR   | 0.096 | 0.000 |   1.383 |    0.521 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |    0.895 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |    1.056 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |    1.303 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.447 |    1.309 | 
     +--------------------------------------------------------------------------------------------+ 

