static int F_1 ( struct V_1 * V_2 ,\r\nT_1 V_3 , T_1 V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nstruct V_7 V_8 ;\r\nV_6 = V_2 -> V_9 ;\r\nF_2 ( V_6 , 0 , & V_8 ) ;\r\nif ( ( V_8 . V_10 & 0xfffff ) == 0x8000 ) {\r\nreturn F_3 ( V_2 , V_3 , V_4 ) ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic void T_2\r\nF_4 ( void )\r\n{\r\n#ifdef F_5\r\nstruct V_5 * V_12 ;\r\nstruct V_1 * V_2 ;\r\n#endif\r\nT_3 V_13 = 0xffffffff ;\r\nif ( V_14 . V_15 )\r\nV_14 . V_15 ( L_1 , 0 ) ;\r\n#ifdef F_5\r\nF_6 (np, L_2 , L_3 ) {\r\nstruct V_7 V_8 ;\r\nF_2 ( V_12 , 0 , & V_8 ) ;\r\nif ( ( V_8 . V_10 & 0xfffff ) == 0x8000 )\r\nF_7 ( V_12 , 1 ) ;\r\nelse\r\nF_7 ( V_12 , 0 ) ;\r\nV_2 = F_8 ( V_12 ) ;\r\nV_13 = F_9 ( V_13 , V_2 -> V_16 +\r\nV_2 -> V_17 ) ;\r\n}\r\nV_14 . V_18 = F_1 ;\r\n#endif\r\nF_10 ( L_4 ) ;\r\n#ifdef F_11\r\nF_12 () ;\r\n#endif\r\n#ifdef F_13\r\nif ( F_14 () > V_13 ) {\r\nV_19 = 1 ;\r\nF_15 ( & V_20 ) ;\r\nV_14 . V_21 = V_22 ;\r\n}\r\n#endif\r\n}\r\nstatic void\r\nF_16 ( struct V_23 * V_24 )\r\n{\r\nT_4 V_25 = F_17 ( V_26 ) ;\r\nF_18 ( V_24 , L_5 ) ;\r\nF_18 ( V_24 , L_6 , V_25 ) ;\r\n}\r\nstatic int T_2 F_19 ( void )\r\n{\r\nunsigned long V_27 = F_20 () ;\r\nif ( F_21 ( V_27 , L_7 ) )\r\nreturn 1 ;\r\nif ( F_21 ( V_27 , L_8 ) ) {\r\nF_22 ( L_9 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic long T_2\r\nF_23 ( void )\r\n{\r\nunsigned int V_28 ;\r\nF_24 ( V_29 , 0 ) ;\r\nF_24 ( V_30 , 0 ) ;\r\nV_28 = F_17 ( V_31 ) ;\r\nV_28 |= V_32 ;\r\nF_24 ( V_31 , V_28 ) ;\r\nasm volatile("isync");\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_25 ( void )\r\n{\r\nF_26 ( NULL , V_33 , NULL ) ;\r\nreturn 0 ;\r\n}
