Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 27 06:39:36 2019
| Host         : OldMateLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_TOP_timing_summary_routed.rpt -pb keyboard_TOP_timing_summary_routed.pb -rpx keyboard_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.625        0.000                      0                   14        0.140        0.000                      0                   14        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              8.625        0.000                      0                   14        0.140        0.000                      0                   14        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 SSDcathode_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.875%)  route 0.587ns (55.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.620 r  SSDcathode_reg[4]/Q
                         net (fo=2, routed)           0.587     6.207    SSDcathode_OBUF[4]
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)       -0.252    14.833    prevSSD_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 SSDcathode_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.630%)  route 0.617ns (54.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  SSDcathode_reg[5]/Q
                         net (fo=2, routed)           0.617     6.277    SSDcathode_OBUF[5]
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)       -0.061    15.024    prevSSD_reg[5]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.783ns  (required time - arrival time)
  Source:                 prevSSD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.608ns (47.570%)  route 0.670ns (52.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  prevSSD_reg[6]/Q
                         net (fo=1, routed)           0.670     6.268    prevSSD_reg_n_0_[6]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.152     6.420 r  SSDcathode[6]_i_1/O
                         net (fo=1, routed)           0.000     6.420    SSDcathode[6]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDSE (Setup_fdse_C_D)        0.118    15.203    SSDcathode_reg[6]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  8.783    

Slack (MET) :             8.784ns  (required time - arrival time)
  Source:                 SSDcathode_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.448%)  route 0.574ns (52.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.518     5.660 r  SSDcathode_reg[3]/Q
                         net (fo=2, routed)           0.574     6.234    SSDcathode_OBUF[3]
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[3]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)       -0.067    15.018    prevSSD_reg[3]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  8.784    

Slack (MET) :             8.811ns  (required time - arrival time)
  Source:                 SSDcathode_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.518ns (49.314%)  route 0.532ns (50.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.518     5.666 r  SSDcathode_reg[1]/Q
                         net (fo=2, routed)           0.532     6.199    SSDcathode_OBUF[1]
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[1]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)       -0.081    15.010    prevSSD_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                  8.811    

Slack (MET) :             8.964ns  (required time - arrival time)
  Source:                 SSDcathode_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.518ns (56.827%)  route 0.394ns (43.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.518     5.666 r  SSDcathode_reg[0]/Q
                         net (fo=2, routed)           0.394     6.060    SSDcathode_OBUF[0]
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[0]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)       -0.067    15.024    prevSSD_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.964    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 prevSSD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.580ns (56.196%)  route 0.452ns (43.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  prevSSD_reg[1]/Q
                         net (fo=1, routed)           0.452     6.056    prevSSD_reg_n_0_[1]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.124     6.180 r  SSDcathode[1]_i_1/O
                         net (fo=1, routed)           0.000     6.180    SSDcathode[1]_i_1_n_0
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[1]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y18         FDSE (Setup_fdse_C_D)        0.077    15.168    SSDcathode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  8.988    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 prevSSD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.606ns (57.272%)  route 0.452ns (42.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  prevSSD_reg[4]/Q
                         net (fo=1, routed)           0.452     6.050    prevSSD_reg_n_0_[4]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.200 r  SSDcathode[4]_i_1/O
                         net (fo=1, routed)           0.000     6.200    SSDcathode[4]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDSE (Setup_fdse_C_D)        0.118    15.203    SSDcathode_reg[4]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 prevSSD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.580ns (57.077%)  route 0.436ns (42.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  prevSSD_reg[5]/Q
                         net (fo=1, routed)           0.436     6.034    prevSSD_reg_n_0_[5]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.158 r  SSDcathode[5]_i_1/O
                         net (fo=1, routed)           0.000     6.158    SSDcathode[5]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDSE (Setup_fdse_C_D)        0.081    15.166    SSDcathode_reg[5]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.020ns  (required time - arrival time)
  Source:                 SSDcathode_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.478ns (69.514%)  route 0.210ns (30.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.621     5.142    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.478     5.620 r  SSDcathode_reg[6]/Q
                         net (fo=2, routed)           0.210     5.830    SSDcathode_OBUF[6]
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.505    14.846    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_D)       -0.235    14.850    prevSSD_reg[6]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                  9.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 prevSSD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  prevSSD_reg[3]/Q
                         net (fo=1, routed)           0.087     1.696    prevSSD_reg_n_0_[3]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.741 r  SSDcathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    SSDcathode[3]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     1.980    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.120     1.601    SSDcathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 prevSSD_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  prevSSD_reg[0]/Q
                         net (fo=1, routed)           0.091     1.703    prevSSD_reg_n_0_[0]
    SLICE_X64Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  SSDcathode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    SSDcathode[0]_i_1_n_0
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         FDSE (Hold_fdse_C_D)         0.121     1.605    SSDcathode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 prevSSD_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  prevSSD_reg[4]/Q
                         net (fo=1, routed)           0.140     1.749    prevSSD_reg_n_0_[4]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.046     1.795 r  SSDcathode[4]_i_1/O
                         net (fo=1, routed)           0.000     1.795    SSDcathode[4]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     1.980    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.131     1.612    SSDcathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 prevSSD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.727%)  route 0.144ns (43.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  prevSSD_reg[2]/Q
                         net (fo=1, routed)           0.144     1.756    prevSSD_reg_n_0_[2]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.048     1.804 r  SSDcathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.804    SSDcathode[2]_i_1_n_0
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         FDSE (Hold_fdse_C_D)         0.131     1.615    SSDcathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SSDcathode_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.148ns (66.181%)  route 0.076ns (33.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDSE (Prop_fdse_C_Q)         0.148     1.616 r  SSDcathode_reg[6]/Q
                         net (fo=2, routed)           0.076     1.692    SSDcathode_OBUF[6]
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     1.980    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.018     1.499    prevSSD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SSDcathode_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.148     1.619 r  SSDcathode_reg[2]/Q
                         net (fo=2, routed)           0.075     1.694    SSDcathode_OBUF[2]
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.017     1.501    prevSSD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 prevSSD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  prevSSD_reg[1]/Q
                         net (fo=1, routed)           0.140     1.752    prevSSD_reg_n_0_[1]
    SLICE_X64Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.797 r  SSDcathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    SSDcathode[1]_i_1_n_0
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y18         FDSE (Hold_fdse_C_D)         0.120     1.604    SSDcathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 prevSSD_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  prevSSD_reg[5]/Q
                         net (fo=1, routed)           0.148     1.757    prevSSD_reg_n_0_[5]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.802 r  SSDcathode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    SSDcathode[5]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     1.980    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.121     1.602    SSDcathode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SSDcathode_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prevSSD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.681%)  route 0.131ns (44.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    sysclk_IBUF_BUFG
    SLICE_X64Y18         FDSE                                         r  SSDcathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.635 r  SSDcathode_reg[0]/Q
                         net (fo=2, routed)           0.131     1.766    SSDcathode_OBUF[0]
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    sysclk_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  prevSSD_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.070     1.554    prevSSD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 prevSSD_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSDcathode_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.354%)  route 0.224ns (54.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.585     1.468    sysclk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  prevSSD_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  prevSSD_reg[6]/Q
                         net (fo=1, routed)           0.224     1.833    prevSSD_reg_n_0_[6]
    SLICE_X64Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  SSDcathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.878    SSDcathode[6]_i_1_n_0
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.853     1.980    sysclk_IBUF_BUFG
    SLICE_X64Y22         FDSE                                         r  SSDcathode_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDSE (Hold_fdse_C_D)         0.131     1.612    SSDcathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SSDcathode_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SSDcathode_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SSDcathode_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSDcathode_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSDcathode_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSDcathode_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSDcathode_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   prevSSD_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SSDcathode_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SSDcathode_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SSDcathode_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   prevSSD_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   prevSSD_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   prevSSD_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSDcathode_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   led_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   prevSSD_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   prevSSD_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   prevSSD_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   prevSSD_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SSDcathode_reg[0]/C



