Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 04:47:20 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_478_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 1.074ns (31.974%)  route 2.285ns (68.026%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.302ns = ( 6.302 - 4.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.820ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.747ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=50819, routed)       2.035     2.986    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X119Y582       FDCE                                         r  Delay1No17_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y582       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.065 r  Delay1No17_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.826     3.891    Delay1No16_instance/Y_reg[33]_0[11]
    SLICE_X99Y581        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     4.014 r  Delay1No16_instance/geqOp_carry_i_11__0/O
                         net (fo=1, routed)           0.022     4.036    Sum10_3_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X99Y581        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.195 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.221    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X99Y582        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.236 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.262    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X99Y583        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.314 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.371     4.685    Delay1No16_instance/CO[0]
    SLICE_X93Y584        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.736 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=2, routed)           0.213     4.949    Delay1No16_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X96Y584        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.048 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.047     5.095    Delay1No16_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X96Y584        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.184 f  Delay1No16_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.317     5.501    Delay1No16_instance/shiftedFracY_d1_reg[45]
    SLICE_X100Y587       LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.137     5.638 r  Delay1No16_instance/shiftedFracY_d1[41]_i_2__0/O
                         net (fo=2, routed)           0.178     5.816    Delay1No16_instance/shiftedFracY_d1[41]_i_2__0_n_0
    SLICE_X100Y587       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.964 r  Delay1No16_instance/shiftedFracY_d1[37]_i_1__0/O
                         net (fo=2, routed)           0.210     6.174    Delay1No16_instance/level4__1[5]
    SLICE_X98Y585        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.296 r  Delay1No16_instance/shiftedFracY_d1[21]_i_1__0/O
                         net (fo=1, routed)           0.049     6.345    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[10]
    SLICE_X98Y585        FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=50819, routed)       1.642     6.302    Sum10_3_impl_instance/FPAddSubOp_instance/clk
    SLR Crossing[1->2]   
    SLICE_X98Y585        FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]/C
                         clock pessimism              0.420     6.722    
                         clock uncertainty           -0.035     6.687    
    SLICE_X98Y585        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.712    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                  0.367    




