// Seed: 3634978719
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    id_6,
    output wand id_4
);
  wire id_7, id_8, id_9;
  logic [7:0][-1] id_10, id_11 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    output uwire id_7
);
  assign id_0 = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
