{
    "Nodo0": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 240,
                        "DSP": 96
                    },
                    "Part1": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part2": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 96
                    },
                    "Part4": {
                        "CLBs": 10440,
                        "BRAM": 240,
                        "DSP": 96
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "16": {
                    "Lat": 87,
                    "Throughput": 400
                }
            },
            {
                "8": {
                    "Lat": 180,
                    "Throughput": 400
                }
            },
            {
                "19": {
                    "Lat": 148,
                    "Throughput": 200
                }
            },
            {
                "18": {
                    "Lat": 53,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo1": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 3360,
                        "BRAM": 96,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 5040,
                        "BRAM": 144,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 5400,
                        "BRAM": 72,
                        "DSP": 432
                    },
                    "Part3": {
                        "CLBs": 5040,
                        "BRAM": 108,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 3360,
                        "BRAM": 72,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 2700,
                        "BRAM": 36,
                        "DSP": 216
                    }
                }
            ]
        ],
        "Links": [
            {
                "9": {
                    "Lat": 131,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo2": {
        "FPGA": [],
        "Links": [
            {
                "6": {
                    "Lat": 22,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo3": {
        "FPGA": [
            [
                {
                    "Modelo": "P",
                    "Part0": {
                        "CLBs": 10800,
                        "BRAM": 300,
                        "DSP": 600
                    },
                    "Part1": {
                        "CLBs": 10800,
                        "BRAM": 180,
                        "DSP": 600
                    },
                    "Part2": {
                        "CLBs": 2958,
                        "BRAM": 40,
                        "DSP": 240
                    }
                }
            ]
        ],
        "Links": [
            {
                "14": {
                    "Lat": 73,
                    "Throughput": 200
                }
            },
            {
                "7": {
                    "Lat": 117,
                    "Throughput": 400
                }
            },
            {
                "10": {
                    "Lat": 183,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo4": {
        "FPGA": [],
        "Links": [
            {
                "15": {
                    "Lat": 189,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo5": {
        "FPGA": [
            [
                {
                    "Modelo": "G",
                    "Part0": {
                        "CLBs": 19800,
                        "BRAM": 504,
                        "DSP": 288
                    },
                    "Part1": {
                        "CLBs": 19080,
                        "BRAM": 576,
                        "DSP": 288
                    },
                    "Part2": {
                        "CLBs": 22140,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part3": {
                        "CLBs": 19440,
                        "BRAM": 540,
                        "DSP": 216
                    },
                    "Part4": {
                        "CLBs": 10980,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part5": {
                        "CLBs": 10800,
                        "BRAM": 360,
                        "DSP": 144
                    },
                    "Part6": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part7": {
                        "CLBs": 2940,
                        "BRAM": 72,
                        "DSP": 0
                    },
                    "Part8": {
                        "CLBs": 2940,
                        "BRAM": 84,
                        "DSP": 24
                    }
                }
            ]
        ],
        "Links": [
            {
                "9": {
                    "Lat": 32,
                    "Throughput": 200
                }
            },
            {
                "13": {
                    "Lat": 36,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo6": {
        "FPGA": [],
        "Links": [
            {
                "2": {
                    "Lat": 22,
                    "Throughput": 100
                }
            },
            {
                "15": {
                    "Lat": 63,
                    "Throughput": 400
                }
            },
            {
                "18": {
                    "Lat": 52,
                    "Throughput": 400
                }
            },
            {
                "8": {
                    "Lat": 73,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo7": {
        "FPGA": [
            [
                {
                    "Modelo": "M",
                    "Part0": {
                        "CLBs": 19200,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part1": {
                        "CLBs": 20160,
                        "BRAM": 480,
                        "DSP": 192
                    },
                    "Part2": {
                        "CLBs": 10440,
                        "BRAM": 288,
                        "DSP": 144
                    },
                    "Part3": {
                        "CLBs": 3060,
                        "BRAM": 108,
                        "DSP": 0
                    },
                    "Part4": {
                        "CLBs": 3060,
                        "BRAM": 144,
                        "DSP": 72
                    },
                    "Part5": {
                        "CLBs": 3060,
                        "BRAM": 72,
                        "DSP": 72
                    }
                }
            ]
        ],
        "Links": [
            {
                "3": {
                    "Lat": 117,
                    "Throughput": 400
                }
            },
            {
                "17": {
                    "Lat": 130,
                    "Throughput": 200
                }
            },
            {
                "16": {
                    "Lat": 95,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo8": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 180,
                    "Throughput": 400
                }
            },
            {
                "6": {
                    "Lat": 73,
                    "Throughput": 200
                }
            },
            {
                "9": {
                    "Lat": 189,
                    "Throughput": 200
                }
            },
            {
                "18": {
                    "Lat": 33,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo9": {
        "FPGA": [],
        "Links": [
            {
                "1": {
                    "Lat": 131,
                    "Throughput": 200
                }
            },
            {
                "5": {
                    "Lat": 32,
                    "Throughput": 200
                }
            },
            {
                "8": {
                    "Lat": 189,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo10": {
        "FPGA": [],
        "Links": [
            {
                "3": {
                    "Lat": 183,
                    "Throughput": 400
                }
            },
            {
                "18": {
                    "Lat": 183,
                    "Throughput": 100
                }
            }
        ]
    },
    "Nodo11": {
        "FPGA": [],
        "Links": [
            {
                "12": {
                    "Lat": 127,
                    "Throughput": 400
                }
            },
            {
                "15": {
                    "Lat": 61,
                    "Throughput": 200
                }
            },
            {
                "17": {
                    "Lat": 125,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo12": {
        "FPGA": [],
        "Links": [
            {
                "11": {
                    "Lat": 127,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo13": {
        "FPGA": [],
        "Links": [
            {
                "5": {
                    "Lat": 36,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo14": {
        "FPGA": [],
        "Links": [
            {
                "3": {
                    "Lat": 73,
                    "Throughput": 200
                }
            },
            {
                "19": {
                    "Lat": 73,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo15": {
        "FPGA": [],
        "Links": [
            {
                "4": {
                    "Lat": 189,
                    "Throughput": 200
                }
            },
            {
                "6": {
                    "Lat": 63,
                    "Throughput": 400
                }
            },
            {
                "11": {
                    "Lat": 61,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo16": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 87,
                    "Throughput": 400
                }
            },
            {
                "7": {
                    "Lat": 95,
                    "Throughput": 200
                }
            },
            {
                "19": {
                    "Lat": 130,
                    "Throughput": 400
                }
            }
        ]
    },
    "Nodo17": {
        "FPGA": [],
        "Links": [
            {
                "7": {
                    "Lat": 130,
                    "Throughput": 200
                }
            },
            {
                "11": {
                    "Lat": 125,
                    "Throughput": 400
                }
            },
            {
                "18": {
                    "Lat": 35,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo18": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 53,
                    "Throughput": 200
                }
            },
            {
                "6": {
                    "Lat": 52,
                    "Throughput": 400
                }
            },
            {
                "8": {
                    "Lat": 33,
                    "Throughput": 400
                }
            },
            {
                "10": {
                    "Lat": 183,
                    "Throughput": 100
                }
            },
            {
                "17": {
                    "Lat": 35,
                    "Throughput": 200
                }
            }
        ]
    },
    "Nodo19": {
        "FPGA": [],
        "Links": [
            {
                "0": {
                    "Lat": 148,
                    "Throughput": 200
                }
            },
            {
                "14": {
                    "Lat": 73,
                    "Throughput": 200
                }
            },
            {
                "16": {
                    "Lat": 130,
                    "Throughput": 400
                }
            }
        ]
    }
}