{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1480499138038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1480499138039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:45:37 2016 " "Processing started: Wed Nov 30 17:45:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1480499138039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1480499138039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_test -c led_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_test -c led_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1480499138039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1480499138303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.v 1 1 " "Found 1 design units, including 1 entities, in source file led_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Found entity 1: led_test" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1480499138336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1480499138336 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led led_test.v(32) " "Verilog HDL Procedural Assignment error at led_test.v(32): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1480499138337 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led led_test.v(34) " "Verilog HDL Procedural Assignment error at led_test.v(34): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1480499138337 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led led_test.v(36) " "Verilog HDL Procedural Assignment error at led_test.v(36): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1480499138337 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led led_test.v(38) " "Verilog HDL Procedural Assignment error at led_test.v(38): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1480499138337 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "led led_test.v(40) " "Verilog HDL Procedural Assignment error at led_test.v(40): object \"led\" on left-hand side of assignment must have a variable data type" {  } { { "led_test.v" "" { Text "E:/AX301_video/labs/led_test/led_test.v" 40 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1480499138337 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1480499138392 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 17:45:38 2016 " "Processing ended: Wed Nov 30 17:45:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1480499138392 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1480499138392 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1480499138392 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1480499138392 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1480499138983 ""}
