{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3022, "design__instance__area": 67361.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11535356938838959, "power__switching__total": 0.0850602462887764, "power__leakage__total": 6.820251883254969e-07, "power__total": 0.2004145085811615, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.292887, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.292887, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.583755, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.355917, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583755, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.355917, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": 0.531679, "clock__skew__worst_setup": 0.187069, "timing__hold__ws": 0.262217, "timing__setup__ws": -4.374687, "timing__hold__tns": 0.0, "timing__setup__tns": -430.18576, "timing__hold__wns": 0.0, "timing__setup__wns": -4.374687, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262217, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 446, "timing__setup_r2r__ws": -4.374687, "timing__setup_r2r_vio__count": 444, "design__die__bbox": "0.0 0.0 322.16 340.08", "design__core__bbox": "6.72 15.68 315.28 321.44", "design__io": 106, "design__die__area": 109560, "design__core__area": 94345.3, "design__instance__count__stdcell": 3022, "design__instance__area__stdcell": 67361.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.713993, "design__instance__utilization__stdcell": 0.713993, "floorplan__design__io": 104, "design__io__hpwl": 18257818, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 95313.9, "design__violations": 0, "design__instance__count__setup_buffer": 32, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__net": 2325, "route__net__special": 2, "route__drc_errors__iter:1": 1113, "route__wirelength__iter:1": 107832, "route__drc_errors__iter:2": 285, "route__wirelength__iter:2": 106619, "route__drc_errors__iter:3": 275, "route__wirelength__iter:3": 106380, "route__drc_errors__iter:4": 4, "route__wirelength__iter:4": 106208, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 106183, "route__drc_errors": 0, "route__wirelength": 106183, "route__vias": 15823, "route__vias__singlecut": 15823, "route__vias__multicut": 0, "route__antenna_violation__count": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 638.5, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.52591, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.52591, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.824016, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.884682, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -380.930664, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.884682, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.30855, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.884682, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.188903, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.188903, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.263748, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.71462, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263748, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.185957, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.290139, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.290139, "timing__hold__ws__corner:min_tt_025C_5v00": 0.581495, "timing__setup__ws__corner:min_tt_025C_5v00": 2.58341, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.581495, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.58341, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.521192, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.521192, "timing__hold__ws__corner:min_ss_125C_4v50": 0.841294, "timing__setup__ws__corner:min_ss_125C_4v50": -3.478859, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -341.455475, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.478859, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.304707, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.478859, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.187069, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.187069, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.262217, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.781022, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262217, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.338876, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 1, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.296324, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.296324, "timing__hold__ws__corner:max_tt_025C_5v00": 0.586464, "timing__setup__ws__corner:max_tt_025C_5v00": 2.079505, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586464, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.079505, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 1, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.531679, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.531679, "timing__hold__ws__corner:max_ss_125C_4v50": 0.803365, "timing__setup__ws__corner:max_ss_125C_4v50": -4.374687, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -430.18576, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.374687, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.313154, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 149, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.374687, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 1, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.191126, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.191126, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.265579, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.633474, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265579, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.002199, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.95496, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.0130689, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.045044, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0462167, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0119898, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0462167, "ir__voltage__worst": 4.95, "ir__drop__avg": 0.0131, "ir__drop__worst": 0.045, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}