{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670805125079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670805125079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 19:32:04 2022 " "Processing started: Sun Dec 11 19:32:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670805125079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805125079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvmulti -c riscvmulti " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvmulti -c riscvmulti" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805125079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670805125365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670805125365 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvmulti.sv(119) " "Verilog HDL warning at riscvmulti.sv(119): extended using \"x\" or \"z\"" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670805129709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvmulti.sv(460) " "Verilog HDL warning at riscvmulti.sv(460): extended using \"x\" or \"z\"" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 460 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670805129710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvmulti.sv 17 17 " "Found 17 design units, including 17 entities, in source file riscvmulti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvmulti " "Found entity 1: riscvmulti" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "2 riscvmulti1 " "Found entity 2: riscvmulti1" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "4 regfile " "Found entity 4: regfile" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "5 extend " "Found entity 5: extend" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "6 idmem " "Found entity 6: idmem" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux3 " "Found entity 8: mux3" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "9 RegNext " "Found entity 9: RegNext" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "10 RegFetch " "Found entity 10: RegFetch" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "11 Buffer " "Found entity 11: Buffer" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "12 Buffer_2 " "Found entity 12: Buffer_2" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "13 controller " "Found entity 13: controller" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "14 FSM " "Found entity 14: FSM" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "15 aludec " "Found entity 15: aludec" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "16 instrdec " "Found entity 16: instrdec" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""} { "Info" "ISGN_ENTITY_NAME" "17 alu " "Found entity 17: alu" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805129712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "riscv_testbench.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscv_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805129718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805129718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvmulti " "Elaborating entity \"riscvmulti\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670805129789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvmulti1 riscvmulti1:rvmulti " "Elaborating entity \"riscvmulti1\" for hierarchy \"riscvmulti1:rvmulti\"" {  } { { "riscvmulti.sv" "rvmulti" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvmulti1:rvmulti\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\"" {  } { { "riscvmulti.sv" "dp" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegNext riscvmulti1:rvmulti\|datapath:dp\|RegNext:Regnext " "Elaborating entity \"RegNext\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|RegNext:Regnext\"" {  } { { "riscvmulti.sv" "Regnext" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvmulti1:rvmulti\|datapath:dp\|mux2:m " "Elaborating entity \"mux2\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|mux2:m\"" {  } { { "riscvmulti.sv" "m" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFetch riscvmulti1:rvmulti\|datapath:dp\|RegFetch:Regfetch " "Elaborating entity \"RegFetch\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|RegFetch:Regfetch\"" {  } { { "riscvmulti.sv" "Regfetch" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer riscvmulti1:rvmulti\|datapath:dp\|Buffer:buffer1 " "Elaborating entity \"Buffer\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|Buffer:buffer1\"" {  } { { "riscvmulti.sv" "buffer1" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvmulti1:rvmulti\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\"" {  } { { "riscvmulti.sv" "rf" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvmulti1:rvmulti\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|extend:ext\"" {  } { { "riscvmulti.sv" "ext" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buffer_2 riscvmulti1:rvmulti\|datapath:dp\|Buffer_2:buffer_2 " "Elaborating entity \"Buffer_2\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|Buffer_2:buffer_2\"" {  } { { "riscvmulti.sv" "buffer_2" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvmulti1:rvmulti\|datapath:dp\|mux3:MUX_1 " "Elaborating entity \"mux3\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|mux3:MUX_1\"" {  } { { "riscvmulti.sv" "MUX_1" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvmulti1:rvmulti\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscvmulti1:rvmulti\|datapath:dp\|alu:alu\"" {  } { { "riscvmulti.sv" "alu" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v riscvmulti.sv(442) " "Verilog HDL or VHDL warning at riscvmulti.sv(442): object \"v\" assigned a value but never read" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670805129856 "|riscvmulti|riscvmulti1:rvmulti|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvmulti1:rvmulti\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvmulti1:rvmulti\|controller:c\"" {  } { { "riscvmulti.sv" "c" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM riscvmulti1:rvmulti\|controller:c\|FSM:maind " "Elaborating entity \"FSM\" for hierarchy \"riscvmulti1:rvmulti\|controller:c\|FSM:maind\"" {  } { { "riscvmulti.sv" "maind" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvmulti1:rvmulti\|controller:c\|aludec:alud " "Elaborating entity \"aludec\" for hierarchy \"riscvmulti1:rvmulti\|controller:c\|aludec:alud\"" {  } { { "riscvmulti.sv" "alud" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrdec riscvmulti1:rvmulti\|controller:c\|instrdec:istrd " "Elaborating entity \"instrdec\" for hierarchy \"riscvmulti1:rvmulti\|controller:c\|instrdec:istrd\"" {  } { { "riscvmulti.sv" "istrd" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idmem idmem:mem " "Elaborating entity \"idmem\" for hierarchy \"idmem:mem\"" {  } { { "riscvmulti.sv" "mem" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805129876 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 63 riscvmulti.sv(135) " "Verilog HDL warning at riscvmulti.sv(135): number of words (21) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 135 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1670805129877 "|riscvmulti|idmem:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iRAM.data_a 0 riscvmulti.sv(131) " "Net \"iRAM.data_a\" at riscvmulti.sv(131) has no driver or initial value, using a default initial value '0'" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670805129878 "|riscvmulti|idmem:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iRAM.waddr_a 0 riscvmulti.sv(131) " "Net \"iRAM.waddr_a\" at riscvmulti.sv(131) has no driver or initial value, using a default initial value '0'" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670805129878 "|riscvmulti|idmem:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "iRAM.we_a 0 riscvmulti.sv(131) " "Net \"iRAM.we_a\" at riscvmulti.sv(131) has no driver or initial value, using a default initial value '0'" {  } { { "riscvmulti.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1670805129879 "|riscvmulti|idmem:mem"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred RAM node \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670805130128 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred RAM node \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670805130128 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "idmem:mem\|iRAM " "RAM logic \"idmem:mem\|iRAM\" is uninferred due to inappropriate RAM size" {  } { { "riscvmulti.sv" "iRAM" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 131 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670805130129 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "idmem:mem\|dRAM " "RAM logic \"idmem:mem\|dRAM\" is uninferred due to asynchronous read logic" {  } { { "riscvmulti.sv" "dRAM" { Text "C:/Users/zedempire/OneDrive/4770/lab9/riscvmulti.sv" 132 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670805130129 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670805130129 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/zedempire/OneDrive/4770/lab9/db/riscvmulti.ram0_idmem_7ba162e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/zedempire/OneDrive/4770/lab9/db/riscvmulti.ram0_idmem_7ba162e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1670805130130 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670805130648 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670805130648 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670805130648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805130758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"riscvmulti1:rvmulti\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670805130758 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670805130758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2k1 " "Found entity 1: altsyncram_d2k1" {  } { { "db/altsyncram_d2k1.tdf" "" { Text "C:/Users/zedempire/OneDrive/4770/lab9/db/altsyncram_d2k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670805130798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805130798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670805132153 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670805133858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zedempire/OneDrive/4770/lab9/output_files/riscvmulti.map.smsg " "Generated suppressed messages file C:/Users/zedempire/OneDrive/4770/lab9/output_files/riscvmulti.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805133960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670805134135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670805134135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4070 " "Implemented 4070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670805134352 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670805134352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3939 " "Implemented 3939 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670805134352 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670805134352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670805134352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670805134362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 11 19:32:14 2022 " "Processing ended: Sun Dec 11 19:32:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670805134362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670805134362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670805134362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670805134362 ""}
