Command: report datapath > reports/FME_INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  08:44:41 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                 Operator   Signedness  Inputs  Outputs CellArea Line Col     Filename    
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_649_29
  module:increment_unsigned_19
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_649_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_664_29
  module:increment_unsigned_19_1273
   slow         increment   unsigned   7x1      7          34.32                          
------------------------------------------------------------------------------------------
   add_664_29       +       unsigned   7x1      7                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  inc_add_679_29
  module:increment_unsigned_22_23
   slow         increment   unsigned   8x1      8          40.56                          
------------------------------------------------------------------------------------------
   add_679_29       +       unsigned   8x1      8                   0   0 a               
==========================================================================================
FME_INTER_2
 U_crtl
  lt_577_18
  module:lt_signed_530
   slow             <       signed     8x4      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_584_18
  module:lt_signed_528
   slow             <       signed     8x3      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_crtl
  lt_591_18
  module:lt_signed_526
   slow             <       signed     9x5      1           9.36  577  18 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S0_add_18_16
  module:add_signed_carry_191_805
   very_fast        +       signed     12x12x1  12        387.40                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_0_U_S1_add_18_16
  module:add_signed_carry_796
   very_fast        +       signed     14x14x1  14        400.92                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_0_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_191
   very_fast        +       signed     12x12x1  12        406.64                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry
   very_fast        +       signed     14x14x1  14        407.68                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[0].U_F2_U_S10_add_41_28
  module:add_unsigned_carry
   slow             +       unsigned   8x8x1    9          24.96                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_191_804
   very_fast        +       signed     12x12x1  12        406.64                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_795
   very_fast        +       signed     14x14x1  14        408.72                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[1].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_1276
   slow             +       unsigned   8x8x1    9          24.96                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_191_802
   very_fast        +       signed     12x12x1  12        406.64                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_793
   very_fast        +       signed     14x14x1  14        405.08                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[2].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_808
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_191_800
   very_fast        +       signed     12x12x1  12        406.64                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_791
   very_fast        +       signed     14x14x1  14        405.08                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[3].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_808_1280
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S0_add_18_16
  module:add_signed_carry_191_798
   very_fast        +       signed     12x12x1  12        416.00                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S0_add_18_16
                    +       signed     12x2     12                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S0_add_18_10
                    +       signed     12x12    12                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_1_U_S1_add_18_16
  module:add_signed_carry_789
   very_fast        +       signed     14x14x1  14        405.08                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_1_U_S1_add_18_16
                    +       signed     14x2     14                 18  16 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S1_add_18_10
                    +       signed     14x14    14                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  addinc_PUs[4].U_F2_U_S10_add_41_28
  module:add_unsigned_carry_808_1279
   slow             +       unsigned   8x8x1    9          23.92                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S10_add_41_28
                    +       unsigned   9x1      9                  41  28 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S10_add_41_16
                    +       unsigned   8x8      9                  41  16 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_119
   very_fast  csa_and_adder            14x12x16 16        779.48                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_117
   very_fast  csa_and_adder            14x12x16 16        749.32                          
------------------------------------------------------------------------------------------
   PUs[0].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[0].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_115
   very_fast  csa_and_adder            14x12x16 16        745.68                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_113
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[1].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[1].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_111
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_109
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[2].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[2].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_107
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_105
   very_fast  csa_and_adder            14x12x16 16        681.72                          
------------------------------------------------------------------------------------------
   PUs[3].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[3].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_103
   very_fast  csa_and_adder            14x12x16 16        681.20                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S1_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S0_add_18_10
                    +       signed     16x14    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_0_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 U_inter
  csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi
  module:csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_101
   very_fast  csa_and_adder            14x12x16 16        665.08                          
------------------------------------------------------------------------------------------
   PUs[4].U_F2_U_S21_add_18_10
                    +       signed     16x7     16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_S20_add_18_10
                    +       signed     14x16    16                 18  10 FME_INTER_2.vhd 
   PUs[4].U_F2_U_1_U_S2_add_18_10
                    +       signed     12x16    16                 18  10 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[0].U_clip
  gte_446_34
  module:geq_signed_468_1266
   very_fast        >=      signed     11x9     1          41.08  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[11].U_clip_gte_446_34
 module:geq_signed_468_1271
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[12].U_clip_gte_446_34
 module:geq_signed_468_1272
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[14].U_clip_gte_446_34
 module:geq_signed_468
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[2].U_clip
  gte_446_34
  module:geq_signed_468_1264
   very_fast        >=      signed     11x9     1          41.08  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[3].U_clip
  gte_446_34
  module:geq_signed_468_1265
   very_fast        >=      signed     11x9     1          41.08  446  34 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[5].U_clip_gte_446_34
 module:geq_signed_468_1267
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[6].U_clip_gte_446_34
 module:geq_signed_468_1268
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[8].U_clip_gte_446_34
 module:geq_signed_468_1269
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================
FME_INTER_2
 clipping[9].U_clip_gte_446_34
 module:geq_signed_468_1270
  very_fast         >=      signed     11x9     1          41.08  805  11 FME_INTER_2.vhd 
==========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 12561.64      53.22 
external muxes       0.00       0.00 
others           11041.68      46.78 
-------------------------------------
total            23603.32     100.00 

