m255
K4
z2
13
cModel Technology
Z0 d/home/user/eecs151/3stage_riscv/hardware/sim/tests
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vALU
Z1 !s10a 1553902034
Z2 !s110 1553902922
Z3 !s100 ?>B=L>Kc9R;?]CN3=WO>P3
Z4 III_92V;@PXZ3nG_khBJC<3
Z5 V`JN@9S9cnhjKRR_L]QIcM3
Z6 d/home/user/eecs151/3stage_riscv/hardware/sim/tests
Z7 w1553902034
Z8 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v
Z9 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v
L0 3
Z10 OL;L;10.2c;57
r1
31
Z11 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v|
Z12 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 n@a@l@u
Z14 !s108 1553902922.893460
Z15 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/ALU.v|
!i10b 1
!s85 0
!i111 1
vassembly_testbench
!s110 1553914239
!i10b 1
!s100 NhX1]8G911h1ki@JX8CJ50
I3G9@TB@BkVQ@bn?VVLe_=0
R5
R6
w1553914229
Z16 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v
Z17 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v
L0 8
R10
r1
!s85 0
31
!s108 1553914239.715743
!s107 /home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v|
Z18 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/assembly_testbench.v|
!i111 1
R12
vbios_sim
R1
Z19 !s110 1553902921
Z20 !s100 Jmj:MJoP6bmVg2JKRm8eS2
Z21 I<Xc5C5k@Q5chngQ:8Wz4:1
R5
R6
R7
Z22 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v
Z23 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v
L0 4
R10
r1
31
Z24 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v|
R12
Z25 !s108 1553902921.915339
Z26 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/bios_sim.v|
!i10b 1
!s85 0
!i111 1
vbranch_target
R1
R2
Z27 !s100 H6h[Jni1L6UBzGE5<YLMd0
Z28 IO6lY>HAXh9Lb>T`XW[O__1
R5
R6
R7
Z29 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v
Z30 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v
L0 4
R10
r1
31
Z31 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v|
R12
Z32 !s108 1553902922.396984
Z33 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/branch_target.v|
!i10b 1
!s85 0
!i111 1
vbranch_target_testbench
Z34 I1d1Uf68CT^X2VWTBoFT^Z2
R5
R6
Z35 w1551369051
Z36 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v
Z37 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v
L0 9
R10
r1
31
Z38 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v|
Z39 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z40 !s110 1551369055
Z41 !s100 E@ON68KBXa[l=A8NTeeF32
Z42 !s108 1551369055.387847
Z43 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/branch_target_testbench.v|
!i10b 1
!s85 0
!i111 1
vcontrol_path
R1
Z44 !s110 1553902923
Z45 !s100 2l@W69Mc=NLlzbcKh`QFN3
Z46 IPIIMZ[@IYKS_O]eaAL1SB3
R5
R6
R7
Z47 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v
Z48 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v
L0 3
R10
r1
31
Z49 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v|
R12
Z50 !s108 1553902923.352211
Z51 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/control_path.v|
!i10b 1
!s85 0
!i111 1
vControl_Path
Z52 IQgbCQYS9dDc[FdL9k@RA20
R5
R6
Z53 w1551284158
Z54 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v
Z55 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v
L0 3
R10
r1
31
R39
Z56 n@control_@path
Z57 !s110 1551284162
Z58 !s100 =SeG5J^7JQYA1YdbT75GW0
Z59 !s108 1551284162.863066
Z60 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v|
Z61 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Control_Path.v|
!i10b 1
!s85 0
!i111 1
vControl_Path_testbench
Z62 !s10a 1551282715
Z63 I9nda3_VJ[[3?^<5BNoSSz1
R5
R6
Z64 w1551282715
Z65 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v
Z66 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v
L0 13
R10
r1
31
R39
Z67 n@control_@path_testbench
Z68 !s110 1551282729
Z69 !s100 MjzTV?MaT9>AEc=Bzc6PQ3
Z70 !s108 1551282729.151616
Z71 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v|
Z72 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/Control_Path_testbench.v|
!i10b 1
!s85 0
!i111 1
vdata_alignment
Z73 Io_8_8>6FieiGi?mzzbNaX0
R5
R6
Z74 w1553913977
Z75 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v
Z76 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v
L0 4
R10
r1
31
Z77 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v|
R12
Z78 !s110 1553914238
Z79 !s100 01SIZk@3AhdNSf2o0kV<21
Z80 !s108 1553914238.931710
Z81 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_alignment.v|
!i10b 1
!s85 0
!i111 1
vdata_path
Z82 !s10a 1553913721
Z83 I:GWOSk_6ic@`=kCRI_U`=3
R5
R6
Z84 w1553913721
Z85 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v
Z86 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v
L0 3
R10
r1
31
Z87 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v|
R12
Z88 !s110 1553913729
Z89 !s100 1Wi9?gNEF4^Jal7g`gFG=0
Z90 !s108 1553913729.351696
Z91 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/data_path.v|
!i10b 1
!s85 0
!i111 1
vdmem_sim
R1
R2
Z92 !s100 zgi4hWRGoenZNjEGh2[:U3
Z93 I2B9^ah9R<6M<SQT]l;nzz1
R5
R6
R7
Z94 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v
Z95 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v
L0 4
R10
r1
31
Z96 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v|
R12
Z97 !s108 1553902922.159858
Z98 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/dmem_sim.v|
!i10b 1
!s85 0
!i111 1
vhazard_unit
R1
R44
Z99 !s100 [gG]2ATEe1co^lWQaKmX80
Z100 IhVlBa?b[kbgf4[@XL:TC`3
R5
R6
R7
Z101 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v
Z102 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v
L0 1
R10
r1
31
Z103 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v|
R12
Z104 !s108 1553902923.119917
Z105 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/hazard_unit.v|
!i10b 1
!s85 0
!i111 1
vimem_sim
R1
Z106 !s100 FF375Jg^B<L>G:f>eEFcH0
Z107 IczV7=;SgBRXalJACmbzBZ1
R5
R6
R7
Z108 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v
Z109 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v
L0 4
R10
r1
31
Z110 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v|
R12
R2
Z111 !s108 1553902922.042757
Z112 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/imem_sim.v|
!i10b 1
!s85 0
!i111 1
vjump_target
R1
R2
Z113 !s100 cXZSL3`P[m_UkFN[fog[`2
Z114 IaN^DYUO3R565hHVlQ=z7d0
R5
R6
R7
Z115 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v
Z116 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v
L0 5
R10
r1
31
Z117 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v|
R12
Z118 !s108 1553902922.522974
Z119 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/jump_target.v|
!i10b 1
!s85 0
!i111 1
vmem_control
R1
R2
Z120 !s100 `J;5K1o7<URZWh@Y2WS2[1
Z121 I<HUGCZ=j]XE1j9YMDI1PQ1
R5
R6
R7
Z122 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v
Z123 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v
L0 1
R10
r1
31
Z124 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v|
R12
Z125 !s108 1553902922.263097
Z126 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/mem_control.v|
!i10b 1
!s85 0
!i111 1
vpre_decoder
R1
R2
Z127 !s100 VJE3]YO1cIIHhcge=QXJY2
Z128 Ic5[h2AbI7YA>d<M:6;87R2
R5
R6
R7
Z129 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v
Z130 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v
L0 3
R10
r1
31
Z131 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v|
R12
Z132 !s108 1553902922.626148
Z133 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/pre_decoder.v|
!i10b 1
!s85 0
!i111 1
vreg_file
R1
R2
Z134 !s100 Z<CQT;fTIeN8BTQh;HeKe1
Z135 IAgeZ?<VZzzH]A;WF4?dgV1
R5
R6
R7
Z136 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v
Z137 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v
L0 4
R10
r1
31
Z138 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v|
R12
Z139 !s108 1553902922.782045
Z140 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/util.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/reg_file.v|
!i10b 1
!s85 0
!i111 1
vreg_file_testbench
Z141 I_9GCfGLM[5AUQ?[5?`e@12
R5
R6
Z142 w1551111826
Z143 8/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v
Z144 F/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v
L0 19
R10
r1
31
Z145 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v|
R39
Z146 !s110 1551111841
Z147 !s100 :nBkNHM?Yn9D>EX5G?^1^1
Z148 !s108 1551111841.567930
Z149 !s107 /home/user/eecs151/3stage_riscv/hardware/src/testbenches/reg_file_testbench.v|
Z150 !s10a 1551111826
!i10b 1
!s85 0
!i111 1
vRiscv151
R1
Z151 !s100 n2nGVT7c0ddWC]6DKl]kD3
Z152 IkC<nY7neWBmVX`n^HkB<]2
R5
R6
R7
Z153 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v
Z154 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v
L0 3
R10
r1
31
Z155 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v|
R12
Z156 n@riscv151
R19
Z157 !s108 1553902921.576738
Z158 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/defines.v|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Riscv151.v|
!i10b 1
!s85 0
!i111 1
vstore_mask_gen
R1
R44
Z159 !s100 Gdnh]_Pf3[1c;e;]<Di>^1
Z160 I`a`Kza^OPXlmLeTS6?nhn2
R5
R6
R7
Z161 8/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v
Z162 F/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v
L0 4
R10
r1
31
Z163 !s90 -reportprogress|300|-novopt|-incr|-work|work|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v|
R12
Z164 !s108 1553902923.219872
Z165 !s107 /home/user/eecs151/3stage_riscv/hardware/src/riscv_core/Opcode.vh|/home/user/eecs151/3stage_riscv/hardware/src/riscv_core/store_mask_gen.v|
!i10b 1
!s85 0
!i111 1
