Fitter Status : Successful - Wed Dec 11 20:23:44 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : capi-precis
Top-level Entity Name : psl_fpga
Family : Stratix V
Device : 5SGXMA7H2F35C2
Timing Models : Final
Logic utilization (in ALMs) : 68,824 / 234,720 ( 29 % )
Total registers : 86578
Total pins : 426 / 664 ( 64 % )
Total virtual pins : 0
Total block memory bits : 7,093,348 / 52,428,800 ( 14 % )
Total RAM Blocks : 626 / 2,560 ( 24 % )
Total DSP Blocks : 9 / 256 ( 4 % )
Total HSSI STD RX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G RX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 RX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA RX Deserializers : 10 / 24 ( 42 % )
Total HSSI STD TX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G TX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 TX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA TX Serializers : 11 / 24 ( 46 % )
Total HSSI PIPE GEN1_2s : 9 / 24 ( 38 % )
Total HSSI GEN3s : 9 / 24 ( 38 % )
Total PLLs : 13 / 68 ( 19 % )
Total DLLs : 0 / 4 ( 0 % )
