{
  "design": {
    "design_info": {
      "boundary_crc": "0xC5E5D136C3B5C696",
      "device": "xc7z010clg400-1",
      "name": "layer_0",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "axi4_lite_register_m_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "axis_broadcaster_0": "",
      "image_loader_module_0": "",
      "perceptron_0": "",
      "perceptron_1": "",
      "perceptron_2": ""
    },
    "interface_ports": {
      "S00_AXI_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "start_0": {
        "direction": "I"
      },
      "a_tdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "a_tdata_1": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "a_tdata_2": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "done_0": {
        "direction": "O"
      },
      "done_1": {
        "direction": "O"
      },
      "done_2": {
        "direction": "O"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "axi4_lite_register_m_0": {
        "vlnv": "xilinx.com:user:axi4_lite_register_module:1.0",
        "xci_name": "layer_0_axi4_lite_register_m_0_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "layer_0_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "layer_0_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "layer_0_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "layer_0_axis_broadcaster_0_0",
        "parameters": {
          "M02_TDATA_REMAP": {
            "value": "tdata[31:0]"
          },
          "NUM_MI": {
            "value": "3"
          }
        }
      },
      "image_loader_module_0": {
        "vlnv": "xilinx.com:user:image_loader_module:1.0",
        "xci_name": "layer_0_image_loader_module_0_0",
        "parameters": {
          "addressWidth": {
            "value": "10"
          }
        }
      },
      "perceptron_0": {
        "vlnv": "xilinx.com:user:perceptron:1.0",
        "xci_name": "layer_0_perceptron_0_0"
      },
      "perceptron_1": {
        "vlnv": "xilinx.com:user:perceptron:1.0",
        "xci_name": "layer_0_perceptron_0_1"
      },
      "perceptron_2": {
        "vlnv": "xilinx.com:user:perceptron:1.0",
        "xci_name": "layer_0_perceptron_0_2"
      }
    },
    "interface_nets": {
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M01_AXIS",
          "perceptron_1/x"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "perceptron_0/S_AXI"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "perceptron_0/x"
        ]
      },
      "axis_broadcaster_0_M02_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M02_AXIS",
          "perceptron_2/x"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi4_lite_register_m_0/s_axil",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "perceptron_1/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "perceptron_2/S_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "image_loader_module_0/S_AXI",
          "axi_interconnect_0/M04_AXI"
        ]
      },
      "S00_AXI_0_1": {
        "interface_ports": [
          "S00_AXI_0",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "image_loader_module_0_x": {
        "interface_ports": [
          "image_loader_module_0/x",
          "axis_broadcaster_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "axi4_lite_register_m_0_bias_0": {
        "ports": [
          "axi4_lite_register_m_0/bias_0",
          "perceptron_0/bias"
        ]
      },
      "axi4_lite_register_m_0_bias_1": {
        "ports": [
          "axi4_lite_register_m_0/bias_1",
          "perceptron_1/bias"
        ]
      },
      "M03_ACLK_1": {
        "ports": [
          "sys_clock",
          "axi4_lite_register_m_0/aclk",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/ACLK",
          "axis_broadcaster_0/aclk",
          "axi_interconnect_0/M04_ACLK",
          "image_loader_module_0/s_axi_aclk",
          "perceptron_0/s_axi_aclk",
          "perceptron_1/s_axi_aclk",
          "perceptron_2/s_axi_aclk"
        ]
      },
      "start_0_1": {
        "ports": [
          "start_0",
          "image_loader_module_0/start",
          "perceptron_0/start",
          "perceptron_1/start",
          "perceptron_2/start"
        ]
      },
      "axi4_lite_register_m_0_bias_2": {
        "ports": [
          "axi4_lite_register_m_0/bias_2",
          "perceptron_2/bias"
        ]
      },
      "perceptron_0_a_tdata": {
        "ports": [
          "perceptron_0/a_tdata",
          "a_tdata_0"
        ]
      },
      "perceptron_1_a_tdata": {
        "ports": [
          "perceptron_1/a_tdata",
          "a_tdata_1"
        ]
      },
      "perceptron_2_a_tdata": {
        "ports": [
          "perceptron_2/a_tdata",
          "a_tdata_2"
        ]
      },
      "perceptron_0_done": {
        "ports": [
          "perceptron_0/done",
          "done_0"
        ]
      },
      "perceptron_1_done": {
        "ports": [
          "perceptron_1/done",
          "done_1"
        ]
      },
      "perceptron_2_done": {
        "ports": [
          "perceptron_2/done",
          "done_2"
        ]
      },
      "axi4_lite_register_m_0_control": {
        "ports": [
          "axi4_lite_register_m_0/control",
          "axi4_lite_register_m_0/status"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "reset",
          "axis_broadcaster_0/aresetn",
          "axi4_lite_register_m_0/aresetn",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "image_loader_module_0/s_axi_aresetn",
          "perceptron_0/s_axi_aresetn",
          "perceptron_1/s_axi_aresetn",
          "perceptron_2/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi4_lite_register_m_0_reg0": {
                "address_block": "/axi4_lite_register_m_0/s_axil/reg0",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_image_loader_module_0_reg0": {
                "address_block": "/image_loader_module_0/S_AXI/reg0",
                "offset": "0x80030000",
                "range": "64K"
              },
              "SEG_perceptron_0_reg0": {
                "address_block": "/perceptron_0/S_AXI/reg0",
                "offset": "0x80000000",
                "range": "64K"
              },
              "SEG_perceptron_1_reg0": {
                "address_block": "/perceptron_1/S_AXI/reg0",
                "offset": "0x80010000",
                "range": "64K"
              },
              "SEG_perceptron_2_reg0": {
                "address_block": "/perceptron_2/S_AXI/reg0",
                "offset": "0x80020000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}