

================================================================
== Vivado HLS Report for 'streamv'
================================================================
* Date:           Wed Jul  6 14:15:32 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.154 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 8.334 ns | 8.334 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      761|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        0|       17|    -|
|Memory               |        8|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      189|    -|
|Register             |        -|      -|      345|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|      0|      345|      967|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |streamv_mux_42_67bkb_U1  |streamv_mux_42_67bkb  |        0|      0|  0|  17|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  17|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |brams_V_0_U  |streamv_brams_V_0  |        2|  0|   0|    0|   512|   67|     1|        34304|
    |brams_V_1_U  |streamv_brams_V_0  |        2|  0|   0|    0|   512|   67|     1|        34304|
    |brams_V_2_U  |streamv_brams_V_0  |        2|  0|   0|    0|   512|   67|     1|        34304|
    |brams_V_3_U  |streamv_brams_V_0  |        2|  0|   0|    0|   512|   67|     1|        34304|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                   |        8|  0|   0|    0|  2048|  268|     4|       137216|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln214_fu_777_p2        |     +    |      0|  0|   3|           2|           1|
    |add_ln700_1_fu_677_p2      |     +    |      0|  0|   9|           9|           1|
    |add_ln700_2_fu_712_p2      |     +    |      0|  0|   9|           9|           1|
    |add_ln700_fu_645_p2        |     +    |      0|  0|   9|           9|           1|
    |add_ln701_fu_724_p2        |     +    |      0|  0|   9|           9|           2|
    |and_ln791_1_fu_555_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln791_2_fu_585_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln791_3_fu_590_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln791_4_fu_594_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln791_fu_527_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln791_1_fu_379_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln791_fu_367_p2       |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln879_1_fu_706_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_2_fu_343_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln879_3_fu_349_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln879_4_fu_355_p2     |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln879_fu_337_p2       |   icmp   |      0|  0|  29|          64|           1|
    |icmp_ln895_fu_684_p2       |   icmp   |      0|  0|  13|           9|           1|
    |or_ln27_fu_389_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln54_fu_657_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln791_1_fu_373_p2       |    or    |      0|  0|  64|          64|          64|
    |or_ln791_fu_361_p2         |    or    |      0|  0|  64|          64|          64|
    |brams_V_0_d0               |  select  |      0|  0|  75|           1|          67|
    |brams_V_1_d0               |  select  |      0|  0|  75|           1|          67|
    |brams_V_2_d0               |  select  |      0|  0|  75|           1|          67|
    |brams_V_3_d0               |  select  |      0|  0|  75|           1|          67|
    |select_ln791_fu_600_p3     |  select  |      0|  0|  75|           1|          67|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln54_fu_661_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln791_1_fu_550_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln791_fu_522_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 761|         578|         494|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0197_phi_fu_330_p4               |  15|          3|    1|          3|
    |ap_phi_mux_ptrsep_V_flag_1_phi_fu_287_p4      |   9|          2|    1|          2|
    |ap_phi_mux_ptrsep_V_flag_2_phi_fu_308_p4      |  15|          3|    1|          3|
    |ap_phi_mux_ptrsep_V_new_1_phi_fu_298_p4       |   9|          2|    9|         18|
    |ap_phi_mux_ptrsep_V_new_2_phi_fu_319_p4       |  15|          3|    9|         27|
    |ap_phi_mux_t_V_3_phi_fu_263_p4                |  15|          3|    9|         27|
    |ap_phi_reg_pp0_iter3_ptrsep_V_flag_0_reg_270  |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter3_ptrsep_V_flag_1_reg_283  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_ptrsep_V_new_1_reg_295   |   9|          2|    9|         18|
    |ap_sig_allocacmp_readidx_V_load               |   9|          2|    2|          4|
    |ap_sig_allocacmp_t_V_1                        |   9|          2|    9|         18|
    |candout_V                                     |  15|          3|   64|        192|
    |first                                         |  15|          3|    1|          3|
    |last                                          |  15|          3|    1|          3|
    |t_V_3_reg_260                                 |  15|          3|    9|         27|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 189|         39|  127|        350|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrsep_V_flag_0_reg_270  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrsep_V_flag_1_reg_283  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ptrsep_V_new_1_reg_295   |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter2_ptrsep_V_flag_0_reg_270  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ptrsep_V_flag_1_reg_283  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_ptrsep_V_new_1_reg_295   |   9|   0|    9|          0|
    |ap_phi_reg_pp0_iter3_ptrsep_V_flag_0_reg_270  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ptrsep_V_flag_1_reg_283  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_ptrsep_V_new_1_reg_295   |   9|   0|    9|          0|
    |candin_0_V_read_reg_813                       |  64|   0|   64|          0|
    |candin_1_V_read_reg_826                       |  64|   0|   64|          0|
    |candin_2_V_read_reg_841                       |  64|   0|   64|          0|
    |candin_3_V_read_reg_854                       |  64|   0|   64|          0|
    |eventstart_read_reg_805                       |   1|   0|    1|          0|
    |icmp_ln791_1_reg_874                          |   1|   0|    1|          0|
    |icmp_ln791_reg_868                            |   1|   0|    1|          0|
    |icmp_ln879_1_reg_917                          |   1|   0|    1|          0|
    |icmp_ln879_2_reg_833                          |   1|   0|    1|          0|
    |icmp_ln879_3_reg_847                          |   1|   0|    1|          0|
    |icmp_ln879_4_reg_860                          |   1|   0|    1|          0|
    |icmp_ln879_reg_819                            |   1|   0|    1|          0|
    |icmp_ln895_reg_887                            |   1|   0|    1|          0|
    |lastvalid_read_reg_794                        |   1|   0|    1|          0|
    |or_ln27_reg_879                               |   1|   0|    1|          0|
    |ptrsep_V                                      |   9|   0|    9|          0|
    |rdptr_V                                       |   9|   0|    9|          0|
    |readidx_V                                     |   2|   0|    2|          0|
    |readidx_V_load_reg_891                        |   2|   0|    2|          0|
    |t_V_3_reg_260                                 |   9|   0|    9|          0|
    |write_r                                       |   1|   0|    1|          0|
    |wrptr_V                                       |   9|   0|    9|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 345|   0|  345|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    streamv   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    streamv   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    streamv   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    streamv   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    streamv   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    streamv   | return value |
|ap_return         | out |    1| ap_ctrl_hs |    streamv   | return value |
|candin_0_V        |  in |   64|   ap_none  |  candin_0_V  |    pointer   |
|candin_1_V        |  in |   64|   ap_none  |  candin_1_V  |    pointer   |
|candin_2_V        |  in |   64|   ap_none  |  candin_2_V  |    pointer   |
|candin_3_V        |  in |   64|   ap_none  |  candin_3_V  |    pointer   |
|candout_V         | out |   64|   ap_vld   |   candout_V  |    pointer   |
|candout_V_ap_vld  | out |    1|   ap_vld   |   candout_V  |    pointer   |
|eventstart        |  in |    1|   ap_none  |  eventstart  |    scalar    |
|lastvalid         |  in |    1|   ap_none  |   lastvalid  |    scalar    |
|first             | out |    1|   ap_vld   |     first    |    pointer   |
|first_ap_vld      | out |    1|   ap_vld   |     first    |    pointer   |
|last              | out |    1|   ap_vld   |     last     |    pointer   |
|last_ap_vld       | out |    1|   ap_vld   |     last     |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lastvalid_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lastvalid)" [src/stream.cc:10]   --->   Operation 5 'read' 'lastvalid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%eventstart_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %eventstart)" [src/stream.cc:10]   --->   Operation 6 'read' 'eventstart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%candin_0_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_0_V)" [src/stream.cc:30]   --->   Operation 7 'read' 'candin_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.06ns)   --->   "%icmp_ln879 = icmp ne i64 %candin_0_V_read, 0" [src/stream.cc:31]   --->   Operation 8 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%candin_1_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_1_V)" [src/stream.cc:30]   --->   Operation 9 'read' 'candin_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "%icmp_ln879_2 = icmp ne i64 %candin_1_V_read, 0" [src/stream.cc:31]   --->   Operation 10 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%candin_2_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_2_V)" [src/stream.cc:30]   --->   Operation 11 'read' 'candin_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln879_3 = icmp ne i64 %candin_2_V_read, 0" [src/stream.cc:31]   --->   Operation 12 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%candin_3_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_3_V)" [src/stream.cc:30]   --->   Operation 13 'read' 'candin_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.06ns)   --->   "%icmp_ln879_4 = icmp ne i64 %candin_3_V_read, 0" [src/stream.cc:31]   --->   Operation 14 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791)   --->   "%or_ln791 = or i64 %candin_3_V_read, %candin_2_V_read" [src/stream.cc:40]   --->   Operation 15 'or' 'or_ln791' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln791 = icmp eq i64 %or_ln791, 0" [src/stream.cc:40]   --->   Operation 16 'icmp' 'icmp_ln791' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln791_1)   --->   "%or_ln791_1 = or i64 %candin_1_V_read, %candin_0_V_read" [src/stream.cc:40]   --->   Operation 17 'or' 'or_ln791_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln791_1 = icmp ne i64 %or_ln791_1, 0" [src/stream.cc:40]   --->   Operation 18 'icmp' 'icmp_ln791_1' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%write_load = load i1* @write_r, align 1" [src/stream.cc:28]   --->   Operation 19 'load' 'write_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %write_load, %eventstart_read" [src/stream.cc:27]   --->   Operation 20 'or' 'or_ln27' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_0_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 21 'partset' 'p_Result_s' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %eventstart_read, i1 %icmp_ln879)" [src/stream.cc:11]   --->   Operation 22 'bitconcatenate' 'tmp_1' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%storemerge1 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_s, i2 %tmp_1, i32 0, i32 1)" [src/stream.cc:11]   --->   Operation 23 'partset' 'storemerge1' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%p_Result_16_1 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_1_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 24 'partset' 'p_Result_16_1' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%tmp_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_2)" [src/stream.cc:34]   --->   Operation 25 'bitconcatenate' 'tmp_2' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%p_Result_3_1 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_16_1, i2 %tmp_2, i32 0, i32 1)" [src/stream.cc:34]   --->   Operation 26 'partset' 'p_Result_3_1' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%p_Result_16_2 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_2_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 27 'partset' 'p_Result_16_2' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%tmp_3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_3)" [src/stream.cc:34]   --->   Operation 28 'bitconcatenate' 'tmp_3' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%p_Result_3_2 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_16_2, i2 %tmp_3, i32 0, i32 1)" [src/stream.cc:34]   --->   Operation 29 'partset' 'p_Result_3_2' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_16_3 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_3_V_read, i32 3, i32 66)" [src/stream.cc:30]   --->   Operation 30 'partset' 'p_Result_16_3' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_4)" [src/stream.cc:34]   --->   Operation 31 'bitconcatenate' 'tmp_4' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_3_3 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_16_3, i2 %tmp_4, i32 0, i32 1)" [src/stream.cc:34]   --->   Operation 32 'partset' 'p_Result_3_3' <Predicate = (!lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%storemerge = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_3_V_read, i1 %icmp_ln879_4, i1 false, i1 %icmp_ln879_4)" [src/stream.cc:40]   --->   Operation 33 'bitconcatenate' 'storemerge' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%xor_ln791 = xor i1 %icmp_ln879_4, true" [src/stream.cc:40]   --->   Operation 34 'xor' 'xor_ln791' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%and_ln791 = and i1 %icmp_ln879_3, %xor_ln791" [src/stream.cc:40]   --->   Operation 35 'and' 'and_ln791' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%prep_V_load_s = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_2_V_read, i1 %and_ln791, i1 false, i1 %icmp_ln879_3)" [src/stream.cc:40]   --->   Operation 36 'bitconcatenate' 'prep_V_load_s' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%p_Result_5_2_c = call i67 @_ssdm_op_BitConcatenate.i67.i64.i2.i1(i64 %candin_1_V_read, i2 0, i1 %icmp_ln879_2)" [src/stream.cc:43]   --->   Operation 37 'bitconcatenate' 'p_Result_5_2_c' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%xor_ln791_1 = xor i1 %icmp_ln879_2, true" [src/stream.cc:40]   --->   Operation 38 'xor' 'xor_ln791_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%and_ln791_1 = and i1 %icmp_ln791_1, %icmp_ln791" [src/stream.cc:40]   --->   Operation 39 'and' 'and_ln791_1' <Predicate = (lastvalid_read)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%prep_V_load_4 = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_1_V_read, i1 %and_ln791_1, i1 false, i1 %icmp_ln879_2)" [src/stream.cc:40]   --->   Operation 40 'bitconcatenate' 'prep_V_load_4' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln11 = select i1 %lastvalid_read, i67 %storemerge, i67 %p_Result_3_3" [src/stream.cc:11]   --->   Operation 41 'select' 'select_ln11' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %lastvalid_read, i67 %prep_V_load_s, i67 %p_Result_3_2" [src/stream.cc:11]   --->   Operation 42 'select' 'select_ln11_1' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%and_ln791_2 = and i1 %lastvalid_read, %xor_ln791_1" [src/stream.cc:40]   --->   Operation 43 'and' 'and_ln791_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln791_4)   --->   "%and_ln791_3 = and i1 %icmp_ln879, %icmp_ln791" [src/stream.cc:40]   --->   Operation 44 'and' 'and_ln791_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln791_4 = and i1 %and_ln791_3, %and_ln791_2" [src/stream.cc:40]   --->   Operation 45 'and' 'and_ln791_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln791 = select i1 %and_ln791_4, i67 %p_Result_5_2_c, i67 %prep_V_load_4" [src/stream.cc:40]   --->   Operation 46 'select' 'select_ln791' <Predicate = (lastvalid_read)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %lastvalid_read, i67 %select_ln791, i67 %p_Result_3_1" [src/stream.cc:11]   --->   Operation 47 'select' 'select_ln11_2' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sel_tmp = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_0_V_read, i1 %and_ln791_4, i1 %eventstart_read, i1 %icmp_ln879)" [src/stream.cc:40]   --->   Operation 48 'bitconcatenate' 'sel_tmp' <Predicate = (lastvalid_read)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.39ns)   --->   "%select_ln11_3 = select i1 %lastvalid_read, i67 %sel_tmp, i67 %storemerge1" [src/stream.cc:11]   --->   Operation 49 'select' 'select_ln11_3' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = load i9* @wrptr_V, align 2" [src/stream.cc:49]   --->   Operation 50 'load' 't_V' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [src/stream.cc:49]   --->   Operation 51 'zext' 'zext_ln544' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%brams_V_0_addr = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544" [src/stream.cc:49]   --->   Operation 52 'getelementptr' 'brams_V_0_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.15ns)   --->   "store i67 %select_ln11_3, i67* %brams_V_0_addr, align 16" [src/stream.cc:49]   --->   Operation 53 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%brams_V_1_addr = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544" [src/stream.cc:49]   --->   Operation 54 'getelementptr' 'brams_V_1_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.15ns)   --->   "store i67 %select_ln11_2, i67* %brams_V_1_addr, align 16" [src/stream.cc:49]   --->   Operation 55 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%brams_V_2_addr = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544" [src/stream.cc:49]   --->   Operation 56 'getelementptr' 'brams_V_2_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.15ns)   --->   "store i67 %select_ln11_1, i67* %brams_V_2_addr, align 16" [src/stream.cc:49]   --->   Operation 57 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%brams_V_3_addr = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544" [src/stream.cc:49]   --->   Operation 58 'getelementptr' 'brams_V_3_addr' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.15ns)   --->   "store i67 %select_ln11, i67* %brams_V_3_addr, align 16" [src/stream.cc:49]   --->   Operation 59 'store' <Predicate = (or_ln27)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_2 : Operation 60 [1/1] (0.51ns)   --->   "%add_ln700 = add i9 %t_V, 1" [src/stream.cc:51]   --->   Operation 60 'add' 'add_ln700' <Predicate = (or_ln27)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i9 %add_ln700, i9* @wrptr_V, align 2" [src/stream.cc:51]   --->   Operation 61 'store' <Predicate = (or_ln27)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.12ns)   --->   "%or_ln54 = or i1 %lastvalid_read, %eventstart_read" [src/stream.cc:54]   --->   Operation 62 'or' 'or_ln54' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.12ns)   --->   "%xor_ln54 = xor i1 %lastvalid_read, true" [src/stream.cc:54]   --->   Operation 63 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %or_ln54, label %mergeST, label %._crit_edge305.new" [src/stream.cc:54]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "store i1 %xor_ln54, i1* @write_r, align 1" [src/stream.cc:27]   --->   Operation 65 'store' <Predicate = (or_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%t_V_1 = load i9* @ptrsep_V, align 2" [src/stream.cc:52]   --->   Operation 66 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.60ns)   --->   "br i1 %or_ln27, label %.preheader.0, label %.loopexit._crit_edge" [src/stream.cc:46]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 68 [1/1] (0.51ns)   --->   "%add_ln700_1 = add i9 %t_V_1, 1" [src/stream.cc:52]   --->   Operation 68 'add' 'add_ln700_1' <Predicate = (or_ln27)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.60ns)   --->   "br label %.loopexit._crit_edge" [src/stream.cc:53]   --->   Operation 69 'br' <Predicate = (or_ln27)> <Delay = 0.60>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%t_V_3 = phi i9 [ %add_ln700_1, %.preheader.0 ], [ %t_V_1, %codeRepl1_ifconv ]"   --->   Operation 70 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.59ns)   --->   "%icmp_ln895 = icmp eq i9 %t_V_3, 0" [src/stream.cc:55]   --->   Operation 71 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %0" [src/stream.cc:55]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%t_V_2 = load i9* @rdptr_V, align 2" [src/stream.cc:56]   --->   Operation 73 'load' 't_V_2' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i9 %t_V_2 to i64" [src/stream.cc:56]   --->   Operation 74 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%readidx_V_load = load i2* @readidx_V, align 1" [src/stream.cc:56]   --->   Operation 75 'load' 'readidx_V_load' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%brams_V_0_addr_1 = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544_1" [src/stream.cc:56]   --->   Operation 76 'getelementptr' 'brams_V_0_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.15ns)   --->   "%brams_V_0_load = load i67* %brams_V_0_addr_1, align 16" [src/stream.cc:56]   --->   Operation 77 'load' 'brams_V_0_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%brams_V_1_addr_1 = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544_1" [src/stream.cc:56]   --->   Operation 78 'getelementptr' 'brams_V_1_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (1.15ns)   --->   "%brams_V_1_load = load i67* %brams_V_1_addr_1, align 16" [src/stream.cc:56]   --->   Operation 79 'load' 'brams_V_1_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%brams_V_2_addr_1 = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544_1" [src/stream.cc:56]   --->   Operation 80 'getelementptr' 'brams_V_2_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.15ns)   --->   "%brams_V_2_load = load i67* %brams_V_2_addr_1, align 16" [src/stream.cc:56]   --->   Operation 81 'load' 'brams_V_2_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%brams_V_3_addr_1 = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544_1" [src/stream.cc:56]   --->   Operation 82 'getelementptr' 'brams_V_3_addr_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.15ns)   --->   "%brams_V_3_load = load i67* %brams_V_3_addr_1, align 16" [src/stream.cc:56]   --->   Operation 83 'load' 'brams_V_3_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_3 : Operation 84 [1/1] (0.34ns)   --->   "%icmp_ln879_1 = icmp eq i2 %readidx_V_load, -1" [src/stream.cc:60]   --->   Operation 84 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln895)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.51ns)   --->   "%add_ln700_2 = add i9 %t_V_2, 1" [src/stream.cc:61]   --->   Operation 85 'add' 'add_ln700_2' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i9 %add_ln700_2, i9* @rdptr_V, align 2" [src/stream.cc:61]   --->   Operation 86 'store' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.51ns)   --->   "%add_ln701 = add i9 %t_V_3, -1" [src/stream.cc:62]   --->   Operation 87 'add' 'add_ln701' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.60ns)   --->   "br label %._crit_edge306" [src/stream.cc:63]   --->   Operation 88 'br' <Predicate = (!icmp_ln895 & icmp_ln879_1)> <Delay = 0.60>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_3_V), !map !83"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_2_V), !map !89"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_1_V), !map !95"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_0_V), !map !101"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %candout_V), !map !107"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %eventstart), !map !113"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %lastvalid), !map !119"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %first), !map !123"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %last), !map !127"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !131"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @streamv_str) nounwind"   --->   Operation 99 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/stream.cc:21]   --->   Operation 100 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_0 = phi i1 [ true, %.preheader.0 ], [ false, %codeRepl1_ifconv ]"   --->   Operation 101 'phi' 'ptrsep_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge305.new"   --->   Operation 102 'br' <Predicate = (or_ln54)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (1.15ns)   --->   "%brams_V_0_load = load i67* %brams_V_0_addr_1, align 16" [src/stream.cc:56]   --->   Operation 103 'load' 'brams_V_0_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 104 [1/2] (1.15ns)   --->   "%brams_V_1_load = load i67* %brams_V_1_addr_1, align 16" [src/stream.cc:56]   --->   Operation 104 'load' 'brams_V_1_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 105 [1/2] (1.15ns)   --->   "%brams_V_2_load = load i67* %brams_V_2_addr_1, align 16" [src/stream.cc:56]   --->   Operation 105 'load' 'brams_V_2_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 106 [1/2] (1.15ns)   --->   "%brams_V_3_load = load i67* %brams_V_3_addr_1, align 16" [src/stream.cc:56]   --->   Operation 106 'load' 'brams_V_3_load' <Predicate = (!icmp_ln895)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 67> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.39ns)   --->   "%p_Val2_s = call i67 @_ssdm_op_Mux.ap_auto.4i67.i2(i67 %brams_V_0_load, i67 %brams_V_1_load, i67 %brams_V_2_load, i67 %brams_V_3_load, i2 %readidx_V_load)" [src/stream.cc:56]   --->   Operation 107 'mux' 'p_Val2_s' <Predicate = (!icmp_ln895)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i67 %p_Val2_s to i1" [src/stream.cc:56]   --->   Operation 108 'trunc' 'p_Result_2' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_s_10 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 1)" [src/stream.cc:57]   --->   Operation 109 'bitselect' 'p_Result_s_10' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 %p_Result_s_10)" [src/stream.cc:57]   --->   Operation 110 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 2)" [src/stream.cc:58]   --->   Operation 111 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 %p_Result_1)" [src/stream.cc:58]   --->   Operation 112 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_7 = call i64 @_ssdm_op_PartSelect.i64.i67.i32.i32(i67 %p_Val2_s, i32 3, i32 66)" [src/stream.cc:59]   --->   Operation 113 'partselect' 'p_Result_7' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 %p_Result_7)" [src/stream.cc:59]   --->   Operation 114 'write' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.60ns)   --->   "br i1 %icmp_ln879_1, label %1, label %._crit_edge306" [src/stream.cc:60]   --->   Operation 115 'br' <Predicate = (!icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_1 = phi i1 [ true, %1 ], [ %ptrsep_V_flag_0, %0 ]"   --->   Operation 116 'phi' 'ptrsep_V_flag_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ptrsep_V_new_1 = phi i9 [ %add_ln701, %1 ], [ %t_V_3, %0 ]"   --->   Operation 117 'phi' 'ptrsep_V_new_1' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.23ns)   --->   "%add_ln214 = add i2 %readidx_V_load, 1" [src/stream.cc:64]   --->   Operation 118 'add' 'add_ln214' <Predicate = (!icmp_ln895)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "store i2 %add_ln214, i2* @readidx_V, align 1" [src/stream.cc:64]   --->   Operation 119 'store' <Predicate = (!icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.60ns)   --->   "br label %3" [src/stream.cc:65]   --->   Operation 120 'br' <Predicate = (!icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 false)" [src/stream.cc:67]   --->   Operation 121 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 false)" [src/stream.cc:68]   --->   Operation 122 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 0)" [src/stream.cc:69]   --->   Operation 123 'write' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.60ns)   --->   "br label %3" [src/stream.cc:70]   --->   Operation 124 'br' <Predicate = (icmp_ln895)> <Delay = 0.60>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%ptrsep_V_flag_2 = phi i1 [ %ptrsep_V_flag_0, %2 ], [ %ptrsep_V_flag_1, %._crit_edge306 ]"   --->   Operation 125 'phi' 'ptrsep_V_flag_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%ptrsep_V_new_2 = phi i9 [ 0, %2 ], [ %ptrsep_V_new_1, %._crit_edge306 ]" [src/stream.cc:62]   --->   Operation 126 'phi' 'ptrsep_V_new_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%p_0197 = phi i1 [ false, %2 ], [ %p_Result_2, %._crit_edge306 ]"   --->   Operation 127 'phi' 'p_0197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %ptrsep_V_flag_2, label %mergeST99, label %.new"   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i9 %ptrsep_V_new_2, i9* @ptrsep_V, align 2" [src/stream.cc:52]   --->   Operation 129 'store' <Predicate = (ptrsep_V_flag_2)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %.new"   --->   Operation 130 'br' <Predicate = (ptrsep_V_flag_2)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "ret i1 %p_0197" [src/stream.cc:72]   --->   Operation 131 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ candin_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candin_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ candout_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eventstart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastvalid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ last]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ptrsep_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ wrptr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ brams_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ brams_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ rdptr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readidx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lastvalid_read    (read          ) [ 01100]
eventstart_read   (read          ) [ 01100]
candin_0_V_read   (read          ) [ 01100]
icmp_ln879        (icmp          ) [ 01100]
candin_1_V_read   (read          ) [ 01100]
icmp_ln879_2      (icmp          ) [ 01100]
candin_2_V_read   (read          ) [ 01100]
icmp_ln879_3      (icmp          ) [ 01100]
candin_3_V_read   (read          ) [ 01100]
icmp_ln879_4      (icmp          ) [ 01100]
or_ln791          (or            ) [ 00000]
icmp_ln791        (icmp          ) [ 01100]
or_ln791_1        (or            ) [ 00000]
icmp_ln791_1      (icmp          ) [ 01100]
write_load        (load          ) [ 00000]
or_ln27           (or            ) [ 01110]
p_Result_s        (partset       ) [ 00000]
tmp_1             (bitconcatenate) [ 00000]
storemerge1       (partset       ) [ 00000]
p_Result_16_1     (partset       ) [ 00000]
tmp_2             (bitconcatenate) [ 00000]
p_Result_3_1      (partset       ) [ 00000]
p_Result_16_2     (partset       ) [ 00000]
tmp_3             (bitconcatenate) [ 00000]
p_Result_3_2      (partset       ) [ 00000]
p_Result_16_3     (partset       ) [ 00000]
tmp_4             (bitconcatenate) [ 00000]
p_Result_3_3      (partset       ) [ 00000]
storemerge        (bitconcatenate) [ 00000]
xor_ln791         (xor           ) [ 00000]
and_ln791         (and           ) [ 00000]
prep_V_load_s     (bitconcatenate) [ 00000]
p_Result_5_2_c    (bitconcatenate) [ 00000]
xor_ln791_1       (xor           ) [ 00000]
and_ln791_1       (and           ) [ 00000]
prep_V_load_4     (bitconcatenate) [ 00000]
select_ln11       (select        ) [ 00000]
select_ln11_1     (select        ) [ 00000]
and_ln791_2       (and           ) [ 00000]
and_ln791_3       (and           ) [ 00000]
and_ln791_4       (and           ) [ 00000]
select_ln791      (select        ) [ 00000]
select_ln11_2     (select        ) [ 00000]
sel_tmp           (bitconcatenate) [ 00000]
select_ln11_3     (select        ) [ 00000]
t_V               (load          ) [ 00000]
zext_ln544        (zext          ) [ 00000]
brams_V_0_addr    (getelementptr ) [ 00000]
store_ln49        (store         ) [ 00000]
brams_V_1_addr    (getelementptr ) [ 00000]
store_ln49        (store         ) [ 00000]
brams_V_2_addr    (getelementptr ) [ 00000]
store_ln49        (store         ) [ 00000]
brams_V_3_addr    (getelementptr ) [ 00000]
store_ln49        (store         ) [ 00000]
add_ln700         (add           ) [ 00000]
store_ln51        (store         ) [ 00000]
or_ln54           (or            ) [ 01111]
xor_ln54          (xor           ) [ 00000]
br_ln54           (br            ) [ 00000]
store_ln27        (store         ) [ 00000]
t_V_1             (load          ) [ 00000]
br_ln46           (br            ) [ 01011]
add_ln700_1       (add           ) [ 00000]
br_ln53           (br            ) [ 01011]
t_V_3             (phi           ) [ 01011]
icmp_ln895        (icmp          ) [ 01011]
br_ln55           (br            ) [ 00000]
t_V_2             (load          ) [ 00000]
zext_ln544_1      (zext          ) [ 00000]
readidx_V_load    (load          ) [ 01001]
brams_V_0_addr_1  (getelementptr ) [ 01001]
brams_V_1_addr_1  (getelementptr ) [ 01001]
brams_V_2_addr_1  (getelementptr ) [ 01001]
brams_V_3_addr_1  (getelementptr ) [ 01001]
icmp_ln879_1      (icmp          ) [ 01011]
add_ln700_2       (add           ) [ 00000]
store_ln61        (store         ) [ 00000]
add_ln701         (add           ) [ 01011]
br_ln63           (br            ) [ 01011]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
specbitsmap_ln0   (specbitsmap   ) [ 00000]
spectopmodule_ln0 (spectopmodule ) [ 00000]
specpipeline_ln21 (specpipeline  ) [ 00000]
ptrsep_V_flag_0   (phi           ) [ 01001]
br_ln0            (br            ) [ 00000]
brams_V_0_load    (load          ) [ 00000]
brams_V_1_load    (load          ) [ 00000]
brams_V_2_load    (load          ) [ 00000]
brams_V_3_load    (load          ) [ 00000]
p_Val2_s          (mux           ) [ 00000]
p_Result_2        (trunc         ) [ 00000]
p_Result_s_10     (bitselect     ) [ 00000]
write_ln57        (write         ) [ 00000]
p_Result_1        (bitselect     ) [ 00000]
write_ln58        (write         ) [ 00000]
p_Result_7        (partselect    ) [ 00000]
write_ln59        (write         ) [ 00000]
br_ln60           (br            ) [ 00000]
ptrsep_V_flag_1   (phi           ) [ 01001]
ptrsep_V_new_1    (phi           ) [ 01001]
add_ln214         (add           ) [ 00000]
store_ln64        (store         ) [ 00000]
br_ln65           (br            ) [ 00000]
write_ln67        (write         ) [ 00000]
write_ln68        (write         ) [ 00000]
write_ln69        (write         ) [ 00000]
br_ln70           (br            ) [ 00000]
ptrsep_V_flag_2   (phi           ) [ 01001]
ptrsep_V_new_2    (phi           ) [ 00000]
p_0197            (phi           ) [ 00000]
br_ln0            (br            ) [ 00000]
store_ln52        (store         ) [ 00000]
br_ln0            (br            ) [ 00000]
ret_ln72          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="candin_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="candin_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="candin_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="candin_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candin_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="candout_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="candout_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eventstart">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eventstart"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lastvalid">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastvalid"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="last">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_r">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_r"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ptrsep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptrsep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="wrptr_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wrptr_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="brams_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="brams_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="brams_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="brams_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="brams_V_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rdptr_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdptr_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="readidx_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readidx_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i67.i64"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i67.i67.i2.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i67.i64.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamv_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i67.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="lastvalid_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastvalid_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="eventstart_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eventstart_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="candin_0_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_0_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="candin_1_V_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_1_V_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="candin_2_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_2_V_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="candin_3_V_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="candin_3_V_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/4 write_ln67/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/4 write_ln68/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/4 write_ln69/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="brams_V_0_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="67" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_0_addr/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="67" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="219" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="222" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/2 brams_V_0_load/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="brams_V_1_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="67" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_1_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="0"/>
<pin id="182" dir="0" index="1" bw="67" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/2 brams_V_1_load/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="brams_V_2_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="67" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_2_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="67" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="244" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="246" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/2 brams_V_2_load/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="brams_V_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="67" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_3_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="67" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="67" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="67" slack="2147483647"/>
<pin id="258" dir="1" index="7" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln49/2 brams_V_3_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="brams_V_0_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="67" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_0_addr_1/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="brams_V_1_addr_1_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="67" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_1_addr_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="brams_V_2_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="67" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="9" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_2_addr_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="brams_V_3_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="67" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="9" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="brams_V_3_addr_1/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="t_V_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="1"/>
<pin id="262" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="t_V_3_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="ptrsep_V_flag_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="ptrsep_V_flag_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_0/4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="ptrsep_V_flag_1_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="ptrsep_V_flag_1_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_1/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="ptrsep_V_new_1_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="297" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="ptrsep_V_new_1_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="1"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="9" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_new_1/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="ptrsep_V_flag_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="ptrsep_V_flag_2_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_flag_2/4 "/>
</bind>
</comp>

<comp id="316" class="1005" name="ptrsep_V_new_2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="318" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptrsep_V_new_2 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="ptrsep_V_new_2_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="9" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ptrsep_V_new_2/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_0197_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0197 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_0197_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0197/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln879_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln879_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln879_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln879_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="or_ln791_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="64" slack="0"/>
<pin id="364" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln791/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln791_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln791/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln791_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln791_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln791_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="64" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln791_1/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="write_load_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_load/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln27_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="1"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Result_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="67" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="64" slack="1"/>
<pin id="398" dir="0" index="3" bw="3" slack="0"/>
<pin id="399" dir="0" index="4" bw="8" slack="0"/>
<pin id="400" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="1"/>
<pin id="408" dir="0" index="2" bw="1" slack="1"/>
<pin id="409" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="storemerge1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="67" slack="0"/>
<pin id="413" dir="0" index="1" bw="67" slack="0"/>
<pin id="414" dir="0" index="2" bw="2" slack="0"/>
<pin id="415" dir="0" index="3" bw="1" slack="0"/>
<pin id="416" dir="0" index="4" bw="1" slack="0"/>
<pin id="417" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="storemerge1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_16_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="67" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="64" slack="1"/>
<pin id="427" dir="0" index="3" bw="3" slack="0"/>
<pin id="428" dir="0" index="4" bw="8" slack="0"/>
<pin id="429" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_Result_3_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="67" slack="0"/>
<pin id="443" dir="0" index="1" bw="67" slack="0"/>
<pin id="444" dir="0" index="2" bw="2" slack="0"/>
<pin id="445" dir="0" index="3" bw="1" slack="0"/>
<pin id="446" dir="0" index="4" bw="1" slack="0"/>
<pin id="447" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_16_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="67" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="64" slack="1"/>
<pin id="457" dir="0" index="3" bw="3" slack="0"/>
<pin id="458" dir="0" index="4" bw="8" slack="0"/>
<pin id="459" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="p_Result_3_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="67" slack="0"/>
<pin id="473" dir="0" index="1" bw="67" slack="0"/>
<pin id="474" dir="0" index="2" bw="2" slack="0"/>
<pin id="475" dir="0" index="3" bw="1" slack="0"/>
<pin id="476" dir="0" index="4" bw="1" slack="0"/>
<pin id="477" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3_2/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_Result_16_3_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="67" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="64" slack="1"/>
<pin id="487" dir="0" index="3" bw="3" slack="0"/>
<pin id="488" dir="0" index="4" bw="8" slack="0"/>
<pin id="489" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_16_3/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="1"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_3_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="67" slack="0"/>
<pin id="503" dir="0" index="1" bw="67" slack="0"/>
<pin id="504" dir="0" index="2" bw="2" slack="0"/>
<pin id="505" dir="0" index="3" bw="1" slack="0"/>
<pin id="506" dir="0" index="4" bw="1" slack="0"/>
<pin id="507" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3_3/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="storemerge_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="67" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="1"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="1" slack="0"/>
<pin id="518" dir="0" index="4" bw="1" slack="1"/>
<pin id="519" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="xor_ln791_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln791/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="and_ln791_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="prep_V_load_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="67" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="0" index="3" bw="1" slack="0"/>
<pin id="537" dir="0" index="4" bw="1" slack="1"/>
<pin id="538" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="prep_V_load_s/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Result_5_2_c_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="67" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="0" index="3" bw="1" slack="1"/>
<pin id="547" dir="1" index="4" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5_2_c/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln791_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln791_1/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln791_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="0" index="1" bw="1" slack="1"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="prep_V_load_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="67" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="1"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="0" index="3" bw="1" slack="0"/>
<pin id="564" dir="0" index="4" bw="1" slack="1"/>
<pin id="565" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="prep_V_load_4/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln11_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="67" slack="0"/>
<pin id="572" dir="0" index="2" bw="67" slack="0"/>
<pin id="573" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln11_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="0" index="1" bw="67" slack="0"/>
<pin id="580" dir="0" index="2" bw="67" slack="0"/>
<pin id="581" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="and_ln791_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_2/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="and_ln791_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="1" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_3/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="and_ln791_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln791_4/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln791_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="67" slack="0"/>
<pin id="603" dir="0" index="2" bw="67" slack="0"/>
<pin id="604" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln791/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln11_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="0" index="1" bw="67" slack="0"/>
<pin id="611" dir="0" index="2" bw="67" slack="0"/>
<pin id="612" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sel_tmp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="67" slack="0"/>
<pin id="618" dir="0" index="1" bw="64" slack="1"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="1" slack="1"/>
<pin id="621" dir="0" index="4" bw="1" slack="1"/>
<pin id="622" dir="1" index="5" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln11_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="0" index="1" bw="67" slack="0"/>
<pin id="628" dir="0" index="2" bw="67" slack="0"/>
<pin id="629" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_3/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="t_V_load_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln544_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="add_ln700_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln51_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="9" slack="0"/>
<pin id="653" dir="0" index="1" bw="9" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_ln54_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="0" index="1" bw="1" slack="1"/>
<pin id="660" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln54_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln27_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="t_V_1_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="add_ln700_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp_ln895_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="0"/>
<pin id="686" dir="0" index="1" bw="9" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="t_V_2_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln544_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="readidx_V_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readidx_V_load/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln879_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln700_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="store_ln61_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="9" slack="0"/>
<pin id="720" dir="0" index="1" bw="9" slack="0"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln701_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln701/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_Val2_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="67" slack="0"/>
<pin id="732" dir="0" index="1" bw="67" slack="0"/>
<pin id="733" dir="0" index="2" bw="67" slack="0"/>
<pin id="734" dir="0" index="3" bw="67" slack="0"/>
<pin id="735" dir="0" index="4" bw="67" slack="0"/>
<pin id="736" dir="0" index="5" bw="2" slack="1"/>
<pin id="737" dir="1" index="6" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_Result_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="67" slack="0"/>
<pin id="745" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Result_s_10_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="67" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_10/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="p_Result_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="67" slack="0"/>
<pin id="760" dir="0" index="2" bw="3" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_Result_7_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="0"/>
<pin id="768" dir="0" index="1" bw="67" slack="0"/>
<pin id="769" dir="0" index="2" bw="3" slack="0"/>
<pin id="770" dir="0" index="3" bw="8" slack="0"/>
<pin id="771" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="add_ln214_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="2" slack="1"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln64_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="0"/>
<pin id="784" dir="0" index="1" bw="2" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln52_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="9" slack="0"/>
<pin id="790" dir="0" index="1" bw="9" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 "/>
</bind>
</comp>

<comp id="794" class="1005" name="lastvalid_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="lastvalid_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="eventstart_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="1"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eventstart_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="candin_0_V_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_0_V_read "/>
</bind>
</comp>

<comp id="819" class="1005" name="icmp_ln879_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="826" class="1005" name="candin_1_V_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="64" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_1_V_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln879_2_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="candin_2_V_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="64" slack="1"/>
<pin id="843" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_2_V_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="icmp_ln879_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_3 "/>
</bind>
</comp>

<comp id="854" class="1005" name="candin_3_V_read_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="candin_3_V_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="icmp_ln879_4_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="icmp_ln791_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="1"/>
<pin id="870" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln791 "/>
</bind>
</comp>

<comp id="874" class="1005" name="icmp_ln791_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="1"/>
<pin id="876" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln791_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="or_ln27_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="883" class="1005" name="or_ln54_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="2"/>
<pin id="885" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln54 "/>
</bind>
</comp>

<comp id="887" class="1005" name="icmp_ln895_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln895 "/>
</bind>
</comp>

<comp id="891" class="1005" name="readidx_V_load_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="2" slack="1"/>
<pin id="893" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="readidx_V_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="brams_V_0_addr_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="1"/>
<pin id="899" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_0_addr_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="brams_V_1_addr_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="9" slack="1"/>
<pin id="904" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_1_addr_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="brams_V_2_addr_1_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="1"/>
<pin id="909" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_2_addr_1 "/>
</bind>
</comp>

<comp id="912" class="1005" name="brams_V_3_addr_1_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="1"/>
<pin id="914" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="brams_V_3_addr_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="icmp_ln879_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="add_ln701_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="1"/>
<pin id="923" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln701 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="90" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="90" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="253"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="269"><net_src comp="263" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="273"><net_src comp="62" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="270" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="275" pin="4"/><net_sink comp="287" pin=2"/></net>

<net id="304"><net_src comp="260" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="314"><net_src comp="275" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="287" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="298" pin="4"/><net_sink comp="319" pin=2"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="112" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="118" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="124" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="40" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="130" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="40" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="130" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="124" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="118" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="112" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="18" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="44" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="394" pin=4"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="418"><net_src comp="52" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="394" pin="5"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="405" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="421"><net_src comp="54" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="411" pin=4"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="423" pin=4"/></net>

<net id="439"><net_src comp="50" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="423" pin="5"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="434" pin="3"/><net_sink comp="441" pin=2"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="441" pin=4"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="453" pin=4"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="478"><net_src comp="52" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="453" pin="5"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="464" pin="3"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="482"><net_src comp="56" pin="0"/><net_sink comp="471" pin=4"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="483" pin=4"/></net>

<net id="499"><net_src comp="50" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="508"><net_src comp="52" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="483" pin="5"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="494" pin="3"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="54" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="501" pin=4"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="62" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="58" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="548"><net_src comp="64" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="62" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="566"><net_src comp="60" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="555" pin="2"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="58" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="574"><net_src comp="513" pin="5"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="501" pin="5"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="569" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="582"><net_src comp="532" pin="5"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="471" pin="5"/><net_sink comp="577" pin=2"/></net>

<net id="584"><net_src comp="577" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="589"><net_src comp="550" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="585" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="542" pin="4"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="559" pin="5"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="600" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="441" pin="5"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="623"><net_src comp="60" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="630"><net_src comp="616" pin="5"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="411" pin="5"/><net_sink comp="625" pin=2"/></net>

<net id="632"><net_src comp="625" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="636"><net_src comp="22" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="649"><net_src comp="633" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="68" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="22" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="665"><net_src comp="62" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="18" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="20" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="68" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="683"><net_src comp="677" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="688"><net_src comp="263" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="70" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="32" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="705"><net_src comp="34" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="72" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="690" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="68" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="32" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="263" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="74" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="738"><net_src comp="86" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="167" pin="7"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="180" pin="7"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="193" pin="7"/><net_sink comp="730" pin=3"/></net>

<net id="742"><net_src comp="206" pin="7"/><net_sink comp="730" pin=4"/></net>

<net id="746"><net_src comp="730" pin="6"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="753"><net_src comp="88" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="730" pin="6"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="56" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="748" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="762"><net_src comp="88" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="730" pin="6"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="92" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="765"><net_src comp="757" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="772"><net_src comp="94" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="730" pin="6"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="46" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="48" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="776"><net_src comp="766" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="34" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="319" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="20" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="100" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="808"><net_src comp="106" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="616" pin=3"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="816"><net_src comp="112" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="822"><net_src comp="337" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="616" pin=4"/></net>

<net id="829"><net_src comp="118" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="836"><net_src comp="343" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="542" pin=3"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="844"><net_src comp="124" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="850"><net_src comp="349" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="853"><net_src comp="847" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="857"><net_src comp="130" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="863"><net_src comp="355" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="513" pin=4"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="871"><net_src comp="367" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="877"><net_src comp="379" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="882"><net_src comp="389" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="657" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="684" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="702" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="730" pin=5"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="900"><net_src comp="212" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="905"><net_src comp="224" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="910"><net_src comp="236" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="915"><net_src comp="248" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="920"><net_src comp="706" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="724" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="298" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: candout_V | {4 }
	Port: first | {4 }
	Port: last | {4 }
	Port: write_r | {2 }
	Port: ptrsep_V | {4 }
	Port: wrptr_V | {2 }
	Port: brams_V_0 | {2 }
	Port: brams_V_1 | {2 }
	Port: brams_V_2 | {2 }
	Port: brams_V_3 | {2 }
	Port: rdptr_V | {3 }
	Port: readidx_V | {4 }
 - Input state : 
	Port: streamv : candin_0_V | {1 }
	Port: streamv : candin_1_V | {1 }
	Port: streamv : candin_2_V | {1 }
	Port: streamv : candin_3_V | {1 }
	Port: streamv : eventstart | {1 }
	Port: streamv : lastvalid | {1 }
	Port: streamv : write_r | {2 }
	Port: streamv : ptrsep_V | {3 }
	Port: streamv : wrptr_V | {2 }
	Port: streamv : brams_V_0 | {3 4 }
	Port: streamv : brams_V_1 | {3 4 }
	Port: streamv : brams_V_2 | {3 4 }
	Port: streamv : brams_V_3 | {3 4 }
	Port: streamv : rdptr_V | {3 }
	Port: streamv : readidx_V | {3 }
  - Chain level:
	State 1
	State 2
		or_ln27 : 1
		storemerge1 : 1
		p_Result_3_1 : 1
		p_Result_3_2 : 1
		p_Result_3_3 : 1
		select_ln11 : 2
		select_ln11_1 : 1
		select_ln11_2 : 1
		select_ln11_3 : 1
		zext_ln544 : 1
		brams_V_0_addr : 2
		store_ln49 : 2
		brams_V_1_addr : 2
		store_ln49 : 2
		brams_V_2_addr : 2
		store_ln49 : 2
		brams_V_3_addr : 2
		store_ln49 : 3
		add_ln700 : 1
		store_ln51 : 2
	State 3
		add_ln700_1 : 1
		t_V_3 : 2
		icmp_ln895 : 3
		br_ln55 : 4
		zext_ln544_1 : 1
		brams_V_0_addr_1 : 2
		brams_V_0_load : 3
		brams_V_1_addr_1 : 2
		brams_V_1_load : 3
		brams_V_2_addr_1 : 2
		brams_V_2_load : 3
		brams_V_3_addr_1 : 2
		brams_V_3_load : 3
		icmp_ln879_1 : 1
		add_ln700_2 : 1
		store_ln61 : 2
		add_ln701 : 3
	State 4
		p_Val2_s : 1
		p_Result_2 : 2
		p_Result_s_10 : 2
		write_ln57 : 3
		p_Result_1 : 2
		write_ln58 : 3
		p_Result_7 : 2
		write_ln59 : 3
		ptrsep_V_flag_1 : 1
		ptrsep_V_new_1 : 1
		store_ln64 : 1
		ptrsep_V_flag_2 : 2
		ptrsep_V_new_2 : 2
		p_0197 : 3
		br_ln0 : 3
		store_ln52 : 3
		ret_ln72 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      select_ln11_fu_569     |    0    |    75   |
|          |     select_ln11_1_fu_577    |    0    |    75   |
|  select  |     select_ln791_fu_600     |    0    |    75   |
|          |     select_ln11_2_fu_608    |    0    |    75   |
|          |     select_ln11_3_fu_625    |    0    |    75   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln879_fu_337      |    0    |    29   |
|          |     icmp_ln879_2_fu_343     |    0    |    29   |
|          |     icmp_ln879_3_fu_349     |    0    |    29   |
|   icmp   |     icmp_ln879_4_fu_355     |    0    |    29   |
|          |      icmp_ln791_fu_367      |    0    |    29   |
|          |     icmp_ln791_1_fu_379     |    0    |    29   |
|          |      icmp_ln895_fu_684      |    0    |    13   |
|          |     icmp_ln879_1_fu_706     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       or_ln791_fu_361       |    0    |    64   |
|    or    |      or_ln791_1_fu_373      |    0    |    64   |
|          |        or_ln27_fu_389       |    0    |    2    |
|          |        or_ln54_fu_657       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       add_ln700_fu_645      |    0    |    9    |
|          |      add_ln700_1_fu_677     |    0    |    9    |
|    add   |      add_ln700_2_fu_712     |    0    |    9    |
|          |       add_ln701_fu_724      |    0    |    9    |
|          |       add_ln214_fu_777      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|    mux   |       p_Val2_s_fu_730       |    0    |    17   |
|----------|-----------------------------|---------|---------|
|          |       and_ln791_fu_527      |    0    |    2    |
|          |      and_ln791_1_fu_555     |    0    |    2    |
|    and   |      and_ln791_2_fu_585     |    0    |    2    |
|          |      and_ln791_3_fu_590     |    0    |    2    |
|          |      and_ln791_4_fu_594     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln791_fu_522      |    0    |    2    |
|    xor   |      xor_ln791_1_fu_550     |    0    |    2    |
|          |       xor_ln54_fu_661       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  lastvalid_read_read_fu_100 |    0    |    0    |
|          | eventstart_read_read_fu_106 |    0    |    0    |
|   read   | candin_0_V_read_read_fu_112 |    0    |    0    |
|          | candin_1_V_read_read_fu_118 |    0    |    0    |
|          | candin_2_V_read_read_fu_124 |    0    |    0    |
|          | candin_3_V_read_read_fu_130 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_136      |    0    |    0    |
|   write  |       grp_write_fu_143      |    0    |    0    |
|          |       grp_write_fu_150      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_394      |    0    |    0    |
|          |      storemerge1_fu_411     |    0    |    0    |
|          |     p_Result_16_1_fu_423    |    0    |    0    |
|  partset |     p_Result_3_1_fu_441     |    0    |    0    |
|          |     p_Result_16_2_fu_453    |    0    |    0    |
|          |     p_Result_3_2_fu_471     |    0    |    0    |
|          |     p_Result_16_3_fu_483    |    0    |    0    |
|          |     p_Result_3_3_fu_501     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         tmp_1_fu_405        |    0    |    0    |
|          |         tmp_2_fu_434        |    0    |    0    |
|          |         tmp_3_fu_464        |    0    |    0    |
|          |         tmp_4_fu_494        |    0    |    0    |
|bitconcatenate|      storemerge_fu_513      |    0    |    0    |
|          |     prep_V_load_s_fu_532    |    0    |    0    |
|          |    p_Result_5_2_c_fu_542    |    0    |    0    |
|          |     prep_V_load_4_fu_559    |    0    |    0    |
|          |        sel_tmp_fu_616       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln544_fu_637      |    0    |    0    |
|          |     zext_ln544_1_fu_694     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      p_Result_2_fu_743      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|     p_Result_s_10_fu_748    |    0    |    0    |
|          |      p_Result_1_fu_757      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      p_Result_7_fu_766      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   774   |
|----------|-----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|brams_V_0|    2   |    0   |    0   |    0   |
|brams_V_1|    2   |    0   |    0   |    0   |
|brams_V_2|    2   |    0   |    0   |    0   |
|brams_V_3|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln701_reg_921   |    9   |
|brams_V_0_addr_1_reg_897|    9   |
|brams_V_1_addr_1_reg_902|    9   |
|brams_V_2_addr_1_reg_907|    9   |
|brams_V_3_addr_1_reg_912|    9   |
| candin_0_V_read_reg_813|   64   |
| candin_1_V_read_reg_826|   64   |
| candin_2_V_read_reg_841|   64   |
| candin_3_V_read_reg_854|   64   |
| eventstart_read_reg_805|    1   |
|  icmp_ln791_1_reg_874  |    1   |
|   icmp_ln791_reg_868   |    1   |
|  icmp_ln879_1_reg_917  |    1   |
|  icmp_ln879_2_reg_833  |    1   |
|  icmp_ln879_3_reg_847  |    1   |
|  icmp_ln879_4_reg_860  |    1   |
|   icmp_ln879_reg_819   |    1   |
|   icmp_ln895_reg_887   |    1   |
| lastvalid_read_reg_794 |    1   |
|     or_ln27_reg_879    |    1   |
|     or_ln54_reg_883    |    1   |
|     p_0197_reg_327     |    1   |
| ptrsep_V_flag_0_reg_270|    1   |
| ptrsep_V_flag_1_reg_283|    1   |
| ptrsep_V_flag_2_reg_305|    1   |
| ptrsep_V_new_1_reg_295 |    9   |
| ptrsep_V_new_2_reg_316 |    9   |
| readidx_V_load_reg_891 |    2   |
|      t_V_3_reg_260     |    9   |
+------------------------+--------+
|          Total         |   346  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_136    |  p2  |   2  |   1  |    2   ||    9    |
|     grp_write_fu_143    |  p2  |   2  |   1  |    2   ||    9    |
|     grp_write_fu_150    |  p2  |   2  |  64  |   128  ||    9    |
|    grp_access_fu_167    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_180    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_193    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_206    |  p2  |   2  |   0  |    0   ||    9    |
| ptrsep_V_flag_0_reg_270 |  p0  |   2  |   1  |    2   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   134  ||  4.824  ||    63   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   774  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   63   |    -   |
|  Register |    -   |    -   |   346  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    4   |   346  |   837  |    0   |
+-----------+--------+--------+--------+--------+--------+
