                                                          Log file                                                       

Generated by MIG MIG Version 1.9
Coregen 14.5 - Build Number P.20131013 on 周五 三月 3 14:34:39 2017


Creating the directory E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_designCreated the UCF file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/constraints/DDR3.ucf Successfully
Created the SDC file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/constraints/DDR3.xdc SuccessfullyCreated the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_addr_decode.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_read.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_reg_bank.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_reg.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_top.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_ctrl_write.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_ar_channel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_aw_channel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_b_channel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_arbiter.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_fsm.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wr_cmd_fsm.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_cmd_translator.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_incr_cmd.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_r_channel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_simple_fifo.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_w_channel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_axi_mc_wrap_cmd.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_a_upsizer.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_register_slice.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_axi_upsizer.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_axic_register_slice.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_and.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_and.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_latch_or.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_carry_or.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_command_fifo.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_comparator_sel_static.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_r_upsizer.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/axi/mig_7series_v1_9_ddr_w_upsizer.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/clocking/mig_7series_v1_9_clk_ibuf.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/clocking/mig_7series_v1_9_infrastructure.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/clocking/mig_7series_v1_9_iodelay_ctrl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/clocking/mig_7series_v1_9_tempmon.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_arb_mux.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_arb_row_col.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_arb_select.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_cntrl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_common.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_compare.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_mach.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_queue.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_bank_state.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_col_mach.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_mc.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_rank_cntrl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_rank_common.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_rank_mach.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/controller/mig_7series_v1_9_round_robin_arb.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ecc/mig_7series_v1_9_ecc_buf.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ecc/mig_7series_v1_9_ecc_dec_fix.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ecc/mig_7series_v1_9_ecc_gen.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ecc/mig_7series_v1_9_ecc_merge_enc.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ip_top/mig_7series_v1_9_mem_intfc.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ip_top/mig_7series_v1_9_memc_ui_top_axi.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_group_io.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_byte_lane.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_tempmon.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_calib_top.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_if_post_fifo.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_mc_phy_wrapper.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_of_pre_fifo.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_4lanes.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_ck_addr_cmd_delay.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_init.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_dqs_found_cal_hr.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_oclkdelay_cal.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_prbs_rdlvl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_rdlvl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_top.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrcal.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_phy_wrlvl_off_delay.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/phy/mig_7series_v1_9_ddr_prbs_gen.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ui/mig_7series_v1_9_ui_cmd.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ui/mig_7series_v1_9_ui_rd_data.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ui/mig_7series_v1_9_ui_top.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/ui/mig_7series_v1_9_ui_wr_data.v Successfully
 ..Successful
Created the file - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/../docs/phy_only_support_readme.txt Successfully
 ..SuccessfulCreated the Top Level File - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl/DDR3.vCreated the Top Level File - E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3.veoThe design output files are located in E:/study/ise/test/ip/DDR3/tmp/_cg/DDR3/user_design/rtl and ..user_design/constraints for rtl & ucf files respectively.