
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51+46 (git sha1 8bde6ac17, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `fev/gold.ys' --

1. Executing Verilog-2005 frontend: /home/nageswararao/Documents/conversion-to-TLV/serv_alu/serv_alu_orig.v
Parsing SystemVerilog input from `/home/nageswararao/Documents/conversion-to-TLV/serv_alu/serv_alu_orig.v' to AST representation.
Generating RTLIL representation for module `\serv_alu'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `serv_alu_orig' not found!
