Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Jul  2 13:46:38 2024
| Host             : sofanserver running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file custom_inst_cva6_with_reg_power_routed.rpt -pb custom_inst_cva6_with_reg_power_summary_routed.pb -rpx custom_inst_cva6_with_reg_power_routed.rpx
| Design           : custom_inst_cva6_with_reg
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 104.143 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 100.469                           |
| Device Static (W)        | 3.674                             |
| Effective TJA (C/W)      | 1.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    41.469 |    48854 |       --- |             --- |
|   LUT as Logic          |    40.057 |    25901 |    218600 |           11.85 |
|   CARRY4                |     0.697 |      798 |     54650 |            1.46 |
|   Register              |     0.413 |    16668 |    437200 |            3.81 |
|   F7/F8 Muxes           |     0.288 |     2013 |    218600 |            0.92 |
|   LUT as Shift Register |     0.015 |        8 |     70400 |            0.01 |
|   Others                |     0.000 |      199 |       --- |             --- |
| Signals                 |    54.974 |    38697 |       --- |             --- |
| Block RAM               |     4.026 |       47 |       545 |            8.62 |
| DSPs                    |    <0.001 |       20 |       900 |            2.22 |
| Static Power            |     3.674 |          |           |                 |
| Total                   |   104.143 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   102.666 |     100.354 |      2.312 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.374 |       0.000 |      0.374 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.271 |       0.115 |      0.156 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------+-----------+
| Name                                            | Power (W) |
+-------------------------------------------------+-----------+
| custom_inst_cva6_with_reg                       |   100.469 |
|   ctrlreg                                       |     0.069 |
|   i_ariane                                      |    96.245 |
|     gen_example_coprocessor.i_cvxif_coprocessor |     5.033 |
|       blackbox                                  |     2.864 |
|       vec_regfile_gen.ariane_vecram             |     0.484 |
|     i_cva6                                      |    91.212 |
|       csr_regfile_i                             |     1.138 |
|       ex_stage_i                                |     9.713 |
|       gen_cache_wt.i_cache_subsystem            |    31.276 |
|       gen_perf_counter.perf_counters_i          |     0.873 |
|       i_frontend                                |    10.064 |
|       id_stage_i                                |     2.414 |
|       issue_stage_i                             |    35.734 |
|   i_axi2ctrlregs                                |     0.645 |
|   i_axi2mem                                     |     0.122 |
|   i_axi2rom                                     |     0.155 |
|   i_axi_xbar                                    |     2.560 |
|     i_xbar                                      |     2.560 |
|       gen_slv_port_demux[0].i_axi_ar_decode     |     0.064 |
|       gen_slv_port_demux[0].i_axi_aw_decode     |     0.026 |
|       gen_slv_port_demux[0].i_axi_demux         |     1.613 |
|       gen_slv_port_demux[0].i_axi_err_slv       |     0.856 |
|   i_bootrom                                     |     0.455 |
|   i_sram                                        |     0.209 |
|     gen_cut[0].i_tc_sram_wrapper                |     0.209 |
|       i_ram                                     |     0.209 |
+-------------------------------------------------+-----------+


