{
  "processor": "IBM POWER1 (RIOS-1)",
  "manufacturer": "IBM",
  "year": 1990,
  "schema_version": "1.0",
  "source": "RS/6000 Technical Reference",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "A", "opcode": "0x7C000214", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add registers; FXU single-cycle"},
    {"mnemonic": "AI", "opcode": "0x38000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "SF", "opcode": "0x7C000010", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract from"},
    {"mnemonic": "AND", "opcode": "0x7C000038", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND registers"},
    {"mnemonic": "OR", "opcode": "0x7C000378", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR registers"},
    {"mnemonic": "XOR", "opcode": "0x7C000278", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR registers"},
    {"mnemonic": "SL", "opcode": "0x7C000030", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left"},
    {"mnemonic": "SR", "opcode": "0x7C000430", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right"},
    {"mnemonic": "L", "opcode": "0x80000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word; 1 cycle on cache hit"},
    {"mnemonic": "LHZ", "opcode": "0xA0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load halfword and zero"},
    {"mnemonic": "LBZ", "opcode": "0x88000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load byte and zero"},
    {"mnemonic": "ST", "opcode": "0x90000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STH", "opcode": "0xB0000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "B", "opcode": "0x48000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch; separate branch processor enables zero-cycle branches"},
    {"mnemonic": "BL", "opcode": "0x48000001", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "LR", "notes": "Branch and link"},
    {"mnemonic": "BC", "opcode": "0x40000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch conditional"},
    {"mnemonic": "BCR", "opcode": "0x4C000020", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch conditional to LR"},
    {"mnemonic": "MUL", "opcode": "0x7C0000D6", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply; 2-5 cycles depending on operands"},
    {"mnemonic": "MULS", "opcode": "0x7C0001D6", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Multiply short"},
    {"mnemonic": "DIV", "opcode": "0x7C000396", "bytes": 4, "cycles": 13, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Divide; 13 cycles"},
    {"mnemonic": "FA", "opcode": "0xFC00002A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP add; FPU pipelined, 1 cycle throughput"},
    {"mnemonic": "FS", "opcode": "0xFC000028", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP subtract"},
    {"mnemonic": "FM", "opcode": "0xFC000032", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply; 2 cycle latency"},
    {"mnemonic": "FD", "opcode": "0xFC000024", "bytes": 4, "cycles": 13, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP divide; 13 cycles"},
    {"mnemonic": "FMA", "opcode": "0xFC00003A", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply-add; 2 cycle latency"},
    {"mnemonic": "CMP", "opcode": "0x7C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR", "notes": "Compare"},
    {"mnemonic": "NOP", "opcode": "0x60000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation (ori 0,0,0)"},
    {"mnemonic": "MFSPR", "opcode": "0x7C0002A6", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from special purpose register"}
  ]
}
