module jk_ff(output q,input s,r,clk);
reg q;
initial begin
q<=0;
end
always@(posedge clk) begin
if(s==0&&r==0)
q<=q;
else if(s==1&&r==0)
q<=1'b1;
else if(s==0&&r==1)
q<=1'b0;
else if(s==1&&r==1)
q<=1'bx;
end
endmodule