0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sim_1/new/one_rec_tb.vhd,1639308892,vhdl,,,,one_rec_tb,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638963058,verilog,,,,blk_mem_gen_0,,,../../../dsed_audio.srcs/sources_1/ip/clk_wiz_12,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd,1638392022,vhdl,,,,fsmd_microphone,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd,1638392022,vhdl,,,,audio_interface,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd,1638392022,vhdl,,,,en_4_cycles,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd,1639333080,vhdl,,,,global_controller,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/package_dsed.vhd,1638392022,vhdl,C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd;C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd;C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd;C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd,,,package_dsed,,,,,,,,
C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd,1638392022,vhdl,,,,pwm,,,,,,,,
