var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[32.0974, 20.5346, 13.4611, 20.0147, 2.23979], "total":[166888, 230024, 543, 34, 428], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[9588, 10682, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:54 (_aLoader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":54}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:55 (_xLoader_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":55}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:56 (_xFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"a.cl", "line":56}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:58 (_V_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_V", "compute_units":1, "type":"function", "total_percent":[1.92831, 1.4176, 0.667896, 1.47438, 2.10804], "total_kernel_resources":[7472, 11413, 40, 32, 232], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:182)\\n - \'_220\' (a.cl:199)\\n - \'_224\' (a.cl:206)\\n - \'_225\' (a.cl:210)\\n - \'_237\' (a.cl:243)", "type":"resource", "data":[447, 660, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":182}], [{"filename":"a.cl", "line":199}], [{"filename":"a.cl", "line":206}], [{"filename":"a.cl", "line":210}], [{"filename":"a.cl", "line":243}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 6 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 32"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 6 width by 1 depth,\\n32 regs, 32 width by 32 depth"}]}, {"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:180)", "type":"resource", "data":[326, 1542, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:189)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:192)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (a.cl:194)", "type":"resource", "data":[14, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_V.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:189", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"a.cl:192", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]]}, {"name":"a.cl:268", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":268}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:189", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[36, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:268", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":268}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:288", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}]}]}, {"name":"kernel_V.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:180", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]]}, {"name":"a.cl:189", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"a.cl:192", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:180", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:189", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 11, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 11, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:180", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]]}, {"name":"a.cl:189", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"a.cl:192", "type":"resource", "data":[16, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]]}, {"name":"a.cl:262", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":262}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:180", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":262}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[13.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:269", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_V.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1817, 4744, 14, 0, 151], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1817, 4744, 14, 0, 151]}]}, {"name":"Feedback", "type":"resource", "data":[610, 418, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[217, 124, 0, 0, 0]}, {"name":"a.cl:180", "type":"resource", "data":[48.5, 48, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":180}]]}, {"name":"a.cl:182", "type":"resource", "data":[108.5, 62, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":182}]]}, {"name":"a.cl:189", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":189}]]}, {"name":"a.cl:192", "type":"resource", "data":[40, 56, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]]}, {"name":"a.cl:194", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]]}, {"name":"a.cl:206", "type":"resource", "data":[14, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]]}, {"name":"a.cl:262", "type":"resource", "data":[125, 78, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":262}]]}, {"name":"a.cl:269", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":269}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 26, 0, 3], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[109, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":62, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":62, "data":[93, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":124, "data":[15.5, 0, 0, 0, 0]}]}, {"name":"a.cl:182", "type":"resource", "data":[54.5, 0.25, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":182}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":31, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":31, "data":[46.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":62, "data":[7.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:192", "type":"resource", "data":[1.83333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":192}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.33333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:194", "type":"resource", "data":[53.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":194}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.33333, 0, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "children":[{"name":"6-bit Integer Subtract", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:216", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":216}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:217", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":217}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:247", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":247}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:248", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":248}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:261", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":261}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[54.5, 0.25, 0, 16, 0], "debug":[[{"filename":"a.cl", "line":262}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":31, "data":[0.25, 0.25, 0, 0, 0]}, {"name":"6-bit Integer Subtract", "type":"resource", "count":31, "data":[46.5, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":62, "data":[7.75, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"a.cl:266", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":266}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:270", "type":"resource", "data":[1.83333, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":270}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:271", "type":"resource", "data":[868, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":271}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[868, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:282", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":282}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.915641, 0.469803, 0.472788, 1.17951, 0], "total_kernel_resources":[3574, 8079, 32, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:69)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:72)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (a.cl:74)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:67)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:69", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:69", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:72", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:86", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":86}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:67", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"a.cl:69", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:67", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:69", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:67", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"a.cl:69", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:67", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:72", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[123, 297, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[123, 297, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:67", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"a.cl:69", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":69}]]}, {"name":"a.cl:72", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]]}, {"name":"a.cl:74", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]]}, {"name":"a.cl:82", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:72", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:74", "type":"resource", "data":[20.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":74}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:79", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:80", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":80}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.808217, 0.440309, 0.397706, 0, 0], "total_kernel_resources":[2202, 6796, 0, 0, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:296)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:299)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:301)", "type":"resource", "data":[7, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:299", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:299", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:296", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}, {"name":"a.cl:299", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:296", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:317", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":317}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[11, 121, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[11, 121, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:296", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]]}, {"name":"a.cl:299", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]]}, {"name":"a.cl:301", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:299", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:301", "type":"resource", "data":[13.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":301}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:303", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":303}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:306", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[431, 4020, 0, 0, 60], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[431, 4020, 0, 0, 60], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xFeeder", "compute_units":1, "type":"function", "total_percent":[0.511957, 0.388226, 0.168247, 0, 0.131752], "total_kernel_resources":[1697, 2875, 0, 1.5, 81], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_61\' (a.cl:170)\\n - \'_xFeeder_cycle_temp\' (a.cl:124)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}], [{"filename":"a.cl", "line":170}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:132)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"a.cl:125 (_xFeeder_buffer__0_ibuffer)", "type":"resource", "data":[0, 0, 0, 0, 64], "debug":[[{"filename":"a.cl", "line":125}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n256B requested,\\n256B implemented."}]}, {"name":"kernel_xFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 138, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 72, 0, 0, 0]}, {"name":"a.cl:129", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":129}]]}, {"name":"a.cl:132", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:129", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":129}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"a.cl:131", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":131}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:173", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":173}]]}]}]}, {"name":"kernel_xFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 242, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 242, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:124", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:132", "type":"resource", "data":[39, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 9, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:124", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[55, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"1-bit And", "type":"resource", "count":5, "data":[4, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[3, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:136", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":136}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:138", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:139", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":139}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:142", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":142}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:149", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":149}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"125"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:153", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":153}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:154", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":154}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:155", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:165", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":165}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"125"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:166", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:170", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":170}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[1.52674, 0.949321, 0.661283, 0.663472, 0], "total_kernel_resources":[7811, 11300, 18, 0, 15], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:95)\\n - \'_22\' (a.cl:112)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}], [{"filename":"a.cl", "line":112}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:95)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:98)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:101)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:103)", "type":"resource", "data":[7, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 157, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:101", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:107", "type":"resource", "data":[2, 27, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:98", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:98", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:117", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":117}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:95", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"a.cl:98", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:95", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:98", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:101", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:95", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"a.cl:98", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:95", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:101", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[398, 6287, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[398, 6287, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:101", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:103", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:112", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]]}, {"name":"a.cl:95", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"a.cl:98", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":98}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:101", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:103", "type":"resource", "data":[13.5, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:108", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":108}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:109", "type":"resource", "data":[504, 2050, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":109}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:112", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":112}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":54}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:54 (_aLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":55}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:55 (_xLoader_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"a.cl","line":56}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:56 (_xFeeder_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_V_channel)","type":"resource"}],"data":[44,6360,54,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[708,487,26,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[447,660,0,0,64],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 6 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 32","type":"text"},{"text":"Shift Register,\\n32 regs, 6 width by 1 depth,\\n32 regs, 32 width by 32 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uZ_shreg\' (a.cl:182)\\n - \'_220\' (a.cl:199)\\n - \'_224\' (a.cl:206)\\n - \'_225\' (a.cl:210)\\n - \'_237\' (a.cl:243)","type":"resource"},{"data":[326,1542,0,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_V_channel_array\' (a.cl:180)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (a.cl:189)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (a.cl:192)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (a.cl:194)","type":"resource"},{"children":[{"count":4,"data":[1857,4824,14,0,151],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":62,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":62,"data":[93,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":124,"data":[15.5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"}],"data":[1970,4826.5,14,0,151],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":189}]],"name":"a.cl:189","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"State","type":"resource"},{"count":3,"data":[2.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"33-bit Integer Compare","type":"resource"},{"count":3,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"1-bit Or","type":"resource"}],"data":[114.83333,3,0,0,0],"debug":[[{"filename":"a.cl","line":192}]],"name":"a.cl:192","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":268}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":268}]],"name":"32-bit Integer Add","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"a.cl","line":268}]],"name":"a.cl:268","type":"resource"},{"children":[{"count":2,"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"33-bit Select","type":"resource"}],"data":[40.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":180}]],"name":"a.cl:180","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[13.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"33-bit Select","type":"resource"},{"count":31,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"1-bit Xor","type":"resource"},{"count":31,"data":[46.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":62,"data":[7.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"6-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[68,0.25,0,16,0],"debug":[[{"filename":"a.cl","line":262}]],"name":"a.cl:262","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":269}]],"name":"a.cl:269","replace_name":"true","type":"resource"},{"children":[{"count":31,"data":[0.25,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"1-bit Xor","type":"resource"},{"count":31,"data":[46.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":62,"data":[7.75,0,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"6-bit Select","type":"resource"}],"data":[54.5,0.25,0,0,0],"debug":[[{"filename":"a.cl","line":182}]],"name":"a.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.33333,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":194}]],"name":"a.cl:194","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"6-bit Integer Subtract","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"6-bit Select","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":216}]],"name":"a.cl:216","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":217}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":217}]],"name":"a.cl:217","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"a.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"a.cl","line":248}]],"name":"a.cl:248","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":261}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"a.cl","line":261}]],"name":"a.cl:261","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"a.cl","line":266}]],"name":"a.cl:266","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1,0,0,0],"debug":[[{"filename":"a.cl","line":270}]],"name":"a.cl:270","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[868,192,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"32-bit Select","type":"resource"}],"data":[868,192,0,0,0],"debug":[[{"filename":"a.cl","line":271}]],"name":"a.cl:271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":282}]],"name":"a.cl:282","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7471.99996,11413,40,32,232],"debug":[[{"filename":"a.cl","line":180}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_V","total_kernel_resources":[7472,11413,40,32,232],"total_percent":[1.92831,1.4176,0.667896,1.47438,2.10804],"type":"function"},{"children":[{"data":[137,128,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (a.cl:69)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (a.cl:72)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (a.cl:74)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:67)","type":"resource"},{"children":[{"count":3,"data":[155,364,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[157,364,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":69}]],"name":"a.cl:69","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"name":"a.cl:72","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":67}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":67}]],"name":"a.cl:67","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"2-bit Select","type":"resource"}],"data":[52.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":74}]],"name":"a.cl:74","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":79}]],"name":"a.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":80}]],"name":"a.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3574,8079,32,0,22],"debug":[[{"filename":"a.cl","line":67}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[3574,8079,32,0,22],"total_percent":[0.915641,0.469803,0.472788,1.17951,0],"type":"function"},{"children":[{"data":[74,56,0,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:296)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:299)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (a.cl:301)","type":"resource"},{"children":[{"count":3,"data":[27,154,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[27,154,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"a.cl:299","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[45.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":301}]],"name":"a.cl:301","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":303}]],"name":"a.cl:303","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"a.cl:306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[431,4020,0,0,60],"debug":[[{"filename":"a.cl","line":310}]],"name":"Store","type":"resource"}],"data":[431,4020,0,0,60],"debug":[[{"filename":"a.cl","line":310}]],"name":"a.cl:310","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2202,6796,0,0,78],"debug":[[{"filename":"a.cl","line":296}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2202,6796,0,0,78],"total_percent":[0.808217,0.440309,0.397706,0,0],"type":"function"},{"children":[{"data":[73,59,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_61\' (a.cl:170)\\n - \'_xFeeder_cycle_temp\' (a.cl:124)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xFeeder_s0_outermost_loop\' (a.cl:132)","type":"resource"},{"data":[0,0,0,0,64],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 256 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"32 bits","Implemented size":"256 bytes","Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n256B requested,\\n256B implemented.","type":"brief"}],"name":"a.cl:125 (_xFeeder_buffer__0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[34,314,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[34,314,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":129}]],"name":"a.cl:129","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"33-bit Integer Add","type":"resource"},{"count":5,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[3,1,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"4-bit Select","type":"resource"}],"data":[201,37,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"a.cl:132","type":"resource"},{"children":[{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"32-bit Integer Add","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"a.cl","line":131}]],"name":"a.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"a.cl:136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":138}]],"name":"a.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":139}]],"name":"a.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":142}]],"name":"a.cl:142","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"a.cl","line":149}]],"name":"a.cl:149","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":153}]],"name":"a.cl:153","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":154}]],"name":"a.cl:154","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"a.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"a.cl","line":165}]],"name":"a.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":166}]],"name":"a.cl:166","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":170}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":170}]],"name":"a.cl:170","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1697,2875,0,1.5,81],"debug":[[{"filename":"a.cl","line":124}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[1697,2875,0,1.5,81],"total_percent":[0.511957,0.388226,0.168247,0,0.131752],"type":"function"},{"children":[{"data":[140,131,2,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:95)\\n - \'_22\' (a.cl:112)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:95)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (a.cl:98)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (a.cl:101)","type":"resource"},{"data":[7,10,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (a.cl:103)","type":"resource"},{"children":[{"count":3,"data":[430,6354,1,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[432,6354,1,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","type":"resource"},{"children":[{"count":1,"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"State","type":"resource"}],"data":[2,27,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":98}]],"name":"a.cl:98","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":95}]],"name":"a.cl:95","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[45.5,1,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":108}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"a.cl","line":108}]],"name":"a.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"a.cl","line":109}]],"name":"a.cl:109","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"a.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":112}]],"name":"a.cl:112","replace_name":"true","type":"resource"}],"compute_units":1,"data":[7811,11300,18,0,15],"debug":[[{"filename":"a.cl","line":95}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[7811,11300,18,0,15],"total_percent":[1.52674,0.949321,0.661283,0.663472,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[32387.99996,57572,146,33.5,428],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[166888,230024,543,34,428],"total_percent":[32.0974,20.5346,13.4611,20.0147,2.23979],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_xFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_xFeeder.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"kernel_xFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"kernel_xFeeder.B2", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":142}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":8, "name":"Store", "debug":[[{"filename":"a.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"a.cl", "line":165}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_xFeeder_buffer__0_ibuffer", "Start Cycle":"8", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":12, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":132}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"13"}]}, {"type":"inst", "id":13, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":14, "name":"Local Memory", "children":[{"type":"memsys", "id":15, "name":"_xFeeder_buffer__0_ibuffer", "debug":[[{"filename":"a.cl", "line":125}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"256B requested\\n256B implemented"}], "Requested size":"256 bytes", "Implemented size":"256 bytes", "Number of banks":"32", "Bank width":"32 bits", "Bank depth":"2 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":112, "name":"kernel_V", "children":[{"type":"bb", "id":113, "name":"kernel_V.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":114, "name":"kernel_V.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":115, "name":"kernel_V.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"117"}]}, {"type":"bb", "id":116, "name":"kernel_V.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"119"}]}, {"type":"bb", "id":117, "name":"kernel_V.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":118, "name":"kernel_V.B5", "children":[{"type":"inst", "id":120, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":216}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":122, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":217}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":123, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":282}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":125, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"126"}]}, {"type":"inst", "id":126, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":119, "name":"kernel_V.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":127, "name":"kernel_aLoader", "children":[{"type":"bb", "id":128, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":129, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":130, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"132"}]}, {"type":"bb", "id":131, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"133"}]}, {"type":"bb", "id":132, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":133, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":134, "name":"kernel_aLoader.B6", "children":[{"type":"inst", "id":135, "name":"Load", "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"a.cl", "line":80}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":137, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":81}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"151", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":138, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"139"}]}, {"type":"inst", "id":139, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"151", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"151", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":141, "name":"kernel_xLoader", "children":[{"type":"bb", "id":142, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":143, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":144, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"146"}]}, {"type":"bb", "id":145, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"147"}]}, {"type":"bb", "id":146, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":147, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":148, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"a.cl", "line":109}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"55", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":150, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"183", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":151, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"152"}]}, {"type":"inst", "id":152, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"183", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"183", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":153, "name":"kernel_unloader", "children":[{"type":"bb", "id":154, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":155, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"157"}]}, {"type":"bb", "id":156, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":157, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":158, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":159, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":303}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":160, "name":"Store", "debug":[[{"filename":"a.cl", "line":310}]], "details":[{"type":"table", "Width":"1024 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":161, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":301}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"162"}]}, {"type":"inst", "id":162, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":140, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":124, "name":"_V_channel", "debug":[[{"filename":"a.cl", "line":175}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":121, "name":"_aLoader_channel", "debug":[[{"filename":"a.cl", "line":175}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":11, "name":"_xFeeder_channel", "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":7, "name":"_xLoader_channel", "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":7, "to":6}, {"from":10, "to":11}, {"from":15, "to":9}, {"from":8, "to":15}, {"from":13, "to":4}, {"from":13, "to":12}, {"from":3, "to":12}, {"from":6, "to":13}, {"from":8, "to":13}, {"from":9, "to":13}, {"from":10, "to":13}, {"from":12, "to":6}, {"from":6, "to":8}, {"from":6, "to":9}, {"from":8, "to":10}, {"from":9, "to":10}, {"from":121, "to":120}, {"from":11, "to":122}, {"from":123, "to":124}, {"from":117, "to":114}, {"from":117, "to":115}, {"from":113, "to":115}, {"from":119, "to":116}, {"from":115, "to":116}, {"from":119, "to":117}, {"from":126, "to":125}, {"from":116, "to":125}, {"from":120, "to":126}, {"from":122, "to":126}, {"from":123, "to":126}, {"from":126, "to":119}, {"from":125, "to":120}, {"from":125, "to":122}, {"from":120, "to":123}, {"from":122, "to":123}, {"from":137, "to":121}, {"from":132, "to":129}, {"from":132, "to":130}, {"from":128, "to":130}, {"from":133, "to":131}, {"from":130, "to":131}, {"from":133, "to":132}, {"from":139, "to":133}, {"from":139, "to":138}, {"from":131, "to":138}, {"from":135, "to":139}, {"from":136, "to":139}, {"from":137, "to":139}, {"from":138, "to":135}, {"from":138, "to":136}, {"from":136, "to":137}, {"from":135, "to":137}, {"from":140, "to":135}, {"from":140, "to":136}, {"from":150, "to":7}, {"from":146, "to":143}, {"from":146, "to":144}, {"from":142, "to":144}, {"from":147, "to":145}, {"from":144, "to":145}, {"from":147, "to":146}, {"from":152, "to":147}, {"from":152, "to":151}, {"from":145, "to":151}, {"from":149, "to":152}, {"from":150, "to":152}, {"from":151, "to":149}, {"from":149, "to":150}, {"from":140, "to":149}, {"from":124, "to":159}, {"from":157, "to":155}, {"from":154, "to":155}, {"from":157, "to":156}, {"from":162, "to":157}, {"from":162, "to":161}, {"from":155, "to":161}, {"from":159, "to":162}, {"from":160, "to":162}, {"from":161, "to":159}, {"from":159, "to":160}, {"from":160, "to":140}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_xFeeder", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":120}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xFeeder.B2", "data":["Yes", "~1", "3"], "debug":[[{"filename":"a.cl", "line":132}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"142"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"166"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_V", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":175}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_V.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":189}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":192}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_V.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":194}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"216"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"217"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"282"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":197}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":202}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":219}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":69}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":74}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"79"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"80"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"81"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":90}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":98}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":101}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"109"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"110"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":291}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":299}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":301}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"303"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"310"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_xFeeder.B0":{"name":"kernel_xFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B1":{"name":"kernel_xFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B2":{"name":"kernel_xFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"132"}]}]}}, "kernel_V.B0":{"name":"kernel_V.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B1":{"name":"kernel_V.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_V.B2":{"name":"kernel_V.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"189"}]}]}}, "kernel_V.B3":{"name":"kernel_V.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"192"}]}]}}, "kernel_V.B4":{"name":"kernel_V.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_V.B5":{"name":"kernel_V.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"194"}]}]}}, "kernel_V.B6":{"name":"kernel_V.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"69"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"72"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":151, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"74"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"98"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"101"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":183, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"103"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"299"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"301"}]}]}}}, "functions":{"kernel_xFeeder":{"debug":[{"filename":"a.cl", "line":120}], "loop_hierachy":{"kernel_xFeeder__no_loop":["kernel_xFeeder.B0", "kernel_xFeeder.B1"], "kernel_xFeeder.B2":["kernel_xFeeder.B2"]}}, "kernel_V":{"debug":[{"filename":"a.cl", "line":175}], "loop_hierachy":{"kernel_V__no_loop":["kernel_V.B0", "kernel_V.B1"], "kernel_V.B2":["kernel_V.B2", "kernel_V.B3", "kernel_V.B4"], "kernel_V.B3":["kernel_V.B3", "kernel_V.B5", "kernel_V.B6"], "kernel_V.B5":["kernel_V.B5"]}}, "kernel_aLoader":{"debug":[{"filename":"a.cl", "line":61}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B6", "kernel_aLoader.B5"], "kernel_aLoader.B6":["kernel_aLoader.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"a.cl", "line":90}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_unloader":{"debug":[{"filename":"a.cl", "line":291}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_V", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":175}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":61}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"kernel_xFeeder", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":90}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_V", "data":[7472, 11413, 40, 32, 232], "debug":[[{"filename":"a.cl", "line":175}]]}, {"name":"kernel_aLoader", "data":[3574, 8079, 32, 0, 22], "debug":[[{"filename":"a.cl", "line":61}]]}, {"name":"kernel_unloader", "data":[2202, 6796, 0, 0, 78], "debug":[[{"filename":"a.cl", "line":291}]]}, {"name":"kernel_xFeeder", "data":[1697, 2875, 0, 1.5, 81], "debug":[[{"filename":"a.cl", "line":120}]]}, {"name":"kernel_xLoader", "data":[7811, 11300, 18, 0, 15], "debug":[[{"filename":"a.cl", "line":90}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[22756, 40463, 90, 33, 428]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[9588, 10682, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[44, 6360, 54, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[166888, 230024, 543, 33, 428], "data_percent":[19.5328, 13.4611, 20.0147, 2.23979]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed -no-interleaving=DDR ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Sat May 28 10:07:30 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u146242/gemv_lab/a10_2/a.cl","line":125}]],"details":["/home/u146242/gemv_lab/a10_2/a.cl:125:57: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[282.00 ,564.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[19323.5 ,39148 ,117 ,34 ,334  ]  },  {"name":"kernel_V","data":[7620.3 ,15272 ,39 ,32 ,231]  },  {"name":"kernel_aLoader","data":[2209.7 ,4734 ,30 ,0 ,22]  },  {"name":"kernel_unloader","data":[3653.5 ,7792 ,0 ,0 ,66]  },  {"name":"kernel_xFeeder","data":[1726.8 ,3417 ,32 ,2 ,4]  },  {"name":"kernel_xLoader","data":[4113.2 ,7933 ,16 ,0 ,11]  }]}}';
var fileJSON=[{"path":"/home/u146242/gemv_lab/a10_2/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/gemv_lab/a10_2/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012float16 v[2];\012float s[32];\012} _aLoader_channel_array_t;\012channel _aLoader_channel_array_t _aLoader_channel __attribute__((depth(256))) ;\012channel float _xLoader_channel __attribute__((depth(256))) ;\012channel float _xFeeder_channel __attribute__((depth(256))) ;\012typedef struct { float s[32]; } _V_channel_array_t;\012channel _V_channel_array_t _V_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer const float *restrict _A_serializer_1,\012 __address_space__A_serializer const float *restrict _A_serializer_2)\012{\012 int _addr_temp = 0;\012 int _0 = _A_extent_1 >> 10;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 5;\012  for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _1; _aLoader_s0_k++)\012  {\012   for (int _aLoader_s0_kk_ii = 0; _aLoader_s0_kk_ii < 0 + 1024; _aLoader_s0_kk_ii++)\012   {\012    int _1 = _addr_temp;\012    int _2 = _1 * 16;\012    _aLoader_channel_array_t _temp;\012    _temp.v[0] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_1 + _2));\012    _temp.v[1] = vload16(0, (__address_space__A_serializer float*)(_A_serializer_2 + _2));\012    write_channel_intel(_aLoader_channel, _temp);\012    _addr_temp += 1;\012   } // for _aLoader_s0_kk_ii\012  } // for _aLoader_s0_k\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const float *restrict _X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _15 = _A_extent_1 >> 10;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _15; _xLoader_s0_i++)\012 {\012  int _16 = _A_extent_0 >> 5;\012  for (int _xLoader_s0_k = 0; _xLoader_s0_k < 0 + _16; _xLoader_s0_k++)\012  {\012   for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 32; _xLoader_s0_kk++)\012   {\012    int _17 = _addr_temp;\012    int _18 = _A_extent_0 >> 5;\012    int _19 = _18 * 32;\012    int _20 = _17 % _19;\012    float _21 = _X_serializer_mem_channel[_20];\012    write_channel_intel(_xLoader_channel, _21);\012    (void)_21;\012    int _22 = _17 + 1;\012    _addr_temp = _22;\012   } // for _xLoader_s0_kk\012  } // for _xLoader_s0_k\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_xFeeder\012__kernel void kernel_xFeeder(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 int _xFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(32), singlepump, numwriteports(1), numreadports(1))) _xFeeder_buffer__0_ibuffer[2][32];\012 _xFeeder_cycle_temp = 992;\012 int _26 = _A_extent_1 >> 10;\012 int _27 = _A_extent_0 >> 5;\012 int _28 = _26 * _27;\012 int _29 = _28 * 1024;\012 int _30 = _29 + 1024;\012 for (int _xFeeder_s0_outermost_loop = 0; _xFeeder_s0_outermost_loop < 0 + _30; _xFeeder_s0_outermost_loop++)\012 {\012  int _31 = _xFeeder_cycle_temp;\012  int _32 = _31 & 1023;\012  bool _33 = 992 <= _32;\012  int _34 = _31 >> 10;\012  bool _35 = _34 < _28;\012  bool _36 = _33 && _35;\012  if (_36)\012  {\012   float __37 = read_channel_intel(_xLoader_channel);\012   int _38 = _xFeeder_cycle_temp;\012   int _39 = _38 >> 10;\012   int _40 = _39 & 1;\012   bool _41 = (bool)(_40);\012   int _42 = _38 & 1023;\012   int _43 = _42 & 31;\012   _xFeeder_buffer__0_ibuffer[_41][_43] = __37;\012  } // if _36\012  int _44 = _xFeeder_cycle_temp;\012  int _45 = _44 >> 10;\012  bool _46 = _45 <= _28;\012  bool _47 = 1023 < _44;\012  bool _48 = _46 && _47;\012  if (_48)\012  {\012   int _49 = _xFeeder_cycle_temp;\012   int _50 = _49 >> 10;\012   int _51 = _50 & 1;\012   bool _52 = (bool)(_51);\012   bool _53 = !(_52);\012   int _54 = _49 >> 5;\012   int _55 = _54 & 31;\012   float _56 = _xFeeder_buffer__0_ibuffer[_53][_55];\012   write_channel_intel(_xFeeder_channel, _56);\012   (void)_56;\012  } // if _48\012  int _60 = _xFeeder_cycle_temp;\012  int _61 = _60 + 1;\012  _xFeeder_cycle_temp = _61;\012 } // for _xFeeder_s0_outermost_loop\012} // kernel kernel_xFeeder\012// Address spaces for kernel_V\012__kernel void kernel_V(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 _aLoader_channel_array_t _aLoader_channel_array;\012 _V_channel_array_t _V_channel_array;\012 // produce uZ\012 float _uZ_shreg[32][32];\012 // produce uX\012 float _uX_shreg;\012 float _uZ_temp[32];\012 // produce uA\012 float _uA_shreg[32];\012 int _217 = _A_extent_1 >> 10;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _217; _uA_s0_i++)\012 {\012  int _218 = _A_extent_0 >> 5;\012  for (int _uA_s0_k = 0; _uA_s0_k < 0 + _218; _uA_s0_k++)\012  {\012   for (int _uA_s0_kk_ii = 0; _uA_s0_kk_ii < 0 + 1024; _uA_s0_kk_ii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 32; _dummy_s0_iii++)\012    {\012     float _220 = _uZ_shreg[31][_dummy_s0_iii];\012     _uZ_temp[_dummy_s0_iii] = _220;\012     #pragma unroll\012     for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 31; _dummy__1_s0_l0++)\012     {\012      int _221 = 31 - _dummy__1_s0_l0;\012      int _222 = 30 - _dummy__1_s0_l0;\012      float _224 = _uZ_shreg[_222][_dummy_s0_iii];\012      _uZ_shreg[_221][_dummy_s0_iii] = _224;\012      (void)_224;\012     } // for _dummy__1_s0_l0\012     float _225 = _uZ_temp[_dummy_s0_iii];\012     _uZ_shreg[0][_dummy_s0_iii] = _225;\012     (void)_225;\012    } // for _dummy_s0_iii\012    bool _V_channel_temp;\012    _V_channel_temp = 0;\012    _aLoader_channel_array = read_channel_intel(_aLoader_channel);\012    float _xFeeder_channel_array = read_channel_intel(_xFeeder_channel);\012    #pragma unroll\012    for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 32; _uA_s0_iii++)\012    {\012     float __227 = _aLoader_channel_array.s[_uA_s0_iii];\012     _uA_shreg[_uA_s0_iii] = __227;\012     (void)__227;\012     float _228;\012     bool _229 = _uA_s0_iii == 0;\012     if (_229)\012     {\012      float __230 = _xFeeder_channel_array;\012      _228 = __230;\012     } // if _229\012     else\012     {\012      float _232 = _uX_shreg;\012      _228 = _232;\012     } // if _229 else\012     float _233 = _228;\012     _uX_shreg = _233;\012     (void)_233;\012     float _235 = _uX_shreg;\012     float _236 = __fpga_reg(__fpga_reg(_235));\012     _uX_shreg = _236;\012     (void)_236;\012     float _237;\012     int _238 = _uA_s0_kk_ii >> 5;\012     bool _239 = _238 == 0;\012     bool _240 = _uA_s0_k == 0;\012     bool _241 = _239 && _240;\012     if (_241)\012     {\012      float _242 = float_from_bits(0 /* 0 */);\012      _237 = _242;\012     } // if _241\012     else\012     {\012      float _244 = _uZ_shreg[0][_uA_s0_iii];\012      _237 = _244;\012     } // if _241 else\012     float _245 = _237;\012     float _247 = _uA_shreg[_uA_s0_iii];\012     float _249 = _uX_shreg;\012     float _250 = _247 * _249;\012     float _251 = _245 + _250;\012     _uZ_shreg[0][_uA_s0_iii] = _251;\012     (void)_251;\012     int _252 = _uA_s0_kk_ii >> 5;\012     bool _253 = _252 == 31;\012     int _254 = _A_extent_0 >> 5;\012     int _255 = _254 + -1;\012     bool _256 = _uA_s0_k == _255;\012     bool _257 = _253 && _256;\012     if (_257)\012     {\012      float _259 = _uZ_shreg[0][_uA_s0_iii];\012      _V_channel_array.s[_uA_s0_iii] = _259;\012      (void)_uA_s0_iii;\012      _V_channel_temp = 1;\012     } // if _257\012    } // for _uA_s0_iii\012    bool _260 = _V_channel_temp;\012    if (_260)\012    {\012     write_channel_intel(_V_channel, _V_channel_array);\012     (void)_V_channel_array;\012    } // if _260\012   } // for _uA_s0_kk_ii\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_V\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _V_channel_array_t _V_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _261 = _A_extent_1 >> 10;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _261; _unloader_s0_i++)\012 {\012  for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 32; _unloader_s0_ii++)\012  {\012   _V_channel_array_t __262 = read_channel_intel(_V_channel);\012   _V_channel_array = __262;\012   #pragma unroll\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 32; _unloader_s0_iii++)\012   {\012    float __263 = _V_channel_array.s[_unloader_s0_iii];\012    int _264 = _addr_temp;\012    _unloader_mem_channel[_264] = __263;\012    int _265 = _addr_temp;\012    int _266 = _265 + 1;\012    _addr_temp = _266;\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_ii\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
