
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//col_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401280 <.init>:
  401280:	stp	x29, x30, [sp, #-16]!
  401284:	mov	x29, sp
  401288:	bl	401670 <ferror@plt+0x60>
  40128c:	ldp	x29, x30, [sp], #16
  401290:	ret

Disassembly of section .plt:

00000000004012a0 <memcpy@plt-0x20>:
  4012a0:	stp	x16, x30, [sp, #-16]!
  4012a4:	adrp	x16, 414000 <ferror@plt+0x129f0>
  4012a8:	ldr	x17, [x16, #4088]
  4012ac:	add	x16, x16, #0xff8
  4012b0:	br	x17
  4012b4:	nop
  4012b8:	nop
  4012bc:	nop

00000000004012c0 <memcpy@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012c4:	ldr	x17, [x16]
  4012c8:	add	x16, x16, #0x0
  4012cc:	br	x17

00000000004012d0 <_exit@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012d4:	ldr	x17, [x16, #8]
  4012d8:	add	x16, x16, #0x8
  4012dc:	br	x17

00000000004012e0 <strtoul@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012e4:	ldr	x17, [x16, #16]
  4012e8:	add	x16, x16, #0x10
  4012ec:	br	x17

00000000004012f0 <strlen@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4012f4:	ldr	x17, [x16, #24]
  4012f8:	add	x16, x16, #0x18
  4012fc:	br	x17

0000000000401300 <fputs@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401304:	ldr	x17, [x16, #32]
  401308:	add	x16, x16, #0x20
  40130c:	br	x17

0000000000401310 <exit@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401314:	ldr	x17, [x16, #40]
  401318:	add	x16, x16, #0x28
  40131c:	br	x17

0000000000401320 <dup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401324:	ldr	x17, [x16, #48]
  401328:	add	x16, x16, #0x30
  40132c:	br	x17

0000000000401330 <strtoimax@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401334:	ldr	x17, [x16, #56]
  401338:	add	x16, x16, #0x38
  40133c:	br	x17

0000000000401340 <strtod@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401344:	ldr	x17, [x16, #64]
  401348:	add	x16, x16, #0x40
  40134c:	br	x17

0000000000401350 <__cxa_atexit@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401354:	ldr	x17, [x16, #72]
  401358:	add	x16, x16, #0x48
  40135c:	br	x17

0000000000401360 <putwchar@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401364:	ldr	x17, [x16, #80]
  401368:	add	x16, x16, #0x50
  40136c:	br	x17

0000000000401370 <snprintf@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401374:	ldr	x17, [x16, #88]
  401378:	add	x16, x16, #0x58
  40137c:	br	x17

0000000000401380 <localeconv@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401384:	ldr	x17, [x16, #96]
  401388:	add	x16, x16, #0x60
  40138c:	br	x17

0000000000401390 <fileno@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401394:	ldr	x17, [x16, #104]
  401398:	add	x16, x16, #0x68
  40139c:	br	x17

00000000004013a0 <iswspace@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013a4:	ldr	x17, [x16, #112]
  4013a8:	add	x16, x16, #0x70
  4013ac:	br	x17

00000000004013b0 <malloc@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013b4:	ldr	x17, [x16, #120]
  4013b8:	add	x16, x16, #0x78
  4013bc:	br	x17

00000000004013c0 <wcwidth@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013c4:	ldr	x17, [x16, #128]
  4013c8:	add	x16, x16, #0x80
  4013cc:	br	x17

00000000004013d0 <strncmp@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013d4:	ldr	x17, [x16, #136]
  4013d8:	add	x16, x16, #0x88
  4013dc:	br	x17

00000000004013e0 <bindtextdomain@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013e4:	ldr	x17, [x16, #144]
  4013e8:	add	x16, x16, #0x90
  4013ec:	br	x17

00000000004013f0 <__libc_start_main@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4013f4:	ldr	x17, [x16, #152]
  4013f8:	add	x16, x16, #0x98
  4013fc:	br	x17

0000000000401400 <fgetc@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401404:	ldr	x17, [x16, #160]
  401408:	add	x16, x16, #0xa0
  40140c:	br	x17

0000000000401410 <memset@plt>:
  401410:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401414:	ldr	x17, [x16, #168]
  401418:	add	x16, x16, #0xa8
  40141c:	br	x17

0000000000401420 <realloc@plt>:
  401420:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401424:	ldr	x17, [x16, #176]
  401428:	add	x16, x16, #0xb0
  40142c:	br	x17

0000000000401430 <strdup@plt>:
  401430:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401434:	ldr	x17, [x16, #184]
  401438:	add	x16, x16, #0xb8
  40143c:	br	x17

0000000000401440 <close@plt>:
  401440:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401444:	ldr	x17, [x16, #192]
  401448:	add	x16, x16, #0xc0
  40144c:	br	x17

0000000000401450 <__gmon_start__@plt>:
  401450:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401454:	ldr	x17, [x16, #200]
  401458:	add	x16, x16, #0xc8
  40145c:	br	x17

0000000000401460 <strtoumax@plt>:
  401460:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401464:	ldr	x17, [x16, #208]
  401468:	add	x16, x16, #0xd0
  40146c:	br	x17

0000000000401470 <abort@plt>:
  401470:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401474:	ldr	x17, [x16, #216]
  401478:	add	x16, x16, #0xd8
  40147c:	br	x17

0000000000401480 <feof@plt>:
  401480:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401484:	ldr	x17, [x16, #224]
  401488:	add	x16, x16, #0xe0
  40148c:	br	x17

0000000000401490 <textdomain@plt>:
  401490:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401494:	ldr	x17, [x16, #232]
  401498:	add	x16, x16, #0xe8
  40149c:	br	x17

00000000004014a0 <getopt_long@plt>:
  4014a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014a4:	ldr	x17, [x16, #240]
  4014a8:	add	x16, x16, #0xf0
  4014ac:	br	x17

00000000004014b0 <strcmp@plt>:
  4014b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014b4:	ldr	x17, [x16, #248]
  4014b8:	add	x16, x16, #0xf8
  4014bc:	br	x17

00000000004014c0 <warn@plt>:
  4014c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014c4:	ldr	x17, [x16, #256]
  4014c8:	add	x16, x16, #0x100
  4014cc:	br	x17

00000000004014d0 <__ctype_b_loc@plt>:
  4014d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014d4:	ldr	x17, [x16, #264]
  4014d8:	add	x16, x16, #0x108
  4014dc:	br	x17

00000000004014e0 <strtol@plt>:
  4014e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014e4:	ldr	x17, [x16, #272]
  4014e8:	add	x16, x16, #0x110
  4014ec:	br	x17

00000000004014f0 <iswgraph@plt>:
  4014f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4014f4:	ldr	x17, [x16, #280]
  4014f8:	add	x16, x16, #0x118
  4014fc:	br	x17

0000000000401500 <free@plt>:
  401500:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401504:	ldr	x17, [x16, #288]
  401508:	add	x16, x16, #0x120
  40150c:	br	x17

0000000000401510 <vasprintf@plt>:
  401510:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401514:	ldr	x17, [x16, #296]
  401518:	add	x16, x16, #0x128
  40151c:	br	x17

0000000000401520 <strndup@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401524:	ldr	x17, [x16, #304]
  401528:	add	x16, x16, #0x130
  40152c:	br	x17

0000000000401530 <strspn@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401534:	ldr	x17, [x16, #312]
  401538:	add	x16, x16, #0x138
  40153c:	br	x17

0000000000401540 <strchr@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401544:	ldr	x17, [x16, #320]
  401548:	add	x16, x16, #0x140
  40154c:	br	x17

0000000000401550 <getwchar@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401554:	ldr	x17, [x16, #328]
  401558:	add	x16, x16, #0x148
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401564:	ldr	x17, [x16, #336]
  401568:	add	x16, x16, #0x150
  40156c:	br	x17

0000000000401570 <warnx@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401574:	ldr	x17, [x16, #344]
  401578:	add	x16, x16, #0x158
  40157c:	br	x17

0000000000401580 <memchr@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401584:	ldr	x17, [x16, #352]
  401588:	add	x16, x16, #0x160
  40158c:	br	x17

0000000000401590 <dcgettext@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401594:	ldr	x17, [x16, #360]
  401598:	add	x16, x16, #0x168
  40159c:	br	x17

00000000004015a0 <errx@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015a4:	ldr	x17, [x16, #368]
  4015a8:	add	x16, x16, #0x170
  4015ac:	br	x17

00000000004015b0 <strcspn@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015b4:	ldr	x17, [x16, #376]
  4015b8:	add	x16, x16, #0x178
  4015bc:	br	x17

00000000004015c0 <printf@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015c4:	ldr	x17, [x16, #384]
  4015c8:	add	x16, x16, #0x180
  4015cc:	br	x17

00000000004015d0 <__errno_location@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015d4:	ldr	x17, [x16, #392]
  4015d8:	add	x16, x16, #0x188
  4015dc:	br	x17

00000000004015e0 <fprintf@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015e4:	ldr	x17, [x16, #400]
  4015e8:	add	x16, x16, #0x190
  4015ec:	br	x17

00000000004015f0 <err@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x139f0>
  4015f4:	ldr	x17, [x16, #408]
  4015f8:	add	x16, x16, #0x198
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401604:	ldr	x17, [x16, #416]
  401608:	add	x16, x16, #0x1a0
  40160c:	br	x17

0000000000401610 <ferror@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x139f0>
  401614:	ldr	x17, [x16, #424]
  401618:	add	x16, x16, #0x1a8
  40161c:	br	x17

Disassembly of section .text:

0000000000401620 <.text>:
  401620:	mov	x29, #0x0                   	// #0
  401624:	mov	x30, #0x0                   	// #0
  401628:	mov	x5, x0
  40162c:	ldr	x1, [sp]
  401630:	add	x2, sp, #0x8
  401634:	mov	x6, sp
  401638:	movz	x0, #0x0, lsl #48
  40163c:	movk	x0, #0x0, lsl #32
  401640:	movk	x0, #0x40, lsl #16
  401644:	movk	x0, #0x172c
  401648:	movz	x3, #0x0, lsl #48
  40164c:	movk	x3, #0x0, lsl #32
  401650:	movk	x3, #0x40, lsl #16
  401654:	movk	x3, #0x3d90
  401658:	movz	x4, #0x0, lsl #48
  40165c:	movk	x4, #0x0, lsl #32
  401660:	movk	x4, #0x40, lsl #16
  401664:	movk	x4, #0x3e10
  401668:	bl	4013f0 <__libc_start_main@plt>
  40166c:	bl	401470 <abort@plt>
  401670:	adrp	x0, 414000 <ferror@plt+0x129f0>
  401674:	ldr	x0, [x0, #4064]
  401678:	cbz	x0, 401680 <ferror@plt+0x70>
  40167c:	b	401450 <__gmon_start__@plt>
  401680:	ret
  401684:	nop
  401688:	adrp	x0, 415000 <ferror@plt+0x139f0>
  40168c:	add	x0, x0, #0x1c8
  401690:	adrp	x1, 415000 <ferror@plt+0x139f0>
  401694:	add	x1, x1, #0x1c8
  401698:	cmp	x1, x0
  40169c:	b.eq	4016b4 <ferror@plt+0xa4>  // b.none
  4016a0:	adrp	x1, 403000 <ferror@plt+0x19f0>
  4016a4:	ldr	x1, [x1, #3648]
  4016a8:	cbz	x1, 4016b4 <ferror@plt+0xa4>
  4016ac:	mov	x16, x1
  4016b0:	br	x16
  4016b4:	ret
  4016b8:	adrp	x0, 415000 <ferror@plt+0x139f0>
  4016bc:	add	x0, x0, #0x1c8
  4016c0:	adrp	x1, 415000 <ferror@plt+0x139f0>
  4016c4:	add	x1, x1, #0x1c8
  4016c8:	sub	x1, x1, x0
  4016cc:	lsr	x2, x1, #63
  4016d0:	add	x1, x2, x1, asr #3
  4016d4:	cmp	xzr, x1, asr #1
  4016d8:	asr	x1, x1, #1
  4016dc:	b.eq	4016f4 <ferror@plt+0xe4>  // b.none
  4016e0:	adrp	x2, 403000 <ferror@plt+0x19f0>
  4016e4:	ldr	x2, [x2, #3656]
  4016e8:	cbz	x2, 4016f4 <ferror@plt+0xe4>
  4016ec:	mov	x16, x2
  4016f0:	br	x16
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-32]!
  4016fc:	mov	x29, sp
  401700:	str	x19, [sp, #16]
  401704:	adrp	x19, 415000 <ferror@plt+0x139f0>
  401708:	ldrb	w0, [x19, #504]
  40170c:	cbnz	w0, 40171c <ferror@plt+0x10c>
  401710:	bl	401688 <ferror@plt+0x78>
  401714:	mov	w0, #0x1                   	// #1
  401718:	strb	w0, [x19, #504]
  40171c:	ldr	x19, [sp, #16]
  401720:	ldp	x29, x30, [sp], #32
  401724:	ret
  401728:	b	4016b8 <ferror@plt+0xa8>
  40172c:	sub	sp, sp, #0x80
  401730:	stp	x20, x19, [sp, #112]
  401734:	mov	x20, x1
  401738:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40173c:	mov	w19, w0
  401740:	add	x1, x1, #0x299
  401744:	mov	w0, #0x6                   	// #6
  401748:	stp	x29, x30, [sp, #32]
  40174c:	stp	x28, x27, [sp, #48]
  401750:	stp	x26, x25, [sp, #64]
  401754:	stp	x24, x23, [sp, #80]
  401758:	stp	x22, x21, [sp, #96]
  40175c:	add	x29, sp, #0x20
  401760:	bl	401600 <setlocale@plt>
  401764:	adrp	x21, 403000 <ferror@plt+0x19f0>
  401768:	add	x21, x21, #0xfab
  40176c:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401770:	add	x1, x1, #0xfb6
  401774:	mov	x0, x21
  401778:	bl	4013e0 <bindtextdomain@plt>
  40177c:	mov	x0, x21
  401780:	bl	401490 <textdomain@plt>
  401784:	adrp	x0, 402000 <ferror@plt+0x9f0>
  401788:	add	x0, x0, #0x4b8
  40178c:	bl	403e18 <ferror@plt+0x2808>
  401790:	adrp	x21, 403000 <ferror@plt+0x19f0>
  401794:	adrp	x22, 403000 <ferror@plt+0x19f0>
  401798:	adrp	x23, 403000 <ferror@plt+0x19f0>
  40179c:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4017a0:	mov	w8, #0x100                 	// #256
  4017a4:	adrp	x25, 415000 <ferror@plt+0x139f0>
  4017a8:	mov	w26, #0x1                   	// #1
  4017ac:	adrp	x10, 415000 <ferror@plt+0x139f0>
  4017b0:	add	x21, x21, #0xfc8
  4017b4:	add	x22, x22, #0xe68
  4017b8:	adrp	x27, 415000 <ferror@plt+0x139f0>
  4017bc:	adrp	x28, 415000 <ferror@plt+0x139f0>
  4017c0:	add	x23, x23, #0xfd2
  4017c4:	str	w8, [x9, #512]
  4017c8:	strb	w26, [x25, #516]
  4017cc:	strb	wzr, [x10, #520]
  4017d0:	mov	w0, w19
  4017d4:	mov	x1, x20
  4017d8:	mov	x2, x21
  4017dc:	mov	x3, x22
  4017e0:	mov	x4, xzr
  4017e4:	bl	4014a0 <getopt_long@plt>
  4017e8:	cmp	w0, #0x67
  4017ec:	b.le	401808 <ferror@plt+0x1f8>
  4017f0:	cmp	w0, #0x6f
  4017f4:	b.gt	401820 <ferror@plt+0x210>
  4017f8:	cmp	w0, #0x68
  4017fc:	b.ne	401834 <ferror@plt+0x224>  // b.any
  401800:	strb	w26, [x25, #516]
  401804:	b	4017d0 <ferror@plt+0x1c0>
  401808:	cmp	w0, #0x61
  40180c:	b.le	401890 <ferror@plt+0x280>
  401810:	cmp	w0, #0x62
  401814:	b.ne	40187c <ferror@plt+0x26c>  // b.any
  401818:	strb	w26, [x27, #524]
  40181c:	b	4017d0 <ferror@plt+0x1c0>
  401820:	cmp	w0, #0x70
  401824:	b.ne	40186c <ferror@plt+0x25c>  // b.any
  401828:	adrp	x8, 415000 <ferror@plt+0x139f0>
  40182c:	strb	w26, [x8, #520]
  401830:	b	4017d0 <ferror@plt+0x1c0>
  401834:	cmp	w0, #0x6c
  401838:	b.ne	401de4 <ferror@plt+0x7d4>  // b.any
  40183c:	ldr	x24, [x28, #464]
  401840:	mov	w2, #0x5                   	// #5
  401844:	mov	x0, xzr
  401848:	mov	x1, x23
  40184c:	bl	401590 <dcgettext@plt>
  401850:	mov	x1, x0
  401854:	mov	x0, x24
  401858:	bl	402d98 <ferror@plt+0x1788>
  40185c:	lsl	w8, w0, #1
  401860:	adrp	x9, 415000 <ferror@plt+0x139f0>
  401864:	str	w8, [x9, #512]
  401868:	b	4017d0 <ferror@plt+0x1c0>
  40186c:	cmp	w0, #0x78
  401870:	b.ne	401de4 <ferror@plt+0x7d4>  // b.any
  401874:	strb	wzr, [x25, #516]
  401878:	b	4017d0 <ferror@plt+0x1c0>
  40187c:	cmp	w0, #0x66
  401880:	b.ne	401de4 <ferror@plt+0x7d4>  // b.any
  401884:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401888:	strb	w26, [x8, #528]
  40188c:	b	4017d0 <ferror@plt+0x1c0>
  401890:	cmn	w0, #0x1
  401894:	b.ne	401d74 <ferror@plt+0x764>  // b.any
  401898:	adrp	x8, 415000 <ferror@plt+0x139f0>
  40189c:	ldr	w8, [x8, #472]
  4018a0:	cmp	w8, w19
  4018a4:	b.ne	401dcc <ferror@plt+0x7bc>  // b.any
  4018a8:	adrp	x23, 415000 <ferror@plt+0x139f0>
  4018ac:	mov	w8, #0x1                   	// #1
  4018b0:	strb	w8, [x23, #532]
  4018b4:	bl	401f50 <ferror@plt+0x940>
  4018b8:	adrp	x20, 415000 <ferror@plt+0x139f0>
  4018bc:	mov	x19, x0
  4018c0:	ldr	x0, [x20, #488]
  4018c4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4018c8:	str	x19, [x8, #536]
  4018cc:	bl	401480 <feof@plt>
  4018d0:	cbz	w0, 4018ec <ferror@plt+0x2dc>
  4018d4:	mov	w21, wzr
  4018d8:	mov	w24, wzr
  4018dc:	mov	w27, wzr
  4018e0:	stur	wzr, [x29, #-12]
  4018e4:	mov	w20, wzr
  4018e8:	b	401cd8 <ferror@plt+0x6c8>
  4018ec:	bl	4015d0 <__errno_location@plt>
  4018f0:	mov	x23, xzr
  4018f4:	mov	w26, wzr
  4018f8:	mov	w27, wzr
  4018fc:	mov	w25, wzr
  401900:	mov	w28, wzr
  401904:	mov	w21, wzr
  401908:	mov	w8, #0x1                   	// #1
  40190c:	stur	x0, [x29, #-8]
  401910:	str	wzr, [sp, #8]
  401914:	stur	wzr, [x29, #-12]
  401918:	stp	wzr, w8, [sp, #12]
  40191c:	ldur	x8, [x29, #-8]
  401920:	str	wzr, [x8]
  401924:	bl	401550 <getwchar@plt>
  401928:	cmn	w0, #0x1
  40192c:	b.eq	401c94 <ferror@plt+0x684>  // b.none
  401930:	mov	w22, w0
  401934:	bl	4014f0 <iswgraph@plt>
  401938:	cbz	w0, 401980 <ferror@plt+0x370>
  40193c:	sub	w8, w27, w26
  401940:	cmp	w25, w8
  401944:	b.eq	401b98 <ferror@plt+0x588>  // b.none
  401948:	adrp	x8, 415000 <ferror@plt+0x139f0>
  40194c:	ldrb	w8, [x8, #528]
  401950:	sub	w9, w25, w27
  401954:	bic	w8, w25, w8
  401958:	and	w26, w8, #0x1
  40195c:	adds	w8, w9, w26
  401960:	b.mi	4019bc <ferror@plt+0x3ac>  // b.first
  401964:	cbz	w8, 401b5c <ferror@plt+0x54c>
  401968:	ldr	x0, [x19, #16]
  40196c:	cbz	x0, 4019e4 <ferror@plt+0x3d4>
  401970:	subs	w8, w8, #0x1
  401974:	mov	x19, x0
  401978:	b.gt	401968 <ferror@plt+0x358>
  40197c:	b	4019e8 <ferror@plt+0x3d8>
  401980:	sub	w8, w22, #0x8
  401984:	cmp	w8, #0x13
  401988:	b.hi	401a88 <ferror@plt+0x478>  // b.pmore
  40198c:	adrp	x11, 403000 <ferror@plt+0x19f0>
  401990:	add	x11, x11, #0xe50
  401994:	adr	x9, 4019a8 <ferror@plt+0x398>
  401998:	ldrb	w10, [x11, x8]
  40199c:	add	x9, x9, x10, lsl #2
  4019a0:	mov	w24, wzr
  4019a4:	br	x9
  4019a8:	cbz	w28, 401c5c <ferror@plt+0x64c>
  4019ac:	cbz	x23, 401c8c <ferror@plt+0x67c>
  4019b0:	ldr	w8, [x23, #12]
  4019b4:	sub	w24, w28, w8
  4019b8:	b	401c34 <ferror@plt+0x624>
  4019bc:	mov	x9, x19
  4019c0:	ldr	x19, [x9, #8]
  4019c4:	cbz	x19, 401a18 <ferror@plt+0x408>
  4019c8:	add	w24, w8, #0x1
  4019cc:	cmn	w8, #0x1
  4019d0:	mov	w8, w24
  4019d4:	mov	x9, x19
  4019d8:	b.lt	4019c0 <ferror@plt+0x3b0>  // b.tstop
  4019dc:	cbnz	w24, 401a20 <ferror@plt+0x410>
  4019e0:	b	401b5c <ferror@plt+0x54c>
  4019e4:	mov	x0, x19
  4019e8:	cmp	w8, #0x1
  4019ec:	b.lt	401a10 <ferror@plt+0x400>  // b.tstop
  4019f0:	add	w19, w8, #0x1
  4019f4:	mov	x23, x0
  4019f8:	bl	401f50 <ferror@plt+0x940>
  4019fc:	sub	w19, w19, #0x1
  401a00:	cmp	w19, #0x1
  401a04:	str	x23, [x0, #8]
  401a08:	str	x0, [x23, #16]
  401a0c:	b.gt	4019f4 <ferror@plt+0x3e4>
  401a10:	mov	x19, x0
  401a14:	b	401b5c <ferror@plt+0x54c>
  401a18:	mov	x19, x9
  401a1c:	mov	w24, w8
  401a20:	ldur	w8, [x29, #-12]
  401a24:	cbz	w8, 401b28 <ferror@plt+0x518>
  401a28:	ldr	w8, [sp, #8]
  401a2c:	add	w27, w8, #0x1
  401a30:	cbnz	w8, 401a7c <ferror@plt+0x46c>
  401a34:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401a38:	mov	w2, #0x5                   	// #5
  401a3c:	mov	x0, xzr
  401a40:	add	x1, x1, #0x43
  401a44:	bl	401590 <dcgettext@plt>
  401a48:	adrp	x8, 404000 <ferror@plt+0x29f0>
  401a4c:	adrp	x9, 404000 <ferror@plt+0x29f0>
  401a50:	cmp	w25, #0x0
  401a54:	add	x8, x8, #0x6e
  401a58:	add	x9, x9, #0x5e
  401a5c:	mov	x23, x0
  401a60:	csel	x1, x9, x8, lt  // lt = tstop
  401a64:	mov	w2, #0x5                   	// #5
  401a68:	mov	x0, xzr
  401a6c:	bl	401590 <dcgettext@plt>
  401a70:	mov	x1, x0
  401a74:	mov	x0, x23
  401a78:	bl	401570 <warnx@plt>
  401a7c:	sub	w25, w25, w24
  401a80:	str	w27, [sp, #8]
  401a84:	b	401b5c <ferror@plt+0x54c>
  401a88:	cmp	w22, #0x20
  401a8c:	b.ne	401a98 <ferror@plt+0x488>  // b.any
  401a90:	add	w24, w28, #0x1
  401a94:	b	401c34 <ferror@plt+0x624>
  401a98:	mov	w0, w22
  401a9c:	bl	4013a0 <iswspace@plt>
  401aa0:	cbz	w0, 401c48 <ferror@plt+0x638>
  401aa4:	mov	w0, w22
  401aa8:	bl	4013c0 <wcwidth@plt>
  401aac:	cmp	w0, #0x1
  401ab0:	b.lt	401b20 <ferror@plt+0x510>  // b.tstop
  401ab4:	mov	w0, w22
  401ab8:	bl	4013c0 <wcwidth@plt>
  401abc:	add	w24, w0, w28
  401ac0:	b	401c34 <ferror@plt+0x624>
  401ac4:	bl	401550 <getwchar@plt>
  401ac8:	cmp	w0, #0x9
  401acc:	b.eq	401c6c <ferror@plt+0x65c>  // b.none
  401ad0:	cmp	w0, #0x8
  401ad4:	b.eq	401c64 <ferror@plt+0x654>  // b.none
  401ad8:	cmp	w0, #0x7
  401adc:	b.ne	401b20 <ferror@plt+0x510>  // b.any
  401ae0:	sub	w25, w25, #0x2
  401ae4:	b	401b20 <ferror@plt+0x510>
  401ae8:	mov	w8, #0x1                   	// #1
  401aec:	b	401b1c <ferror@plt+0x50c>
  401af0:	orr	w8, w28, #0x7
  401af4:	add	w24, w8, #0x1
  401af8:	b	401c34 <ferror@plt+0x624>
  401afc:	ldr	w8, [sp, #12]
  401b00:	add	w25, w25, #0x2
  401b04:	mov	w24, wzr
  401b08:	cmp	w25, w8
  401b0c:	csel	w8, w25, w8, gt
  401b10:	str	w8, [sp, #12]
  401b14:	b	401c34 <ferror@plt+0x624>
  401b18:	mov	w8, #0x2                   	// #2
  401b1c:	str	w8, [sp, #16]
  401b20:	mov	w24, w28
  401b24:	b	401c34 <ferror@plt+0x624>
  401b28:	tbz	w24, #31, 401b5c <ferror@plt+0x54c>
  401b2c:	sub	w23, w24, #0x1
  401b30:	adrp	x27, 415000 <ferror@plt+0x139f0>
  401b34:	mov	x24, x19
  401b38:	bl	401f50 <ferror@plt+0x940>
  401b3c:	add	w23, w23, #0x1
  401b40:	mov	x19, x0
  401b44:	cmn	w23, #0x1
  401b48:	add	w21, w21, #0x1
  401b4c:	str	x0, [x24, #8]
  401b50:	str	x24, [x0, #16]
  401b54:	str	x0, [x27, #536]
  401b58:	b.lt	401b34 <ferror@plt+0x524>  // b.tstop
  401b5c:	ldur	w8, [x29, #-12]
  401b60:	add	w27, w25, w26
  401b64:	sub	w8, w27, w8
  401b68:	cmp	w8, #0x1
  401b6c:	b.lt	401b98 <ferror@plt+0x588>  // b.tstop
  401b70:	adrp	x9, 415000 <ferror@plt+0x139f0>
  401b74:	ldr	w9, [x9, #512]
  401b78:	add	w10, w9, #0x20
  401b7c:	cmp	w8, w10
  401b80:	b.cc	401b98 <ferror@plt+0x588>  // b.lo, b.ul, b.last
  401b84:	sub	w0, w8, w9
  401b88:	ldur	w8, [x29, #-12]
  401b8c:	add	w8, w0, w8
  401b90:	stur	w8, [x29, #-12]
  401b94:	bl	401fd0 <ferror@plt+0x9c0>
  401b98:	ldp	w10, w8, [x19, #24]
  401b9c:	add	w9, w8, #0x1
  401ba0:	cmp	w9, w10
  401ba4:	b.ge	401bb0 <ferror@plt+0x5a0>  // b.tcont
  401ba8:	ldr	x0, [x19]
  401bac:	b	401be8 <ferror@plt+0x5d8>
  401bb0:	lsl	w8, w10, #1
  401bb4:	ldr	x0, [x19]
  401bb8:	cmp	w10, #0x0
  401bbc:	mov	w9, #0x5a                  	// #90
  401bc0:	csel	w24, w9, w8, eq  // eq = none
  401bc4:	lsl	x23, x24, #4
  401bc8:	mov	x1, x23
  401bcc:	bl	401420 <realloc@plt>
  401bd0:	cbz	w24, 401bd8 <ferror@plt+0x5c8>
  401bd4:	cbz	x0, 401db8 <ferror@plt+0x7a8>
  401bd8:	ldr	w8, [x19, #28]
  401bdc:	str	x0, [x19]
  401be0:	str	w24, [x19, #24]
  401be4:	add	w9, w8, #0x1
  401be8:	str	w9, [x19, #28]
  401bec:	ldr	w9, [sp, #16]
  401bf0:	add	x23, x0, w8, sxtw #4
  401bf4:	bic	w8, w28, w28, asr #31
  401bf8:	mov	w0, w22
  401bfc:	str	w22, [x23, #8]
  401c00:	strb	w9, [x23, #4]
  401c04:	str	w8, [x23]
  401c08:	bl	4013c0 <wcwidth@plt>
  401c0c:	str	w0, [x23, #12]
  401c10:	ldr	w8, [x19, #36]
  401c14:	cmp	w28, w8
  401c18:	b.ge	401c28 <ferror@plt+0x618>  // b.tcont
  401c1c:	mov	w8, #0x1                   	// #1
  401c20:	str	w8, [x19, #32]
  401c24:	b	401c2c <ferror@plt+0x61c>
  401c28:	str	w28, [x19, #36]
  401c2c:	bic	w8, w0, w0, asr #31
  401c30:	add	w24, w8, w28
  401c34:	ldr	x0, [x20, #488]
  401c38:	bl	401480 <feof@plt>
  401c3c:	mov	w28, w24
  401c40:	cbz	w0, 40191c <ferror@plt+0x30c>
  401c44:	b	401ccc <ferror@plt+0x6bc>
  401c48:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401c4c:	ldrb	w8, [x8, #520]
  401c50:	cmp	w8, #0x1
  401c54:	b.eq	40193c <ferror@plt+0x32c>  // b.none
  401c58:	b	401b20 <ferror@plt+0x510>
  401c5c:	mov	w24, wzr
  401c60:	b	401c34 <ferror@plt+0x624>
  401c64:	sub	w25, w25, #0x1
  401c68:	b	401b20 <ferror@plt+0x510>
  401c6c:	ldr	w9, [sp, #12]
  401c70:	add	w8, w25, #0x1
  401c74:	mov	w24, w28
  401c78:	cmp	w25, w9
  401c7c:	csinc	w9, w9, w25, lt  // lt = tstop
  401c80:	str	w9, [sp, #12]
  401c84:	mov	w25, w8
  401c88:	b	401c34 <ferror@plt+0x624>
  401c8c:	sub	w24, w28, #0x1
  401c90:	b	401c34 <ferror@plt+0x624>
  401c94:	ldur	x8, [x29, #-8]
  401c98:	ldr	w8, [x8]
  401c9c:	cmp	w8, #0x54
  401ca0:	b.ne	401ccc <ferror@plt+0x6bc>  // b.any
  401ca4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ca8:	add	x1, x1, #0x31
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	mov	x0, xzr
  401cb4:	bl	401590 <dcgettext@plt>
  401cb8:	ldr	w24, [sp, #12]
  401cbc:	add	w1, w24, #0x1
  401cc0:	bl	4014c0 <warn@plt>
  401cc4:	mov	w20, #0x1                   	// #1
  401cc8:	b	401cd4 <ferror@plt+0x6c4>
  401ccc:	ldr	w24, [sp, #12]
  401cd0:	mov	w20, wzr
  401cd4:	adrp	x23, 415000 <ferror@plt+0x139f0>
  401cd8:	neg	w22, w27
  401cdc:	ldr	x19, [x19, #16]
  401ce0:	sub	w22, w22, #0x1
  401ce4:	cbnz	x19, 401cdc <ferror@plt+0x6cc>
  401ce8:	cbz	w24, 401d3c <ferror@plt+0x72c>
  401cec:	ldur	w8, [x29, #-12]
  401cf0:	sub	w8, w21, w8
  401cf4:	sub	w0, w8, w22
  401cf8:	bl	401fd0 <ferror@plt+0x9c0>
  401cfc:	ldrb	w8, [x23, #532]
  401d00:	cmp	w8, #0x1
  401d04:	b.eq	401d18 <ferror@plt+0x708>  // b.none
  401d08:	mov	w0, #0xf                   	// #15
  401d0c:	bl	401360 <putwchar@plt>
  401d10:	cmn	w0, #0x1
  401d14:	b.eq	401e1c <ferror@plt+0x80c>  // b.none
  401d18:	add	w9, w24, w22
  401d1c:	add	w10, w9, #0x1
  401d20:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401d24:	str	w10, [x8, #544]
  401d28:	tbnz	w24, #0, 401d44 <ferror@plt+0x734>
  401d2c:	cmn	w9, #0x1
  401d30:	b.ne	401d4c <ferror@plt+0x73c>  // b.any
  401d34:	mov	w9, #0x2                   	// #2
  401d38:	b	401d48 <ferror@plt+0x738>
  401d3c:	mov	w20, wzr
  401d40:	b	401d50 <ferror@plt+0x740>
  401d44:	add	w9, w9, #0x2
  401d48:	str	w9, [x8, #544]
  401d4c:	bl	402090 <ferror@plt+0xa80>
  401d50:	mov	w0, w20
  401d54:	ldp	x20, x19, [sp, #112]
  401d58:	ldp	x22, x21, [sp, #96]
  401d5c:	ldp	x24, x23, [sp, #80]
  401d60:	ldp	x26, x25, [sp, #64]
  401d64:	ldp	x28, x27, [sp, #48]
  401d68:	ldp	x29, x30, [sp, #32]
  401d6c:	add	sp, sp, #0x80
  401d70:	ret
  401d74:	cmp	w0, #0x48
  401d78:	b.ne	401d80 <ferror@plt+0x770>  // b.any
  401d7c:	bl	401e20 <ferror@plt+0x810>
  401d80:	cmp	w0, #0x56
  401d84:	b.ne	401de4 <ferror@plt+0x7d4>  // b.any
  401d88:	adrp	x1, 403000 <ferror@plt+0x19f0>
  401d8c:	add	x1, x1, #0xfe2
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401590 <dcgettext@plt>
  401d9c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401da0:	ldr	x1, [x8, #496]
  401da4:	adrp	x2, 403000 <ferror@plt+0x19f0>
  401da8:	add	x2, x2, #0xfee
  401dac:	bl	4015c0 <printf@plt>
  401db0:	mov	w0, wzr
  401db4:	bl	401310 <exit@plt>
  401db8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401dbc:	add	x1, x1, #0x2bc
  401dc0:	mov	w0, #0x1                   	// #1
  401dc4:	mov	x2, x23
  401dc8:	bl	4015f0 <err@plt>
  401dcc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401dd0:	add	x1, x1, #0x27
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	401590 <dcgettext@plt>
  401de0:	bl	401570 <warnx@plt>
  401de4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401de8:	ldr	x19, [x8, #456]
  401dec:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401df0:	add	x1, x1, #0x0
  401df4:	mov	w2, #0x5                   	// #5
  401df8:	mov	x0, xzr
  401dfc:	bl	401590 <dcgettext@plt>
  401e00:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401e04:	ldr	x2, [x8, #496]
  401e08:	mov	x1, x0
  401e0c:	mov	x0, x19
  401e10:	bl	4015e0 <fprintf@plt>
  401e14:	mov	w0, #0x1                   	// #1
  401e18:	bl	401310 <exit@plt>
  401e1c:	bl	402068 <ferror@plt+0xa58>
  401e20:	stp	x29, x30, [sp, #-48]!
  401e24:	adrp	x8, 415000 <ferror@plt+0x139f0>
  401e28:	stp	x20, x19, [sp, #32]
  401e2c:	ldr	x19, [x8, #480]
  401e30:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e34:	add	x1, x1, #0x92
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	mov	x0, xzr
  401e40:	str	x21, [sp, #16]
  401e44:	mov	x29, sp
  401e48:	bl	401590 <dcgettext@plt>
  401e4c:	adrp	x21, 415000 <ferror@plt+0x139f0>
  401e50:	ldr	x2, [x21, #496]
  401e54:	mov	x1, x0
  401e58:	mov	x0, x19
  401e5c:	bl	4015e0 <fprintf@plt>
  401e60:	adrp	x20, 404000 <ferror@plt+0x29f0>
  401e64:	add	x20, x20, #0x298
  401e68:	mov	x0, x20
  401e6c:	mov	x1, x19
  401e70:	bl	401300 <fputs@plt>
  401e74:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e78:	add	x1, x1, #0xa9
  401e7c:	mov	w2, #0x5                   	// #5
  401e80:	mov	x0, xzr
  401e84:	bl	401590 <dcgettext@plt>
  401e88:	mov	x1, x19
  401e8c:	bl	401300 <fputs@plt>
  401e90:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401e94:	add	x1, x1, #0xc9
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	mov	x0, xzr
  401ea0:	bl	401590 <dcgettext@plt>
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x19
  401eac:	bl	4015e0 <fprintf@plt>
  401eb0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401eb4:	add	x1, x1, #0x21f
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	mov	x0, xzr
  401ec0:	bl	401590 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401ecc:	add	x0, x0, #0x203
  401ed0:	bl	4015c0 <printf@plt>
  401ed4:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401ed8:	add	x1, x1, #0x24d
  401edc:	mov	w2, #0x5                   	// #5
  401ee0:	mov	x0, xzr
  401ee4:	bl	401590 <dcgettext@plt>
  401ee8:	mov	x1, x0
  401eec:	adrp	x0, 404000 <ferror@plt+0x29f0>
  401ef0:	add	x0, x0, #0x231
  401ef4:	bl	4015c0 <printf@plt>
  401ef8:	mov	x0, x20
  401efc:	mov	x1, x19
  401f00:	bl	401300 <fputs@plt>
  401f04:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401f08:	add	x1, x1, #0x25d
  401f0c:	mov	w2, #0x5                   	// #5
  401f10:	mov	x0, xzr
  401f14:	bl	401590 <dcgettext@plt>
  401f18:	ldr	x2, [x21, #496]
  401f1c:	mov	x1, x0
  401f20:	mov	x0, x19
  401f24:	bl	4015e0 <fprintf@plt>
  401f28:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401f2c:	add	x1, x1, #0x29a
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	mov	x0, xzr
  401f38:	bl	401590 <dcgettext@plt>
  401f3c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401f40:	add	x1, x1, #0x2b5
  401f44:	bl	4015c0 <printf@plt>
  401f48:	mov	w0, wzr
  401f4c:	bl	401310 <exit@plt>
  401f50:	stp	x29, x30, [sp, #-32]!
  401f54:	str	x19, [sp, #16]
  401f58:	adrp	x19, 415000 <ferror@plt+0x139f0>
  401f5c:	ldr	x0, [x19, #584]
  401f60:	mov	x29, sp
  401f64:	cbnz	x0, 401f9c <ferror@plt+0x98c>
  401f68:	mov	w0, #0xa00                 	// #2560
  401f6c:	bl	4013b0 <malloc@plt>
  401f70:	cbz	x0, 401fbc <ferror@plt+0x9ac>
  401f74:	mov	x8, xzr
  401f78:	str	x0, [x19, #584]
  401f7c:	add	x9, x0, x8
  401f80:	add	x8, x8, #0x28
  401f84:	add	x10, x9, #0x28
  401f88:	cmp	w8, #0x9d8
  401f8c:	str	x10, [x9, #16]
  401f90:	b.ne	401f7c <ferror@plt+0x96c>  // b.any
  401f94:	add	x8, x0, x8
  401f98:	str	xzr, [x8, #16]
  401f9c:	ldr	x8, [x0, #16]
  401fa0:	movi	v0.2d, #0x0
  401fa4:	str	x8, [x19, #584]
  401fa8:	stp	q0, q0, [x0]
  401fac:	ldr	x19, [sp, #16]
  401fb0:	str	xzr, [x0, #32]
  401fb4:	ldp	x29, x30, [sp], #32
  401fb8:	ret
  401fbc:	adrp	x1, 404000 <ferror@plt+0x29f0>
  401fc0:	add	x1, x1, #0x2bc
  401fc4:	mov	w0, #0x1                   	// #1
  401fc8:	mov	w2, #0xa00                 	// #2560
  401fcc:	bl	4015f0 <err@plt>
  401fd0:	stp	x29, x30, [sp, #-64]!
  401fd4:	stp	x20, x19, [sp, #48]
  401fd8:	adrp	x20, 415000 <ferror@plt+0x139f0>
  401fdc:	ldr	x19, [x20, #536]
  401fe0:	cmp	w0, #0x1
  401fe4:	str	x23, [sp, #16]
  401fe8:	stp	x22, x21, [sp, #32]
  401fec:	mov	x29, sp
  401ff0:	b.lt	40204c <ferror@plt+0xa3c>  // b.tstop
  401ff4:	add	w21, w0, #0x1
  401ff8:	adrp	x22, 415000 <ferror@plt+0x139f0>
  401ffc:	adrp	x23, 415000 <ferror@plt+0x139f0>
  402000:	ldr	x8, [x19, #16]
  402004:	str	x8, [x20, #536]
  402008:	ldr	x0, [x19]
  40200c:	cbz	x0, 402020 <ferror@plt+0xa10>
  402010:	bl	402090 <ferror@plt+0xa80>
  402014:	mov	x0, x19
  402018:	bl	402150 <ferror@plt+0xb40>
  40201c:	ldr	x0, [x19]
  402020:	ldr	w8, [x22, #544]
  402024:	add	w8, w8, #0x1
  402028:	str	w8, [x22, #544]
  40202c:	bl	401500 <free@plt>
  402030:	ldr	x8, [x23, #584]
  402034:	sub	w21, w21, #0x1
  402038:	cmp	w21, #0x1
  40203c:	str	x8, [x19, #16]
  402040:	str	x19, [x23, #584]
  402044:	ldr	x19, [x20, #536]
  402048:	b.gt	402000 <ferror@plt+0x9f0>
  40204c:	cbz	x19, 402054 <ferror@plt+0xa44>
  402050:	str	xzr, [x19, #8]
  402054:	ldp	x20, x19, [sp, #48]
  402058:	ldp	x22, x21, [sp, #32]
  40205c:	ldr	x23, [sp, #16]
  402060:	ldp	x29, x30, [sp], #64
  402064:	ret
  402068:	stp	x29, x30, [sp, #-16]!
  40206c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402070:	add	x1, x1, #0x86
  402074:	mov	w2, #0x5                   	// #5
  402078:	mov	x0, xzr
  40207c:	mov	x29, sp
  402080:	bl	401590 <dcgettext@plt>
  402084:	mov	x1, x0
  402088:	mov	w0, #0x1                   	// #1
  40208c:	bl	4015a0 <errx@plt>
  402090:	stp	x29, x30, [sp, #-64]!
  402094:	stp	x20, x19, [sp, #48]
  402098:	adrp	x19, 415000 <ferror@plt+0x139f0>
  40209c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4020a0:	stp	x22, x21, [sp, #32]
  4020a4:	ldr	w22, [x19, #544]
  4020a8:	ldrb	w21, [x8, #528]
  4020ac:	str	x23, [sp, #16]
  4020b0:	mov	x29, sp
  4020b4:	bic	w8, w22, w21
  4020b8:	and	w8, w8, #0x1
  4020bc:	add	w20, w22, w8
  4020c0:	cmp	w20, #0x0
  4020c4:	cinc	w8, w20, lt  // lt = tstop
  4020c8:	asr	w8, w8, #1
  4020cc:	add	w23, w8, #0x1
  4020d0:	sub	w23, w23, #0x1
  4020d4:	cmp	w23, #0x1
  4020d8:	b.lt	4020f0 <ferror@plt+0xae0>  // b.tstop
  4020dc:	mov	w0, #0xa                   	// #10
  4020e0:	bl	401360 <putwchar@plt>
  4020e4:	cmn	w0, #0x1
  4020e8:	b.ne	4020d0 <ferror@plt+0xac0>  // b.any
  4020ec:	bl	402068 <ferror@plt+0xa58>
  4020f0:	tbz	w22, #0, 402138 <ferror@plt+0xb28>
  4020f4:	eor	w8, w21, #0x1
  4020f8:	tbnz	w8, #0, 402138 <ferror@plt+0xb28>
  4020fc:	mov	w0, #0x1b                  	// #27
  402100:	bl	401360 <putwchar@plt>
  402104:	cmn	w0, #0x1
  402108:	b.eq	4020ec <ferror@plt+0xadc>  // b.none
  40210c:	mov	w0, #0x39                  	// #57
  402110:	bl	401360 <putwchar@plt>
  402114:	cmn	w0, #0x1
  402118:	b.eq	4020ec <ferror@plt+0xadc>  // b.none
  40211c:	add	w8, w20, #0x1
  402120:	cmp	w8, #0x2
  402124:	b.hi	402138 <ferror@plt+0xb28>  // b.pmore
  402128:	mov	w0, #0xd                   	// #13
  40212c:	bl	401360 <putwchar@plt>
  402130:	cmn	w0, #0x1
  402134:	b.eq	4020ec <ferror@plt+0xadc>  // b.none
  402138:	str	wzr, [x19, #544]
  40213c:	ldp	x20, x19, [sp, #48]
  402140:	ldp	x22, x21, [sp, #32]
  402144:	ldr	x23, [sp, #16]
  402148:	ldp	x29, x30, [sp], #64
  40214c:	ret
  402150:	stp	x29, x30, [sp, #-96]!
  402154:	str	x27, [sp, #16]
  402158:	stp	x26, x25, [sp, #32]
  40215c:	stp	x24, x23, [sp, #48]
  402160:	stp	x22, x21, [sp, #64]
  402164:	stp	x20, x19, [sp, #80]
  402168:	ldp	w22, w8, [x0, #28]
  40216c:	mov	x19, x0
  402170:	mov	x29, sp
  402174:	cbz	w8, 4021d0 <ferror@plt+0xbc0>
  402178:	adrp	x9, 415000 <ferror@plt+0x139f0>
  40217c:	ldr	w8, [x19, #24]
  402180:	ldr	w10, [x9, #576]
  402184:	adrp	x23, 415000 <ferror@plt+0x139f0>
  402188:	cmp	w8, w10
  40218c:	b.le	4021b0 <ferror@plt+0xba0>
  402190:	ldr	x0, [x23, #552]
  402194:	lsl	w20, w8, #4
  402198:	mov	x1, x20
  40219c:	str	w8, [x9, #576]
  4021a0:	bl	401420 <realloc@plt>
  4021a4:	cbz	w20, 4021ac <ferror@plt+0xb9c>
  4021a8:	cbz	x0, 40247c <ferror@plt+0xe6c>
  4021ac:	str	x0, [x23, #552]
  4021b0:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4021b4:	ldr	w8, [x19, #36]
  4021b8:	ldr	w10, [x9, #560]
  4021bc:	cmp	w8, w10
  4021c0:	b.ge	4021d8 <ferror@plt+0xbc8>  // b.tcont
  4021c4:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4021c8:	ldr	x20, [x9, #568]
  4021cc:	b	402208 <ferror@plt+0xbf8>
  4021d0:	ldr	x19, [x19]
  4021d4:	b	4022bc <ferror@plt+0xcac>
  4021d8:	adrp	x24, 415000 <ferror@plt+0x139f0>
  4021dc:	ldr	x0, [x24, #568]
  4021e0:	add	w8, w8, #0x1
  4021e4:	lsl	w21, w8, #2
  4021e8:	mov	x1, x21
  4021ec:	str	w8, [x9, #560]
  4021f0:	bl	401420 <realloc@plt>
  4021f4:	mov	x20, x0
  4021f8:	cbz	w21, 402200 <ferror@plt+0xbf0>
  4021fc:	cbz	x20, 402490 <ferror@plt+0xe80>
  402200:	str	x20, [x24, #568]
  402204:	ldr	w8, [x19, #36]
  402208:	sxtw	x8, w8
  40220c:	mov	w2, #0x1                   	// #1
  402210:	bfi	x2, x8, #2, #62
  402214:	mov	x0, x20
  402218:	mov	w1, wzr
  40221c:	bl	401410 <memset@plt>
  402220:	ldr	x8, [x19]
  402224:	cmp	w22, #0x1
  402228:	b.lt	402254 <ferror@plt+0xc44>  // b.tstop
  40222c:	cbz	x8, 402254 <ferror@plt+0xc44>
  402230:	add	w9, w22, #0x1
  402234:	mov	x10, x8
  402238:	ldrsw	x11, [x10], #16
  40223c:	sub	w9, w9, #0x1
  402240:	cmp	w9, #0x1
  402244:	ldr	w12, [x20, x11, lsl #2]
  402248:	add	w12, w12, #0x1
  40224c:	str	w12, [x20, x11, lsl #2]
  402250:	b.gt	402238 <ferror@plt+0xc28>
  402254:	ldr	w9, [x19, #36]
  402258:	tbnz	w9, #31, 402280 <ferror@plt+0xc70>
  40225c:	mov	x9, xzr
  402260:	mov	w10, wzr
  402264:	ldr	w11, [x20, x9, lsl #2]
  402268:	str	w10, [x20, x9, lsl #2]
  40226c:	ldrsw	x12, [x19, #36]
  402270:	add	w10, w11, w10
  402274:	cmp	x9, x12
  402278:	add	x9, x9, #0x1
  40227c:	b.lt	402264 <ferror@plt+0xc54>  // b.tstop
  402280:	ldr	x19, [x23, #552]
  402284:	cmp	w22, #0x1
  402288:	b.lt	4022bc <ferror@plt+0xcac>  // b.tstop
  40228c:	add	w9, w22, #0x1
  402290:	mov	x10, x8
  402294:	ldrsw	x11, [x10], #16
  402298:	sub	w9, w9, #0x1
  40229c:	cmp	w9, #0x1
  4022a0:	ldrsw	x12, [x20, x11, lsl #2]
  4022a4:	add	w13, w12, #0x1
  4022a8:	str	w13, [x20, x11, lsl #2]
  4022ac:	ldr	q0, [x8]
  4022b0:	mov	x8, x10
  4022b4:	str	q0, [x19, x12, lsl #4]
  4022b8:	b.gt	402294 <ferror@plt+0xc84>
  4022bc:	mov	w25, wzr
  4022c0:	adrp	x20, 415000 <ferror@plt+0x139f0>
  4022c4:	adrp	x21, 415000 <ferror@plt+0x139f0>
  4022c8:	adrp	x23, 415000 <ferror@plt+0x139f0>
  4022cc:	ldrb	w8, [x20, #524]
  4022d0:	cmp	w22, #0x1
  4022d4:	b.lt	40245c <ferror@plt+0xe4c>  // b.tstop
  4022d8:	ldr	w26, [x19]
  4022dc:	mov	x9, x19
  4022e0:	subs	w22, w22, #0x1
  4022e4:	mov	x24, x9
  4022e8:	b.le	402318 <ferror@plt+0xd08>
  4022ec:	ldr	w10, [x24, #16]
  4022f0:	add	x9, x24, #0x10
  4022f4:	cmp	w26, w10
  4022f8:	b.eq	4022e0 <ferror@plt+0xcd0>  // b.none
  4022fc:	cbz	w8, 402320 <ferror@plt+0xd10>
  402300:	ldur	w11, [x9, #-4]
  402304:	sub	x19, x9, #0x10
  402308:	add	w11, w11, w26
  40230c:	cmp	w11, w10
  402310:	b.gt	4022d0 <ferror@plt+0xcc0>
  402314:	b	402320 <ferror@plt+0xd10>
  402318:	cmp	w8, #0x0
  40231c:	csel	x19, x24, x19, ne  // ne = any
  402320:	subs	w27, w26, w25
  402324:	b.le	4023f0 <ferror@plt+0xde0>
  402328:	cmp	w27, #0x2
  40232c:	b.lt	402390 <ferror@plt+0xd80>  // b.tstop
  402330:	ldrb	w8, [x21, #516]
  402334:	tbz	w8, #0, 402390 <ferror@plt+0xd80>
  402338:	add	w8, w26, #0x7
  40233c:	cmp	w26, #0x0
  402340:	add	w9, w25, #0x7
  402344:	csel	w8, w8, w26, lt  // lt = tstop
  402348:	cmp	w25, #0x0
  40234c:	asr	w8, w8, #3
  402350:	csel	w9, w9, w25, lt  // lt = tstop
  402354:	sub	w10, w8, w9, asr #3
  402358:	cmp	w10, #0x1
  40235c:	b.lt	402390 <ferror@plt+0xd80>  // b.tstop
  402360:	asr	w9, w9, #3
  402364:	sub	w8, w8, w9
  402368:	and	w27, w26, #0x7
  40236c:	add	w25, w8, #0x1
  402370:	sub	w25, w25, #0x1
  402374:	cmp	w25, #0x1
  402378:	b.lt	402390 <ferror@plt+0xd80>  // b.tstop
  40237c:	mov	w0, #0x9                   	// #9
  402380:	bl	401360 <putwchar@plt>
  402384:	cmn	w0, #0x1
  402388:	b.ne	402370 <ferror@plt+0xd60>  // b.any
  40238c:	b	402478 <ferror@plt+0xe68>
  402390:	add	w25, w27, #0x1
  402394:	sub	w25, w25, #0x1
  402398:	cmp	w25, #0x1
  40239c:	b.lt	4023b4 <ferror@plt+0xda4>  // b.tstop
  4023a0:	mov	w0, #0x20                  	// #32
  4023a4:	bl	401360 <putwchar@plt>
  4023a8:	cmn	w0, #0x1
  4023ac:	b.ne	402394 <ferror@plt+0xd84>  // b.any
  4023b0:	b	402478 <ferror@plt+0xe68>
  4023b4:	mov	w25, w26
  4023b8:	b	4023f0 <ferror@plt+0xde0>
  4023bc:	ldr	w8, [x19, #12]
  4023c0:	cmp	w8, #0x1
  4023c4:	b.lt	4023ec <ferror@plt+0xddc>  // b.tstop
  4023c8:	mov	w26, wzr
  4023cc:	mov	w0, #0x8                   	// #8
  4023d0:	bl	401360 <putwchar@plt>
  4023d4:	cmn	w0, #0x1
  4023d8:	b.eq	402478 <ferror@plt+0xe68>  // b.none
  4023dc:	ldr	w8, [x19, #12]
  4023e0:	add	w26, w26, #0x1
  4023e4:	cmp	w26, w8
  4023e8:	b.lt	4023cc <ferror@plt+0xdbc>  // b.tstop
  4023ec:	add	x19, x19, #0x10
  4023f0:	ldrb	w8, [x19, #4]
  4023f4:	ldrb	w9, [x23, #532]
  4023f8:	cmp	w8, w9
  4023fc:	b.eq	402434 <ferror@plt+0xe24>  // b.none
  402400:	sxtb	w8, w8
  402404:	cmp	w8, #0x2
  402408:	b.eq	40241c <ferror@plt+0xe0c>  // b.none
  40240c:	cmp	w8, #0x1
  402410:	b.ne	40242c <ferror@plt+0xe1c>  // b.any
  402414:	mov	w0, #0xf                   	// #15
  402418:	b	402420 <ferror@plt+0xe10>
  40241c:	mov	w0, #0xe                   	// #14
  402420:	bl	401360 <putwchar@plt>
  402424:	cmn	w0, #0x1
  402428:	b.eq	402478 <ferror@plt+0xe68>  // b.none
  40242c:	ldrb	w8, [x19, #4]
  402430:	strb	w8, [x23, #532]
  402434:	ldr	w0, [x19, #8]
  402438:	bl	401360 <putwchar@plt>
  40243c:	cmn	w0, #0x1
  402440:	b.eq	402478 <ferror@plt+0xe68>  // b.none
  402444:	cmp	x19, x24
  402448:	b.cc	4023bc <ferror@plt+0xdac>  // b.lo, b.ul, b.last
  40244c:	ldr	w8, [x19, #12]
  402450:	add	x19, x19, #0x10
  402454:	add	w25, w8, w25
  402458:	b	4022cc <ferror@plt+0xcbc>
  40245c:	ldp	x20, x19, [sp, #80]
  402460:	ldp	x22, x21, [sp, #64]
  402464:	ldp	x24, x23, [sp, #48]
  402468:	ldp	x26, x25, [sp, #32]
  40246c:	ldr	x27, [sp, #16]
  402470:	ldp	x29, x30, [sp], #96
  402474:	ret
  402478:	bl	402068 <ferror@plt+0xa58>
  40247c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402480:	add	x1, x1, #0x2bc
  402484:	mov	w0, #0x1                   	// #1
  402488:	mov	x2, x20
  40248c:	bl	4015f0 <err@plt>
  402490:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402494:	add	x1, x1, #0x2bc
  402498:	mov	w0, #0x1                   	// #1
  40249c:	mov	x2, x21
  4024a0:	bl	4015f0 <err@plt>
  4024a4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4024a8:	ldr	x9, [x8, #584]
  4024ac:	str	x9, [x0, #16]
  4024b0:	str	x0, [x8, #584]
  4024b4:	ret
  4024b8:	stp	x29, x30, [sp, #-32]!
  4024bc:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4024c0:	stp	x20, x19, [sp, #16]
  4024c4:	ldr	x20, [x8, #480]
  4024c8:	mov	x29, sp
  4024cc:	bl	4015d0 <__errno_location@plt>
  4024d0:	mov	x19, x0
  4024d4:	str	wzr, [x0]
  4024d8:	mov	x0, x20
  4024dc:	bl	401610 <ferror@plt>
  4024e0:	cbnz	w0, 402580 <ferror@plt+0xf70>
  4024e4:	mov	x0, x20
  4024e8:	bl	401560 <fflush@plt>
  4024ec:	cbz	w0, 402540 <ferror@plt+0xf30>
  4024f0:	ldr	w20, [x19]
  4024f4:	cmp	w20, #0x9
  4024f8:	b.eq	402504 <ferror@plt+0xef4>  // b.none
  4024fc:	cmp	w20, #0x20
  402500:	b.ne	402598 <ferror@plt+0xf88>  // b.any
  402504:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402508:	ldr	x20, [x8, #456]
  40250c:	str	wzr, [x19]
  402510:	mov	x0, x20
  402514:	bl	401610 <ferror@plt>
  402518:	cbnz	w0, 4025bc <ferror@plt+0xfac>
  40251c:	mov	x0, x20
  402520:	bl	401560 <fflush@plt>
  402524:	cbz	w0, 402560 <ferror@plt+0xf50>
  402528:	ldr	w8, [x19]
  40252c:	cmp	w8, #0x9
  402530:	b.ne	4025bc <ferror@plt+0xfac>  // b.any
  402534:	ldp	x20, x19, [sp, #16]
  402538:	ldp	x29, x30, [sp], #32
  40253c:	ret
  402540:	mov	x0, x20
  402544:	bl	401390 <fileno@plt>
  402548:	tbnz	w0, #31, 4024f0 <ferror@plt+0xee0>
  40254c:	bl	401320 <dup@plt>
  402550:	tbnz	w0, #31, 4024f0 <ferror@plt+0xee0>
  402554:	bl	401440 <close@plt>
  402558:	cbnz	w0, 4024f0 <ferror@plt+0xee0>
  40255c:	b	402504 <ferror@plt+0xef4>
  402560:	mov	x0, x20
  402564:	bl	401390 <fileno@plt>
  402568:	tbnz	w0, #31, 402528 <ferror@plt+0xf18>
  40256c:	bl	401320 <dup@plt>
  402570:	tbnz	w0, #31, 402528 <ferror@plt+0xf18>
  402574:	bl	401440 <close@plt>
  402578:	cbnz	w0, 402528 <ferror@plt+0xf18>
  40257c:	b	402534 <ferror@plt+0xf24>
  402580:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402584:	add	x1, x1, #0x86
  402588:	mov	w2, #0x5                   	// #5
  40258c:	mov	x0, xzr
  402590:	bl	401590 <dcgettext@plt>
  402594:	b	4025b0 <ferror@plt+0xfa0>
  402598:	adrp	x1, 404000 <ferror@plt+0x29f0>
  40259c:	add	x1, x1, #0x86
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	bl	401590 <dcgettext@plt>
  4025ac:	cbnz	w20, 4025b8 <ferror@plt+0xfa8>
  4025b0:	bl	401570 <warnx@plt>
  4025b4:	b	4025bc <ferror@plt+0xfac>
  4025b8:	bl	4014c0 <warn@plt>
  4025bc:	mov	w0, #0x1                   	// #1
  4025c0:	bl	4012d0 <_exit@plt>
  4025c4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4025c8:	str	w0, [x8, #448]
  4025cc:	ret
  4025d0:	sub	sp, sp, #0x70
  4025d4:	stp	x29, x30, [sp, #16]
  4025d8:	stp	x28, x27, [sp, #32]
  4025dc:	stp	x26, x25, [sp, #48]
  4025e0:	stp	x24, x23, [sp, #64]
  4025e4:	stp	x22, x21, [sp, #80]
  4025e8:	stp	x20, x19, [sp, #96]
  4025ec:	add	x29, sp, #0x10
  4025f0:	str	xzr, [x1]
  4025f4:	cbz	x0, 402638 <ferror@plt+0x1028>
  4025f8:	ldrb	w23, [x0]
  4025fc:	mov	x20, x0
  402600:	cbz	x23, 402638 <ferror@plt+0x1028>
  402604:	mov	x21, x2
  402608:	mov	x19, x1
  40260c:	bl	4014d0 <__ctype_b_loc@plt>
  402610:	ldr	x8, [x0]
  402614:	mov	x22, x0
  402618:	ldrh	w9, [x8, x23, lsl #1]
  40261c:	tbz	w9, #13, 402630 <ferror@plt+0x1020>
  402620:	add	x9, x20, #0x1
  402624:	ldrb	w23, [x9], #1
  402628:	ldrh	w10, [x8, x23, lsl #1]
  40262c:	tbnz	w10, #13, 402624 <ferror@plt+0x1014>
  402630:	cmp	w23, #0x2d
  402634:	b.ne	40266c <ferror@plt+0x105c>  // b.any
  402638:	mov	w24, #0xffffffea            	// #-22
  40263c:	neg	w19, w24
  402640:	bl	4015d0 <__errno_location@plt>
  402644:	str	w19, [x0]
  402648:	mov	w0, w24
  40264c:	ldp	x20, x19, [sp, #96]
  402650:	ldp	x22, x21, [sp, #80]
  402654:	ldp	x24, x23, [sp, #64]
  402658:	ldp	x26, x25, [sp, #48]
  40265c:	ldp	x28, x27, [sp, #32]
  402660:	ldp	x29, x30, [sp, #16]
  402664:	add	sp, sp, #0x70
  402668:	ret
  40266c:	bl	4015d0 <__errno_location@plt>
  402670:	mov	x23, x0
  402674:	str	wzr, [x0]
  402678:	add	x1, sp, #0x8
  40267c:	mov	x0, x20
  402680:	mov	w2, wzr
  402684:	str	xzr, [sp, #8]
  402688:	bl	401460 <strtoumax@plt>
  40268c:	ldr	x25, [sp, #8]
  402690:	ldr	w8, [x23]
  402694:	cmp	x25, x20
  402698:	b.eq	402818 <ferror@plt+0x1208>  // b.none
  40269c:	add	x9, x0, #0x1
  4026a0:	mov	x20, x0
  4026a4:	cmp	x9, #0x1
  4026a8:	b.hi	4026b0 <ferror@plt+0x10a0>  // b.pmore
  4026ac:	cbnz	w8, 40281c <ferror@plt+0x120c>
  4026b0:	cbz	x25, 402828 <ferror@plt+0x1218>
  4026b4:	ldrb	w8, [x25]
  4026b8:	cbz	w8, 402828 <ferror@plt+0x1218>
  4026bc:	mov	w27, wzr
  4026c0:	mov	x28, xzr
  4026c4:	mov	w8, #0x400                 	// #1024
  4026c8:	str	x8, [sp]
  4026cc:	ldrb	w8, [x25, #1]
  4026d0:	cmp	w8, #0x61
  4026d4:	b.le	402700 <ferror@plt+0x10f0>
  4026d8:	cmp	w8, #0x62
  4026dc:	b.eq	402708 <ferror@plt+0x10f8>  // b.none
  4026e0:	cmp	w8, #0x69
  4026e4:	b.ne	402718 <ferror@plt+0x1108>  // b.any
  4026e8:	ldrb	w8, [x25, #2]
  4026ec:	orr	w8, w8, #0x20
  4026f0:	cmp	w8, #0x62
  4026f4:	b.ne	402718 <ferror@plt+0x1108>  // b.any
  4026f8:	ldrb	w8, [x25, #3]
  4026fc:	b	402714 <ferror@plt+0x1104>
  402700:	cmp	w8, #0x42
  402704:	b.ne	402714 <ferror@plt+0x1104>  // b.any
  402708:	ldrb	w8, [x25, #2]
  40270c:	cbnz	w8, 402718 <ferror@plt+0x1108>
  402710:	b	402838 <ferror@plt+0x1228>
  402714:	cbz	w8, 402840 <ferror@plt+0x1230>
  402718:	bl	401380 <localeconv@plt>
  40271c:	cbz	x0, 40273c <ferror@plt+0x112c>
  402720:	ldr	x24, [x0]
  402724:	cbz	x24, 402748 <ferror@plt+0x1138>
  402728:	mov	x0, x24
  40272c:	bl	4012f0 <strlen@plt>
  402730:	mov	x26, x0
  402734:	mov	w8, #0x1                   	// #1
  402738:	b	402750 <ferror@plt+0x1140>
  40273c:	mov	w8, wzr
  402740:	mov	x24, xzr
  402744:	b	40274c <ferror@plt+0x113c>
  402748:	mov	w8, wzr
  40274c:	mov	x26, xzr
  402750:	cbnz	x28, 402638 <ferror@plt+0x1028>
  402754:	ldrb	w9, [x25]
  402758:	eor	w8, w8, #0x1
  40275c:	cmp	w9, #0x0
  402760:	cset	w9, eq  // eq = none
  402764:	orr	w8, w8, w9
  402768:	tbnz	w8, #0, 402638 <ferror@plt+0x1028>
  40276c:	mov	x0, x24
  402770:	mov	x1, x25
  402774:	mov	x2, x26
  402778:	bl	4013d0 <strncmp@plt>
  40277c:	cbnz	w0, 402638 <ferror@plt+0x1028>
  402780:	add	x24, x25, x26
  402784:	ldrb	w8, [x24]
  402788:	cmp	w8, #0x30
  40278c:	b.ne	4027a0 <ferror@plt+0x1190>  // b.any
  402790:	ldrb	w8, [x24, #1]!
  402794:	add	w27, w27, #0x1
  402798:	cmp	w8, #0x30
  40279c:	b.eq	402790 <ferror@plt+0x1180>  // b.none
  4027a0:	ldr	x9, [x22]
  4027a4:	sxtb	x8, w8
  4027a8:	ldrh	w8, [x9, x8, lsl #1]
  4027ac:	tbnz	w8, #11, 4027c0 <ferror@plt+0x11b0>
  4027b0:	mov	x28, xzr
  4027b4:	str	x24, [sp, #8]
  4027b8:	mov	x25, x24
  4027bc:	b	4026cc <ferror@plt+0x10bc>
  4027c0:	add	x1, sp, #0x8
  4027c4:	mov	x0, x24
  4027c8:	mov	w2, wzr
  4027cc:	str	wzr, [x23]
  4027d0:	str	xzr, [sp, #8]
  4027d4:	bl	401460 <strtoumax@plt>
  4027d8:	ldr	x25, [sp, #8]
  4027dc:	ldr	w8, [x23]
  4027e0:	cmp	x25, x24
  4027e4:	b.eq	402818 <ferror@plt+0x1208>  // b.none
  4027e8:	add	x9, x0, #0x1
  4027ec:	cmp	x9, #0x1
  4027f0:	b.hi	4027f8 <ferror@plt+0x11e8>  // b.pmore
  4027f4:	cbnz	w8, 40281c <ferror@plt+0x120c>
  4027f8:	mov	x28, xzr
  4027fc:	cbz	x0, 4026cc <ferror@plt+0x10bc>
  402800:	cbz	x25, 402638 <ferror@plt+0x1028>
  402804:	ldrb	w8, [x25]
  402808:	mov	w24, #0xffffffea            	// #-22
  40280c:	mov	x28, x0
  402810:	cbnz	w8, 4026cc <ferror@plt+0x10bc>
  402814:	b	40263c <ferror@plt+0x102c>
  402818:	cbz	w8, 402638 <ferror@plt+0x1028>
  40281c:	neg	w24, w8
  402820:	tbz	w24, #31, 402648 <ferror@plt+0x1038>
  402824:	b	40263c <ferror@plt+0x102c>
  402828:	mov	w24, wzr
  40282c:	str	x20, [x19]
  402830:	tbz	w24, #31, 402648 <ferror@plt+0x1038>
  402834:	b	40263c <ferror@plt+0x102c>
  402838:	mov	w8, #0x3e8                 	// #1000
  40283c:	str	x8, [sp]
  402840:	ldrsb	w23, [x25]
  402844:	adrp	x22, 404000 <ferror@plt+0x29f0>
  402848:	add	x22, x22, #0x2ec
  40284c:	mov	w2, #0x9                   	// #9
  402850:	mov	x0, x22
  402854:	mov	w1, w23
  402858:	bl	401580 <memchr@plt>
  40285c:	cbnz	x0, 40287c <ferror@plt+0x126c>
  402860:	adrp	x22, 404000 <ferror@plt+0x29f0>
  402864:	add	x22, x22, #0x2f5
  402868:	mov	w2, #0x9                   	// #9
  40286c:	mov	x0, x22
  402870:	mov	w1, w23
  402874:	bl	401580 <memchr@plt>
  402878:	cbz	x0, 402638 <ferror@plt+0x1028>
  40287c:	ldr	x11, [sp]
  402880:	sub	w8, w0, w22
  402884:	adds	w8, w8, #0x1
  402888:	b.cs	4028ac <ferror@plt+0x129c>  // b.hs, b.nlast
  40288c:	mvn	w9, w0
  402890:	add	w9, w9, w22
  402894:	umulh	x10, x11, x20
  402898:	cmp	xzr, x10
  40289c:	b.ne	4028b4 <ferror@plt+0x12a4>  // b.any
  4028a0:	adds	w9, w9, #0x1
  4028a4:	mul	x20, x20, x11
  4028a8:	b.cc	402894 <ferror@plt+0x1284>  // b.lo, b.ul, b.last
  4028ac:	mov	w24, wzr
  4028b0:	b	4028b8 <ferror@plt+0x12a8>
  4028b4:	mov	w24, #0xffffffde            	// #-34
  4028b8:	cbz	x21, 4028c0 <ferror@plt+0x12b0>
  4028bc:	str	w8, [x21]
  4028c0:	cbz	x28, 40282c <ferror@plt+0x121c>
  4028c4:	cbz	w8, 40282c <ferror@plt+0x121c>
  4028c8:	mvn	w8, w0
  4028cc:	add	w9, w8, w22
  4028d0:	mov	w8, #0x1                   	// #1
  4028d4:	umulh	x10, x11, x8
  4028d8:	cmp	xzr, x10
  4028dc:	b.ne	4028ec <ferror@plt+0x12dc>  // b.any
  4028e0:	adds	w9, w9, #0x1
  4028e4:	mul	x8, x8, x11
  4028e8:	b.cc	4028d4 <ferror@plt+0x12c4>  // b.lo, b.ul, b.last
  4028ec:	mov	w9, #0xa                   	// #10
  4028f0:	cmp	x28, #0xb
  4028f4:	b.cc	402908 <ferror@plt+0x12f8>  // b.lo, b.ul, b.last
  4028f8:	add	x9, x9, x9, lsl #2
  4028fc:	lsl	x9, x9, #1
  402900:	cmp	x9, x28
  402904:	b.cc	4028f8 <ferror@plt+0x12e8>  // b.lo, b.ul, b.last
  402908:	cmp	w27, #0x1
  40290c:	b.lt	402920 <ferror@plt+0x1310>  // b.tstop
  402910:	add	x9, x9, x9, lsl #2
  402914:	subs	w27, w27, #0x1
  402918:	lsl	x9, x9, #1
  40291c:	b.ne	402910 <ferror@plt+0x1300>  // b.any
  402920:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402924:	mov	w12, #0x1                   	// #1
  402928:	movk	x10, #0xcccd
  40292c:	mov	w11, #0xa                   	// #10
  402930:	umulh	x13, x28, x10
  402934:	lsr	x13, x13, #3
  402938:	add	x14, x12, x12, lsl #2
  40293c:	msub	x15, x13, x11, x28
  402940:	lsl	x14, x14, #1
  402944:	cbz	x15, 402958 <ferror@plt+0x1348>
  402948:	udiv	x12, x9, x12
  40294c:	udiv	x12, x12, x15
  402950:	udiv	x12, x8, x12
  402954:	add	x20, x12, x20
  402958:	cmp	x28, #0x9
  40295c:	mov	x28, x13
  402960:	mov	x12, x14
  402964:	b.hi	402930 <ferror@plt+0x1320>  // b.pmore
  402968:	b	40282c <ferror@plt+0x121c>
  40296c:	mov	x2, xzr
  402970:	b	4025d0 <ferror@plt+0xfc0>
  402974:	stp	x29, x30, [sp, #-48]!
  402978:	stp	x20, x19, [sp, #32]
  40297c:	mov	x20, x1
  402980:	mov	x19, x0
  402984:	str	x21, [sp, #16]
  402988:	mov	x29, sp
  40298c:	cbz	x0, 4029c0 <ferror@plt+0x13b0>
  402990:	ldrb	w21, [x19]
  402994:	mov	x8, x19
  402998:	cbz	w21, 4029c4 <ferror@plt+0x13b4>
  40299c:	bl	4014d0 <__ctype_b_loc@plt>
  4029a0:	ldr	x9, [x0]
  4029a4:	mov	x8, x19
  4029a8:	and	x10, x21, #0xff
  4029ac:	ldrh	w10, [x9, x10, lsl #1]
  4029b0:	tbz	w10, #11, 4029c4 <ferror@plt+0x13b4>
  4029b4:	ldrb	w21, [x8, #1]!
  4029b8:	cbnz	w21, 4029a8 <ferror@plt+0x1398>
  4029bc:	b	4029c4 <ferror@plt+0x13b4>
  4029c0:	mov	x8, xzr
  4029c4:	cbz	x20, 4029cc <ferror@plt+0x13bc>
  4029c8:	str	x8, [x20]
  4029cc:	cmp	x8, x19
  4029d0:	b.ls	4029e4 <ferror@plt+0x13d4>  // b.plast
  4029d4:	ldrb	w8, [x8]
  4029d8:	cmp	w8, #0x0
  4029dc:	cset	w0, eq  // eq = none
  4029e0:	b	4029e8 <ferror@plt+0x13d8>
  4029e4:	mov	w0, wzr
  4029e8:	ldp	x20, x19, [sp, #32]
  4029ec:	ldr	x21, [sp, #16]
  4029f0:	ldp	x29, x30, [sp], #48
  4029f4:	ret
  4029f8:	stp	x29, x30, [sp, #-48]!
  4029fc:	stp	x20, x19, [sp, #32]
  402a00:	mov	x20, x1
  402a04:	mov	x19, x0
  402a08:	str	x21, [sp, #16]
  402a0c:	mov	x29, sp
  402a10:	cbz	x0, 402a44 <ferror@plt+0x1434>
  402a14:	ldrb	w21, [x19]
  402a18:	mov	x8, x19
  402a1c:	cbz	w21, 402a48 <ferror@plt+0x1438>
  402a20:	bl	4014d0 <__ctype_b_loc@plt>
  402a24:	ldr	x9, [x0]
  402a28:	mov	x8, x19
  402a2c:	and	x10, x21, #0xff
  402a30:	ldrh	w10, [x9, x10, lsl #1]
  402a34:	tbz	w10, #12, 402a48 <ferror@plt+0x1438>
  402a38:	ldrb	w21, [x8, #1]!
  402a3c:	cbnz	w21, 402a2c <ferror@plt+0x141c>
  402a40:	b	402a48 <ferror@plt+0x1438>
  402a44:	mov	x8, xzr
  402a48:	cbz	x20, 402a50 <ferror@plt+0x1440>
  402a4c:	str	x8, [x20]
  402a50:	cmp	x8, x19
  402a54:	b.ls	402a68 <ferror@plt+0x1458>  // b.plast
  402a58:	ldrb	w8, [x8]
  402a5c:	cmp	w8, #0x0
  402a60:	cset	w0, eq  // eq = none
  402a64:	b	402a6c <ferror@plt+0x145c>
  402a68:	mov	w0, wzr
  402a6c:	ldp	x20, x19, [sp, #32]
  402a70:	ldr	x21, [sp, #16]
  402a74:	ldp	x29, x30, [sp], #48
  402a78:	ret
  402a7c:	sub	sp, sp, #0x110
  402a80:	stp	x29, x30, [sp, #208]
  402a84:	add	x29, sp, #0xd0
  402a88:	mov	x8, #0xffffffffffffffd0    	// #-48
  402a8c:	mov	x9, sp
  402a90:	sub	x10, x29, #0x50
  402a94:	stp	x28, x23, [sp, #224]
  402a98:	stp	x22, x21, [sp, #240]
  402a9c:	stp	x20, x19, [sp, #256]
  402aa0:	mov	x20, x1
  402aa4:	mov	x19, x0
  402aa8:	movk	x8, #0xff80, lsl #32
  402aac:	add	x11, x29, #0x40
  402ab0:	add	x9, x9, #0x80
  402ab4:	add	x22, x10, #0x30
  402ab8:	mov	w23, #0xffffffd0            	// #-48
  402abc:	stp	x2, x3, [x29, #-80]
  402ac0:	stp	x4, x5, [x29, #-64]
  402ac4:	stp	x6, x7, [x29, #-48]
  402ac8:	stp	q1, q2, [sp, #16]
  402acc:	stp	q3, q4, [sp, #48]
  402ad0:	str	q0, [sp]
  402ad4:	stp	q5, q6, [sp, #80]
  402ad8:	str	q7, [sp, #112]
  402adc:	stp	x9, x8, [x29, #-16]
  402ae0:	stp	x11, x22, [x29, #-32]
  402ae4:	tbnz	w23, #31, 402af0 <ferror@plt+0x14e0>
  402ae8:	mov	w8, w23
  402aec:	b	402b08 <ferror@plt+0x14f8>
  402af0:	add	w8, w23, #0x8
  402af4:	cmn	w23, #0x8
  402af8:	stur	w8, [x29, #-8]
  402afc:	b.gt	402b08 <ferror@plt+0x14f8>
  402b00:	add	x9, x22, w23, sxtw
  402b04:	b	402b14 <ferror@plt+0x1504>
  402b08:	ldur	x9, [x29, #-32]
  402b0c:	add	x10, x9, #0x8
  402b10:	stur	x10, [x29, #-32]
  402b14:	ldr	x1, [x9]
  402b18:	cbz	x1, 402b90 <ferror@plt+0x1580>
  402b1c:	tbnz	w8, #31, 402b28 <ferror@plt+0x1518>
  402b20:	mov	w23, w8
  402b24:	b	402b40 <ferror@plt+0x1530>
  402b28:	add	w23, w8, #0x8
  402b2c:	cmn	w8, #0x8
  402b30:	stur	w23, [x29, #-8]
  402b34:	b.gt	402b40 <ferror@plt+0x1530>
  402b38:	add	x8, x22, w8, sxtw
  402b3c:	b	402b4c <ferror@plt+0x153c>
  402b40:	ldur	x8, [x29, #-32]
  402b44:	add	x9, x8, #0x8
  402b48:	stur	x9, [x29, #-32]
  402b4c:	ldr	x21, [x8]
  402b50:	cbz	x21, 402b90 <ferror@plt+0x1580>
  402b54:	mov	x0, x19
  402b58:	bl	4014b0 <strcmp@plt>
  402b5c:	cbz	w0, 402b74 <ferror@plt+0x1564>
  402b60:	mov	x0, x19
  402b64:	mov	x1, x21
  402b68:	bl	4014b0 <strcmp@plt>
  402b6c:	cbnz	w0, 402ae4 <ferror@plt+0x14d4>
  402b70:	b	402b78 <ferror@plt+0x1568>
  402b74:	mov	w0, #0x1                   	// #1
  402b78:	ldp	x20, x19, [sp, #256]
  402b7c:	ldp	x22, x21, [sp, #240]
  402b80:	ldp	x28, x23, [sp, #224]
  402b84:	ldp	x29, x30, [sp, #208]
  402b88:	add	sp, sp, #0x110
  402b8c:	ret
  402b90:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402b94:	ldr	w0, [x8, #448]
  402b98:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402b9c:	add	x1, x1, #0x2fe
  402ba0:	mov	x2, x20
  402ba4:	mov	x3, x19
  402ba8:	bl	4015a0 <errx@plt>
  402bac:	cbz	x1, 402bd0 <ferror@plt+0x15c0>
  402bb0:	sxtb	w8, w2
  402bb4:	ldrsb	w9, [x0]
  402bb8:	cbz	w9, 402bd0 <ferror@plt+0x15c0>
  402bbc:	cmp	w8, w9
  402bc0:	b.eq	402bd4 <ferror@plt+0x15c4>  // b.none
  402bc4:	sub	x1, x1, #0x1
  402bc8:	add	x0, x0, #0x1
  402bcc:	cbnz	x1, 402bb4 <ferror@plt+0x15a4>
  402bd0:	mov	x0, xzr
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-32]!
  402bdc:	stp	x20, x19, [sp, #16]
  402be0:	mov	x29, sp
  402be4:	mov	x20, x1
  402be8:	mov	x19, x0
  402bec:	bl	402c2c <ferror@plt+0x161c>
  402bf0:	cmp	w0, w0, sxth
  402bf4:	b.ne	402c04 <ferror@plt+0x15f4>  // b.any
  402bf8:	ldp	x20, x19, [sp, #16]
  402bfc:	ldp	x29, x30, [sp], #32
  402c00:	ret
  402c04:	bl	4015d0 <__errno_location@plt>
  402c08:	mov	w8, #0x22                  	// #34
  402c0c:	str	w8, [x0]
  402c10:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402c14:	ldr	w0, [x8, #448]
  402c18:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402c1c:	add	x1, x1, #0x2fe
  402c20:	mov	x2, x20
  402c24:	mov	x3, x19
  402c28:	bl	4015f0 <err@plt>
  402c2c:	stp	x29, x30, [sp, #-32]!
  402c30:	stp	x20, x19, [sp, #16]
  402c34:	mov	x29, sp
  402c38:	mov	x20, x1
  402c3c:	mov	x19, x0
  402c40:	bl	402ce4 <ferror@plt+0x16d4>
  402c44:	cmp	x0, w0, sxtw
  402c48:	b.ne	402c58 <ferror@plt+0x1648>  // b.any
  402c4c:	ldp	x20, x19, [sp, #16]
  402c50:	ldp	x29, x30, [sp], #32
  402c54:	ret
  402c58:	bl	4015d0 <__errno_location@plt>
  402c5c:	mov	w8, #0x22                  	// #34
  402c60:	str	w8, [x0]
  402c64:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402c68:	ldr	w0, [x8, #448]
  402c6c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402c70:	add	x1, x1, #0x2fe
  402c74:	mov	x2, x20
  402c78:	mov	x3, x19
  402c7c:	bl	4015f0 <err@plt>
  402c80:	mov	w2, #0xa                   	// #10
  402c84:	b	402c88 <ferror@plt+0x1678>
  402c88:	stp	x29, x30, [sp, #-32]!
  402c8c:	stp	x20, x19, [sp, #16]
  402c90:	mov	x29, sp
  402c94:	mov	x20, x1
  402c98:	mov	x19, x0
  402c9c:	bl	402da0 <ferror@plt+0x1790>
  402ca0:	cmp	w0, #0x10, lsl #12
  402ca4:	b.cs	402cb4 <ferror@plt+0x16a4>  // b.hs, b.nlast
  402ca8:	ldp	x20, x19, [sp, #16]
  402cac:	ldp	x29, x30, [sp], #32
  402cb0:	ret
  402cb4:	bl	4015d0 <__errno_location@plt>
  402cb8:	mov	w8, #0x22                  	// #34
  402cbc:	str	w8, [x0]
  402cc0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402cc4:	ldr	w0, [x8, #448]
  402cc8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402ccc:	add	x1, x1, #0x2fe
  402cd0:	mov	x2, x20
  402cd4:	mov	x3, x19
  402cd8:	bl	4015f0 <err@plt>
  402cdc:	mov	w2, #0x10                  	// #16
  402ce0:	b	402c88 <ferror@plt+0x1678>
  402ce4:	stp	x29, x30, [sp, #-48]!
  402ce8:	mov	x29, sp
  402cec:	str	x21, [sp, #16]
  402cf0:	stp	x20, x19, [sp, #32]
  402cf4:	mov	x20, x1
  402cf8:	mov	x19, x0
  402cfc:	str	xzr, [x29, #24]
  402d00:	bl	4015d0 <__errno_location@plt>
  402d04:	str	wzr, [x0]
  402d08:	cbz	x19, 402d58 <ferror@plt+0x1748>
  402d0c:	ldrb	w8, [x19]
  402d10:	cbz	w8, 402d58 <ferror@plt+0x1748>
  402d14:	mov	x21, x0
  402d18:	add	x1, x29, #0x18
  402d1c:	mov	w2, #0xa                   	// #10
  402d20:	mov	x0, x19
  402d24:	bl	401330 <strtoimax@plt>
  402d28:	ldr	w8, [x21]
  402d2c:	cbnz	w8, 402d74 <ferror@plt+0x1764>
  402d30:	ldr	x8, [x29, #24]
  402d34:	cmp	x8, x19
  402d38:	b.eq	402d58 <ferror@plt+0x1748>  // b.none
  402d3c:	cbz	x8, 402d48 <ferror@plt+0x1738>
  402d40:	ldrb	w8, [x8]
  402d44:	cbnz	w8, 402d58 <ferror@plt+0x1748>
  402d48:	ldp	x20, x19, [sp, #32]
  402d4c:	ldr	x21, [sp, #16]
  402d50:	ldp	x29, x30, [sp], #48
  402d54:	ret
  402d58:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402d5c:	ldr	w0, [x8, #448]
  402d60:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402d64:	add	x1, x1, #0x2fe
  402d68:	mov	x2, x20
  402d6c:	mov	x3, x19
  402d70:	bl	4015a0 <errx@plt>
  402d74:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402d78:	ldr	w0, [x9, #448]
  402d7c:	cmp	w8, #0x22
  402d80:	b.ne	402d60 <ferror@plt+0x1750>  // b.any
  402d84:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402d88:	add	x1, x1, #0x2fe
  402d8c:	mov	x2, x20
  402d90:	mov	x3, x19
  402d94:	bl	4015f0 <err@plt>
  402d98:	mov	w2, #0xa                   	// #10
  402d9c:	b	402da0 <ferror@plt+0x1790>
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	stp	x20, x19, [sp, #16]
  402da8:	mov	x29, sp
  402dac:	mov	x20, x1
  402db0:	mov	x19, x0
  402db4:	bl	402e04 <ferror@plt+0x17f4>
  402db8:	lsr	x8, x0, #32
  402dbc:	cbnz	x8, 402dcc <ferror@plt+0x17bc>
  402dc0:	ldp	x20, x19, [sp, #16]
  402dc4:	ldp	x29, x30, [sp], #32
  402dc8:	ret
  402dcc:	bl	4015d0 <__errno_location@plt>
  402dd0:	mov	w8, #0x22                  	// #34
  402dd4:	str	w8, [x0]
  402dd8:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402ddc:	ldr	w0, [x8, #448]
  402de0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402de4:	add	x1, x1, #0x2fe
  402de8:	mov	x2, x20
  402dec:	mov	x3, x19
  402df0:	bl	4015f0 <err@plt>
  402df4:	mov	w2, #0x10                  	// #16
  402df8:	b	402da0 <ferror@plt+0x1790>
  402dfc:	mov	w2, #0xa                   	// #10
  402e00:	b	402e04 <ferror@plt+0x17f4>
  402e04:	sub	sp, sp, #0x40
  402e08:	stp	x29, x30, [sp, #16]
  402e0c:	stp	x22, x21, [sp, #32]
  402e10:	stp	x20, x19, [sp, #48]
  402e14:	add	x29, sp, #0x10
  402e18:	mov	w21, w2
  402e1c:	mov	x20, x1
  402e20:	mov	x19, x0
  402e24:	str	xzr, [sp, #8]
  402e28:	bl	4015d0 <__errno_location@plt>
  402e2c:	str	wzr, [x0]
  402e30:	cbz	x19, 402e84 <ferror@plt+0x1874>
  402e34:	ldrb	w8, [x19]
  402e38:	cbz	w8, 402e84 <ferror@plt+0x1874>
  402e3c:	mov	x22, x0
  402e40:	add	x1, sp, #0x8
  402e44:	mov	x0, x19
  402e48:	mov	w2, w21
  402e4c:	bl	401460 <strtoumax@plt>
  402e50:	ldr	w8, [x22]
  402e54:	cbnz	w8, 402ea0 <ferror@plt+0x1890>
  402e58:	ldr	x8, [sp, #8]
  402e5c:	cmp	x8, x19
  402e60:	b.eq	402e84 <ferror@plt+0x1874>  // b.none
  402e64:	cbz	x8, 402e70 <ferror@plt+0x1860>
  402e68:	ldrb	w8, [x8]
  402e6c:	cbnz	w8, 402e84 <ferror@plt+0x1874>
  402e70:	ldp	x20, x19, [sp, #48]
  402e74:	ldp	x22, x21, [sp, #32]
  402e78:	ldp	x29, x30, [sp, #16]
  402e7c:	add	sp, sp, #0x40
  402e80:	ret
  402e84:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402e88:	ldr	w0, [x8, #448]
  402e8c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402e90:	add	x1, x1, #0x2fe
  402e94:	mov	x2, x20
  402e98:	mov	x3, x19
  402e9c:	bl	4015a0 <errx@plt>
  402ea0:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402ea4:	ldr	w0, [x9, #448]
  402ea8:	cmp	w8, #0x22
  402eac:	b.ne	402e8c <ferror@plt+0x187c>  // b.any
  402eb0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402eb4:	add	x1, x1, #0x2fe
  402eb8:	mov	x2, x20
  402ebc:	mov	x3, x19
  402ec0:	bl	4015f0 <err@plt>
  402ec4:	mov	w2, #0x10                  	// #16
  402ec8:	b	402e04 <ferror@plt+0x17f4>
  402ecc:	stp	x29, x30, [sp, #-48]!
  402ed0:	mov	x29, sp
  402ed4:	str	x21, [sp, #16]
  402ed8:	stp	x20, x19, [sp, #32]
  402edc:	mov	x20, x1
  402ee0:	mov	x19, x0
  402ee4:	str	xzr, [x29, #24]
  402ee8:	bl	4015d0 <__errno_location@plt>
  402eec:	str	wzr, [x0]
  402ef0:	cbz	x19, 402f3c <ferror@plt+0x192c>
  402ef4:	ldrb	w8, [x19]
  402ef8:	cbz	w8, 402f3c <ferror@plt+0x192c>
  402efc:	mov	x21, x0
  402f00:	add	x1, x29, #0x18
  402f04:	mov	x0, x19
  402f08:	bl	401340 <strtod@plt>
  402f0c:	ldr	w8, [x21]
  402f10:	cbnz	w8, 402f58 <ferror@plt+0x1948>
  402f14:	ldr	x8, [x29, #24]
  402f18:	cmp	x8, x19
  402f1c:	b.eq	402f3c <ferror@plt+0x192c>  // b.none
  402f20:	cbz	x8, 402f2c <ferror@plt+0x191c>
  402f24:	ldrb	w8, [x8]
  402f28:	cbnz	w8, 402f3c <ferror@plt+0x192c>
  402f2c:	ldp	x20, x19, [sp, #32]
  402f30:	ldr	x21, [sp, #16]
  402f34:	ldp	x29, x30, [sp], #48
  402f38:	ret
  402f3c:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402f40:	ldr	w0, [x8, #448]
  402f44:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402f48:	add	x1, x1, #0x2fe
  402f4c:	mov	x2, x20
  402f50:	mov	x3, x19
  402f54:	bl	4015a0 <errx@plt>
  402f58:	adrp	x9, 415000 <ferror@plt+0x139f0>
  402f5c:	ldr	w0, [x9, #448]
  402f60:	cmp	w8, #0x22
  402f64:	b.ne	402f44 <ferror@plt+0x1934>  // b.any
  402f68:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402f6c:	add	x1, x1, #0x2fe
  402f70:	mov	x2, x20
  402f74:	mov	x3, x19
  402f78:	bl	4015f0 <err@plt>
  402f7c:	stp	x29, x30, [sp, #-48]!
  402f80:	mov	x29, sp
  402f84:	str	x21, [sp, #16]
  402f88:	stp	x20, x19, [sp, #32]
  402f8c:	mov	x20, x1
  402f90:	mov	x19, x0
  402f94:	str	xzr, [x29, #24]
  402f98:	bl	4015d0 <__errno_location@plt>
  402f9c:	str	wzr, [x0]
  402fa0:	cbz	x19, 402ff0 <ferror@plt+0x19e0>
  402fa4:	ldrb	w8, [x19]
  402fa8:	cbz	w8, 402ff0 <ferror@plt+0x19e0>
  402fac:	mov	x21, x0
  402fb0:	add	x1, x29, #0x18
  402fb4:	mov	w2, #0xa                   	// #10
  402fb8:	mov	x0, x19
  402fbc:	bl	4014e0 <strtol@plt>
  402fc0:	ldr	w8, [x21]
  402fc4:	cbnz	w8, 40300c <ferror@plt+0x19fc>
  402fc8:	ldr	x8, [x29, #24]
  402fcc:	cmp	x8, x19
  402fd0:	b.eq	402ff0 <ferror@plt+0x19e0>  // b.none
  402fd4:	cbz	x8, 402fe0 <ferror@plt+0x19d0>
  402fd8:	ldrb	w8, [x8]
  402fdc:	cbnz	w8, 402ff0 <ferror@plt+0x19e0>
  402fe0:	ldp	x20, x19, [sp, #32]
  402fe4:	ldr	x21, [sp, #16]
  402fe8:	ldp	x29, x30, [sp], #48
  402fec:	ret
  402ff0:	adrp	x8, 415000 <ferror@plt+0x139f0>
  402ff4:	ldr	w0, [x8, #448]
  402ff8:	adrp	x1, 404000 <ferror@plt+0x29f0>
  402ffc:	add	x1, x1, #0x2fe
  403000:	mov	x2, x20
  403004:	mov	x3, x19
  403008:	bl	4015a0 <errx@plt>
  40300c:	adrp	x9, 415000 <ferror@plt+0x139f0>
  403010:	ldr	w0, [x9, #448]
  403014:	cmp	w8, #0x22
  403018:	b.ne	402ff8 <ferror@plt+0x19e8>  // b.any
  40301c:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403020:	add	x1, x1, #0x2fe
  403024:	mov	x2, x20
  403028:	mov	x3, x19
  40302c:	bl	4015f0 <err@plt>
  403030:	stp	x29, x30, [sp, #-48]!
  403034:	mov	x29, sp
  403038:	str	x21, [sp, #16]
  40303c:	stp	x20, x19, [sp, #32]
  403040:	mov	x20, x1
  403044:	mov	x19, x0
  403048:	str	xzr, [x29, #24]
  40304c:	bl	4015d0 <__errno_location@plt>
  403050:	str	wzr, [x0]
  403054:	cbz	x19, 4030a4 <ferror@plt+0x1a94>
  403058:	ldrb	w8, [x19]
  40305c:	cbz	w8, 4030a4 <ferror@plt+0x1a94>
  403060:	mov	x21, x0
  403064:	add	x1, x29, #0x18
  403068:	mov	w2, #0xa                   	// #10
  40306c:	mov	x0, x19
  403070:	bl	4012e0 <strtoul@plt>
  403074:	ldr	w8, [x21]
  403078:	cbnz	w8, 4030c0 <ferror@plt+0x1ab0>
  40307c:	ldr	x8, [x29, #24]
  403080:	cmp	x8, x19
  403084:	b.eq	4030a4 <ferror@plt+0x1a94>  // b.none
  403088:	cbz	x8, 403094 <ferror@plt+0x1a84>
  40308c:	ldrb	w8, [x8]
  403090:	cbnz	w8, 4030a4 <ferror@plt+0x1a94>
  403094:	ldp	x20, x19, [sp, #32]
  403098:	ldr	x21, [sp, #16]
  40309c:	ldp	x29, x30, [sp], #48
  4030a0:	ret
  4030a4:	adrp	x8, 415000 <ferror@plt+0x139f0>
  4030a8:	ldr	w0, [x8, #448]
  4030ac:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4030b0:	add	x1, x1, #0x2fe
  4030b4:	mov	x2, x20
  4030b8:	mov	x3, x19
  4030bc:	bl	4015a0 <errx@plt>
  4030c0:	adrp	x9, 415000 <ferror@plt+0x139f0>
  4030c4:	ldr	w0, [x9, #448]
  4030c8:	cmp	w8, #0x22
  4030cc:	b.ne	4030ac <ferror@plt+0x1a9c>  // b.any
  4030d0:	adrp	x1, 404000 <ferror@plt+0x29f0>
  4030d4:	add	x1, x1, #0x2fe
  4030d8:	mov	x2, x20
  4030dc:	mov	x3, x19
  4030e0:	bl	4015f0 <err@plt>
  4030e4:	sub	sp, sp, #0x30
  4030e8:	stp	x20, x19, [sp, #32]
  4030ec:	mov	x20, x1
  4030f0:	add	x1, sp, #0x8
  4030f4:	mov	x2, xzr
  4030f8:	stp	x29, x30, [sp, #16]
  4030fc:	add	x29, sp, #0x10
  403100:	mov	x19, x0
  403104:	bl	4025d0 <ferror@plt+0xfc0>
  403108:	cbnz	w0, 403120 <ferror@plt+0x1b10>
  40310c:	ldr	x0, [sp, #8]
  403110:	ldp	x20, x19, [sp, #32]
  403114:	ldp	x29, x30, [sp, #16]
  403118:	add	sp, sp, #0x30
  40311c:	ret
  403120:	bl	4015d0 <__errno_location@plt>
  403124:	adrp	x9, 415000 <ferror@plt+0x139f0>
  403128:	ldr	w8, [x0]
  40312c:	ldr	w0, [x9, #448]
  403130:	adrp	x1, 404000 <ferror@plt+0x29f0>
  403134:	add	x1, x1, #0x2fe
  403138:	mov	x2, x20
  40313c:	mov	x3, x19
  403140:	cbnz	w8, 403148 <ferror@plt+0x1b38>
  403144:	bl	4015a0 <errx@plt>
  403148:	bl	4015f0 <err@plt>
  40314c:	stp	x29, x30, [sp, #-32]!
  403150:	str	x19, [sp, #16]
  403154:	mov	x19, x1
  403158:	mov	x1, x2
  40315c:	mov	x29, sp
  403160:	bl	402ecc <ferror@plt+0x18bc>
  403164:	adrp	x8, 404000 <ferror@plt+0x29f0>
  403168:	ldr	d1, [x8, #728]
  40316c:	fcvtzs	x8, d0
  403170:	scvtf	d2, x8
  403174:	fsub	d0, d0, d2
  403178:	fmul	d0, d0, d1
  40317c:	fcvtzs	x9, d0
  403180:	stp	x8, x9, [x19]
  403184:	ldr	x19, [sp, #16]
  403188:	ldp	x29, x30, [sp], #32
  40318c:	ret
  403190:	and	w8, w0, #0xf000
  403194:	sub	w8, w8, #0x1, lsl #12
  403198:	lsr	w9, w8, #12
  40319c:	cmp	w9, #0xb
  4031a0:	mov	w8, wzr
  4031a4:	b.hi	4031f8 <ferror@plt+0x1be8>  // b.pmore
  4031a8:	adrp	x10, 404000 <ferror@plt+0x29f0>
  4031ac:	add	x10, x10, #0x2e0
  4031b0:	adr	x11, 4031c4 <ferror@plt+0x1bb4>
  4031b4:	ldrb	w12, [x10, x9]
  4031b8:	add	x11, x11, x12, lsl #2
  4031bc:	mov	w9, #0x64                  	// #100
  4031c0:	br	x11
  4031c4:	mov	w9, #0x70                  	// #112
  4031c8:	b	4031f0 <ferror@plt+0x1be0>
  4031cc:	mov	w9, #0x63                  	// #99
  4031d0:	b	4031f0 <ferror@plt+0x1be0>
  4031d4:	mov	w9, #0x62                  	// #98
  4031d8:	b	4031f0 <ferror@plt+0x1be0>
  4031dc:	mov	w9, #0x6c                  	// #108
  4031e0:	b	4031f0 <ferror@plt+0x1be0>
  4031e4:	mov	w9, #0x73                  	// #115
  4031e8:	b	4031f0 <ferror@plt+0x1be0>
  4031ec:	mov	w9, #0x2d                  	// #45
  4031f0:	mov	w8, #0x1                   	// #1
  4031f4:	strb	w9, [x1]
  4031f8:	tst	w0, #0x100
  4031fc:	mov	w9, #0x72                  	// #114
  403200:	mov	w10, #0x2d                  	// #45
  403204:	add	x11, x1, x8
  403208:	mov	w12, #0x77                  	// #119
  40320c:	csel	w17, w10, w9, eq  // eq = none
  403210:	tst	w0, #0x80
  403214:	mov	w14, #0x53                  	// #83
  403218:	mov	w15, #0x73                  	// #115
  40321c:	mov	w16, #0x78                  	// #120
  403220:	strb	w17, [x11]
  403224:	csel	w17, w10, w12, eq  // eq = none
  403228:	tst	w0, #0x40
  40322c:	orr	x13, x8, #0x2
  403230:	strb	w17, [x11, #1]
  403234:	csel	w11, w15, w14, ne  // ne = any
  403238:	csel	w17, w16, w10, ne  // ne = any
  40323c:	tst	w0, #0x800
  403240:	csel	w11, w17, w11, eq  // eq = none
  403244:	add	x13, x13, x1
  403248:	tst	w0, #0x20
  40324c:	strb	w11, [x13]
  403250:	csel	w11, w10, w9, eq  // eq = none
  403254:	tst	w0, #0x10
  403258:	strb	w11, [x13, #1]
  40325c:	csel	w11, w10, w12, eq  // eq = none
  403260:	tst	w0, #0x8
  403264:	csel	w14, w15, w14, ne  // ne = any
  403268:	csel	w15, w16, w10, ne  // ne = any
  40326c:	tst	w0, #0x400
  403270:	orr	x8, x8, #0x6
  403274:	csel	w14, w15, w14, eq  // eq = none
  403278:	tst	w0, #0x4
  40327c:	add	x8, x8, x1
  403280:	csel	w9, w10, w9, eq  // eq = none
  403284:	tst	w0, #0x2
  403288:	mov	w17, #0x54                  	// #84
  40328c:	strb	w11, [x13, #2]
  403290:	mov	w11, #0x74                  	// #116
  403294:	strb	w14, [x13, #3]
  403298:	strb	w9, [x8]
  40329c:	csel	w9, w10, w12, eq  // eq = none
  4032a0:	tst	w0, #0x1
  4032a4:	strb	w9, [x8, #1]
  4032a8:	csel	w9, w11, w17, ne  // ne = any
  4032ac:	csel	w10, w16, w10, ne  // ne = any
  4032b0:	tst	w0, #0x200
  4032b4:	csel	w9, w10, w9, eq  // eq = none
  4032b8:	mov	x0, x1
  4032bc:	strb	w9, [x8, #2]
  4032c0:	strb	wzr, [x8, #3]
  4032c4:	ret
  4032c8:	sub	sp, sp, #0x50
  4032cc:	add	x8, sp, #0x8
  4032d0:	stp	x29, x30, [sp, #48]
  4032d4:	stp	x20, x19, [sp, #64]
  4032d8:	add	x29, sp, #0x30
  4032dc:	tbz	w0, #1, 4032ec <ferror@plt+0x1cdc>
  4032e0:	orr	x8, x8, #0x1
  4032e4:	mov	w9, #0x20                  	// #32
  4032e8:	strb	w9, [sp, #8]
  4032ec:	mov	x9, xzr
  4032f0:	add	x10, x9, #0xa
  4032f4:	lsr	x11, x1, x10
  4032f8:	cbz	x11, 403310 <ferror@plt+0x1d00>
  4032fc:	cmp	x10, #0x33
  403300:	mov	x9, x10
  403304:	b.cc	4032f0 <ferror@plt+0x1ce0>  // b.lo, b.ul, b.last
  403308:	mov	w9, #0x3c                  	// #60
  40330c:	b	403314 <ferror@plt+0x1d04>
  403310:	cbz	w9, 4033c8 <ferror@plt+0x1db8>
  403314:	mov	w10, #0x6667                	// #26215
  403318:	movk	w10, #0x6666, lsl #16
  40331c:	smull	x10, w9, w10
  403320:	adrp	x11, 404000 <ferror@plt+0x29f0>
  403324:	lsr	x12, x10, #63
  403328:	asr	x10, x10, #34
  40332c:	add	x11, x11, #0x307
  403330:	add	w10, w10, w12
  403334:	ldrb	w12, [x11, w10, sxtw]
  403338:	mov	x10, #0xffffffffffffffff    	// #-1
  40333c:	lsl	x10, x10, x9
  403340:	mov	x11, x8
  403344:	lsr	x19, x1, x9
  403348:	bic	x10, x1, x10
  40334c:	strb	w12, [x11], #1
  403350:	tbz	w0, #0, 40336c <ferror@plt+0x1d5c>
  403354:	add	w12, w9, #0x9
  403358:	cmp	w12, #0x13
  40335c:	b.cc	40336c <ferror@plt+0x1d5c>  // b.lo, b.ul, b.last
  403360:	mov	w11, #0x4269                	// #17001
  403364:	sturh	w11, [x8, #1]
  403368:	add	x11, x8, #0x3
  40336c:	strb	wzr, [x11]
  403370:	cbz	x10, 403440 <ferror@plt+0x1e30>
  403374:	sub	w8, w9, #0xa
  403378:	lsr	x8, x10, x8
  40337c:	tbnz	w0, #2, 403394 <ferror@plt+0x1d84>
  403380:	sub	x9, x8, #0x3b6
  403384:	cmp	x9, #0x64
  403388:	b.cs	4033d8 <ferror@plt+0x1dc8>  // b.hs, b.nlast
  40338c:	add	w19, w19, #0x1
  403390:	b	403440 <ferror@plt+0x1e30>
  403394:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403398:	add	x8, x8, #0x5
  40339c:	movk	x9, #0xcccd
  4033a0:	umulh	x10, x8, x9
  4033a4:	lsr	x20, x10, #3
  4033a8:	mul	x9, x20, x9
  4033ac:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4033b0:	ror	x9, x9, #1
  4033b4:	movk	x10, #0x1999, lsl #48
  4033b8:	cmp	x9, x10
  4033bc:	b.ls	4033dc <ferror@plt+0x1dcc>  // b.plast
  4033c0:	cbnz	x20, 4033fc <ferror@plt+0x1dec>
  4033c4:	b	403440 <ferror@plt+0x1e30>
  4033c8:	mov	w9, #0x42                  	// #66
  4033cc:	strh	w9, [x8]
  4033d0:	mov	w19, w1
  4033d4:	b	403440 <ferror@plt+0x1e30>
  4033d8:	add	x8, x8, #0x32
  4033dc:	mov	x9, #0xf5c3                	// #62915
  4033e0:	movk	x9, #0x5c28, lsl #16
  4033e4:	movk	x9, #0xc28f, lsl #32
  4033e8:	lsr	x8, x8, #2
  4033ec:	movk	x9, #0x28f5, lsl #48
  4033f0:	umulh	x8, x8, x9
  4033f4:	lsr	x20, x8, #2
  4033f8:	cbz	x20, 403440 <ferror@plt+0x1e30>
  4033fc:	bl	401380 <localeconv@plt>
  403400:	cbz	x0, 403414 <ferror@plt+0x1e04>
  403404:	ldr	x4, [x0]
  403408:	cbz	x4, 403414 <ferror@plt+0x1e04>
  40340c:	ldrb	w8, [x4]
  403410:	cbnz	w8, 40341c <ferror@plt+0x1e0c>
  403414:	adrp	x4, 404000 <ferror@plt+0x29f0>
  403418:	add	x4, x4, #0x5c
  40341c:	adrp	x2, 404000 <ferror@plt+0x29f0>
  403420:	add	x2, x2, #0x30f
  403424:	add	x0, sp, #0x10
  403428:	add	x6, sp, #0x8
  40342c:	mov	w1, #0x20                  	// #32
  403430:	mov	w3, w19
  403434:	mov	x5, x20
  403438:	bl	401370 <snprintf@plt>
  40343c:	b	40345c <ferror@plt+0x1e4c>
  403440:	adrp	x2, 404000 <ferror@plt+0x29f0>
  403444:	add	x2, x2, #0x319
  403448:	add	x0, sp, #0x10
  40344c:	add	x4, sp, #0x8
  403450:	mov	w1, #0x20                  	// #32
  403454:	mov	w3, w19
  403458:	bl	401370 <snprintf@plt>
  40345c:	add	x0, sp, #0x10
  403460:	bl	401430 <strdup@plt>
  403464:	ldp	x20, x19, [sp, #64]
  403468:	ldp	x29, x30, [sp, #48]
  40346c:	add	sp, sp, #0x50
  403470:	ret
  403474:	stp	x29, x30, [sp, #-64]!
  403478:	stp	x24, x23, [sp, #16]
  40347c:	stp	x22, x21, [sp, #32]
  403480:	stp	x20, x19, [sp, #48]
  403484:	mov	x29, sp
  403488:	cbz	x0, 40353c <ferror@plt+0x1f2c>
  40348c:	mov	x19, x3
  403490:	mov	x9, x0
  403494:	mov	w0, #0xffffffff            	// #-1
  403498:	cbz	x3, 403540 <ferror@plt+0x1f30>
  40349c:	mov	x20, x2
  4034a0:	cbz	x2, 403540 <ferror@plt+0x1f30>
  4034a4:	mov	x21, x1
  4034a8:	cbz	x1, 403540 <ferror@plt+0x1f30>
  4034ac:	ldrb	w10, [x9]
  4034b0:	cbz	w10, 403540 <ferror@plt+0x1f30>
  4034b4:	mov	x23, xzr
  4034b8:	mov	x8, xzr
  4034bc:	add	x22, x9, #0x1
  4034c0:	cmp	x23, x20
  4034c4:	b.cs	403554 <ferror@plt+0x1f44>  // b.hs, b.nlast
  4034c8:	and	w11, w10, #0xff
  4034cc:	ldrb	w10, [x22]
  4034d0:	sub	x9, x22, #0x1
  4034d4:	cmp	x8, #0x0
  4034d8:	csel	x8, x9, x8, eq  // eq = none
  4034dc:	cmp	w11, #0x2c
  4034e0:	csel	x9, x9, xzr, eq  // eq = none
  4034e4:	cmp	w10, #0x0
  4034e8:	csel	x24, x22, x9, eq  // eq = none
  4034ec:	cbz	x8, 403528 <ferror@plt+0x1f18>
  4034f0:	cbz	x24, 403528 <ferror@plt+0x1f18>
  4034f4:	subs	x1, x24, x8
  4034f8:	b.ls	40353c <ferror@plt+0x1f2c>  // b.plast
  4034fc:	mov	x0, x8
  403500:	blr	x19
  403504:	cmn	w0, #0x1
  403508:	b.eq	40353c <ferror@plt+0x1f2c>  // b.none
  40350c:	str	w0, [x21, x23, lsl #2]
  403510:	ldrb	w8, [x24]
  403514:	add	x0, x23, #0x1
  403518:	cbz	w8, 403540 <ferror@plt+0x1f30>
  40351c:	ldrb	w10, [x22]
  403520:	mov	x8, xzr
  403524:	b	40352c <ferror@plt+0x1f1c>
  403528:	mov	x0, x23
  40352c:	add	x22, x22, #0x1
  403530:	mov	x23, x0
  403534:	cbnz	w10, 4034c0 <ferror@plt+0x1eb0>
  403538:	b	403540 <ferror@plt+0x1f30>
  40353c:	mov	w0, #0xffffffff            	// #-1
  403540:	ldp	x20, x19, [sp, #48]
  403544:	ldp	x22, x21, [sp, #32]
  403548:	ldp	x24, x23, [sp, #16]
  40354c:	ldp	x29, x30, [sp], #64
  403550:	ret
  403554:	mov	w0, #0xfffffffe            	// #-2
  403558:	b	403540 <ferror@plt+0x1f30>
  40355c:	stp	x29, x30, [sp, #-32]!
  403560:	str	x19, [sp, #16]
  403564:	mov	x29, sp
  403568:	cbz	x0, 40358c <ferror@plt+0x1f7c>
  40356c:	mov	x19, x3
  403570:	mov	w8, #0xffffffff            	// #-1
  403574:	cbz	x3, 403590 <ferror@plt+0x1f80>
  403578:	ldrb	w9, [x0]
  40357c:	cbz	w9, 403590 <ferror@plt+0x1f80>
  403580:	ldr	x8, [x19]
  403584:	cmp	x8, x2
  403588:	b.ls	4035a0 <ferror@plt+0x1f90>  // b.plast
  40358c:	mov	w8, #0xffffffff            	// #-1
  403590:	ldr	x19, [sp, #16]
  403594:	mov	w0, w8
  403598:	ldp	x29, x30, [sp], #32
  40359c:	ret
  4035a0:	cmp	w9, #0x2b
  4035a4:	b.ne	4035b0 <ferror@plt+0x1fa0>  // b.any
  4035a8:	add	x0, x0, #0x1
  4035ac:	b	4035b8 <ferror@plt+0x1fa8>
  4035b0:	mov	x8, xzr
  4035b4:	str	xzr, [x19]
  4035b8:	add	x1, x1, x8, lsl #2
  4035bc:	sub	x2, x2, x8
  4035c0:	mov	x3, x4
  4035c4:	bl	403474 <ferror@plt+0x1e64>
  4035c8:	mov	w8, w0
  4035cc:	cmp	w0, #0x1
  4035d0:	b.lt	403590 <ferror@plt+0x1f80>  // b.tstop
  4035d4:	ldr	x9, [x19]
  4035d8:	add	x9, x9, w8, uxtw
  4035dc:	str	x9, [x19]
  4035e0:	b	403590 <ferror@plt+0x1f80>
  4035e4:	stp	x29, x30, [sp, #-64]!
  4035e8:	mov	x8, x0
  4035ec:	mov	w0, #0xffffffea            	// #-22
  4035f0:	str	x23, [sp, #16]
  4035f4:	stp	x22, x21, [sp, #32]
  4035f8:	stp	x20, x19, [sp, #48]
  4035fc:	mov	x29, sp
  403600:	cbz	x1, 4036a0 <ferror@plt+0x2090>
  403604:	cbz	x8, 4036a0 <ferror@plt+0x2090>
  403608:	mov	x19, x2
  40360c:	cbz	x2, 4036a0 <ferror@plt+0x2090>
  403610:	ldrb	w9, [x8]
  403614:	cbz	w9, 40369c <ferror@plt+0x208c>
  403618:	mov	x20, x1
  40361c:	mov	x0, xzr
  403620:	add	x21, x8, #0x1
  403624:	mov	w22, #0x1                   	// #1
  403628:	mov	x8, x21
  40362c:	ldrb	w10, [x8], #-1
  403630:	and	w9, w9, #0xff
  403634:	cmp	x0, #0x0
  403638:	csel	x0, x8, x0, eq  // eq = none
  40363c:	cmp	w9, #0x2c
  403640:	csel	x8, x8, xzr, eq  // eq = none
  403644:	cmp	w10, #0x0
  403648:	mov	w9, w10
  40364c:	csel	x23, x21, x8, eq  // eq = none
  403650:	cbz	x0, 403694 <ferror@plt+0x2084>
  403654:	cbz	x23, 403694 <ferror@plt+0x2084>
  403658:	subs	x1, x23, x0
  40365c:	b.ls	4036b4 <ferror@plt+0x20a4>  // b.plast
  403660:	blr	x19
  403664:	tbnz	w0, #31, 4036a0 <ferror@plt+0x2090>
  403668:	mov	w8, w0
  40366c:	lsr	x8, x8, #3
  403670:	ldrb	w9, [x20, x8]
  403674:	and	w10, w0, #0x7
  403678:	lsl	w10, w22, w10
  40367c:	orr	w9, w9, w10
  403680:	strb	w9, [x20, x8]
  403684:	ldrb	w8, [x23]
  403688:	cbz	w8, 40369c <ferror@plt+0x208c>
  40368c:	ldrb	w9, [x21]
  403690:	mov	x0, xzr
  403694:	add	x21, x21, #0x1
  403698:	cbnz	w9, 403628 <ferror@plt+0x2018>
  40369c:	mov	w0, wzr
  4036a0:	ldp	x20, x19, [sp, #48]
  4036a4:	ldp	x22, x21, [sp, #32]
  4036a8:	ldr	x23, [sp, #16]
  4036ac:	ldp	x29, x30, [sp], #64
  4036b0:	ret
  4036b4:	mov	w0, #0xffffffff            	// #-1
  4036b8:	b	4036a0 <ferror@plt+0x2090>
  4036bc:	stp	x29, x30, [sp, #-48]!
  4036c0:	mov	x8, x0
  4036c4:	mov	w0, #0xffffffea            	// #-22
  4036c8:	stp	x22, x21, [sp, #16]
  4036cc:	stp	x20, x19, [sp, #32]
  4036d0:	mov	x29, sp
  4036d4:	cbz	x1, 403760 <ferror@plt+0x2150>
  4036d8:	cbz	x8, 403760 <ferror@plt+0x2150>
  4036dc:	mov	x19, x2
  4036e0:	cbz	x2, 403760 <ferror@plt+0x2150>
  4036e4:	ldrb	w9, [x8]
  4036e8:	cbz	w9, 40375c <ferror@plt+0x214c>
  4036ec:	mov	x20, x1
  4036f0:	mov	x0, xzr
  4036f4:	add	x21, x8, #0x1
  4036f8:	mov	x8, x21
  4036fc:	ldrb	w10, [x8], #-1
  403700:	and	w9, w9, #0xff
  403704:	cmp	x0, #0x0
  403708:	csel	x0, x8, x0, eq  // eq = none
  40370c:	cmp	w9, #0x2c
  403710:	csel	x8, x8, xzr, eq  // eq = none
  403714:	cmp	w10, #0x0
  403718:	mov	w9, w10
  40371c:	csel	x22, x21, x8, eq  // eq = none
  403720:	cbz	x0, 403754 <ferror@plt+0x2144>
  403724:	cbz	x22, 403754 <ferror@plt+0x2144>
  403728:	subs	x1, x22, x0
  40372c:	b.ls	403770 <ferror@plt+0x2160>  // b.plast
  403730:	blr	x19
  403734:	tbnz	x0, #63, 403760 <ferror@plt+0x2150>
  403738:	ldr	x8, [x20]
  40373c:	orr	x8, x8, x0
  403740:	str	x8, [x20]
  403744:	ldrb	w8, [x22]
  403748:	cbz	w8, 40375c <ferror@plt+0x214c>
  40374c:	ldrb	w9, [x21]
  403750:	mov	x0, xzr
  403754:	add	x21, x21, #0x1
  403758:	cbnz	w9, 4036f8 <ferror@plt+0x20e8>
  40375c:	mov	w0, wzr
  403760:	ldp	x20, x19, [sp, #32]
  403764:	ldp	x22, x21, [sp, #16]
  403768:	ldp	x29, x30, [sp], #48
  40376c:	ret
  403770:	mov	w0, #0xffffffff            	// #-1
  403774:	b	403760 <ferror@plt+0x2150>
  403778:	stp	x29, x30, [sp, #-64]!
  40377c:	mov	x29, sp
  403780:	str	x23, [sp, #16]
  403784:	stp	x22, x21, [sp, #32]
  403788:	stp	x20, x19, [sp, #48]
  40378c:	str	xzr, [x29, #24]
  403790:	cbz	x0, 403868 <ferror@plt+0x2258>
  403794:	mov	w21, w3
  403798:	mov	x19, x2
  40379c:	mov	x23, x1
  4037a0:	mov	x22, x0
  4037a4:	str	w3, [x1]
  4037a8:	str	w3, [x2]
  4037ac:	bl	4015d0 <__errno_location@plt>
  4037b0:	str	wzr, [x0]
  4037b4:	ldrb	w8, [x22]
  4037b8:	mov	x20, x0
  4037bc:	cmp	w8, #0x3a
  4037c0:	b.ne	4037cc <ferror@plt+0x21bc>  // b.any
  4037c4:	add	x21, x22, #0x1
  4037c8:	b	403828 <ferror@plt+0x2218>
  4037cc:	add	x1, x29, #0x18
  4037d0:	mov	w2, #0xa                   	// #10
  4037d4:	mov	x0, x22
  4037d8:	bl	4014e0 <strtol@plt>
  4037dc:	str	w0, [x23]
  4037e0:	str	w0, [x19]
  4037e4:	ldr	x8, [x29, #24]
  4037e8:	mov	w0, #0xffffffff            	// #-1
  4037ec:	cmp	x8, x22
  4037f0:	b.eq	403868 <ferror@plt+0x2258>  // b.none
  4037f4:	ldr	w9, [x20]
  4037f8:	cbnz	w9, 403868 <ferror@plt+0x2258>
  4037fc:	cbz	x8, 403868 <ferror@plt+0x2258>
  403800:	ldrb	w9, [x8]
  403804:	cmp	w9, #0x2d
  403808:	b.eq	40381c <ferror@plt+0x220c>  // b.none
  40380c:	cmp	w9, #0x3a
  403810:	b.ne	403864 <ferror@plt+0x2254>  // b.any
  403814:	ldrb	w9, [x8, #1]
  403818:	cbz	w9, 40387c <ferror@plt+0x226c>
  40381c:	add	x21, x8, #0x1
  403820:	str	xzr, [x29, #24]
  403824:	str	wzr, [x20]
  403828:	add	x1, x29, #0x18
  40382c:	mov	w2, #0xa                   	// #10
  403830:	mov	x0, x21
  403834:	bl	4014e0 <strtol@plt>
  403838:	str	w0, [x19]
  40383c:	ldr	w8, [x20]
  403840:	mov	w0, #0xffffffff            	// #-1
  403844:	cbnz	w8, 403868 <ferror@plt+0x2258>
  403848:	ldr	x8, [x29, #24]
  40384c:	cbz	x8, 403868 <ferror@plt+0x2258>
  403850:	cmp	x8, x21
  403854:	mov	w0, #0xffffffff            	// #-1
  403858:	b.eq	403868 <ferror@plt+0x2258>  // b.none
  40385c:	ldrb	w8, [x8]
  403860:	cbnz	w8, 403868 <ferror@plt+0x2258>
  403864:	mov	w0, wzr
  403868:	ldp	x20, x19, [sp, #48]
  40386c:	ldp	x22, x21, [sp, #32]
  403870:	ldr	x23, [sp, #16]
  403874:	ldp	x29, x30, [sp], #64
  403878:	ret
  40387c:	str	w21, [x19]
  403880:	b	403864 <ferror@plt+0x2254>
  403884:	sub	sp, sp, #0x40
  403888:	mov	w8, wzr
  40388c:	stp	x29, x30, [sp, #16]
  403890:	str	x21, [sp, #32]
  403894:	stp	x20, x19, [sp, #48]
  403898:	add	x29, sp, #0x10
  40389c:	cbz	x1, 40393c <ferror@plt+0x232c>
  4038a0:	cbz	x0, 40393c <ferror@plt+0x232c>
  4038a4:	mov	x20, x1
  4038a8:	add	x1, x29, #0x18
  4038ac:	bl	403954 <ferror@plt+0x2344>
  4038b0:	mov	x19, x0
  4038b4:	add	x1, sp, #0x8
  4038b8:	mov	x0, x20
  4038bc:	bl	403954 <ferror@plt+0x2344>
  4038c0:	ldr	x20, [x29, #24]
  4038c4:	ldr	x8, [sp, #8]
  4038c8:	mov	x21, x0
  4038cc:	add	x9, x8, x20
  4038d0:	cmp	x9, #0x1
  4038d4:	b.eq	4038e0 <ferror@plt+0x22d0>  // b.none
  4038d8:	cbnz	x9, 403900 <ferror@plt+0x22f0>
  4038dc:	b	403938 <ferror@plt+0x2328>
  4038e0:	cbz	x19, 4038f0 <ferror@plt+0x22e0>
  4038e4:	ldrb	w9, [x19]
  4038e8:	cmp	w9, #0x2f
  4038ec:	b.eq	403938 <ferror@plt+0x2328>  // b.none
  4038f0:	cbz	x21, 403930 <ferror@plt+0x2320>
  4038f4:	ldrb	w9, [x21]
  4038f8:	cmp	w9, #0x2f
  4038fc:	b.eq	403938 <ferror@plt+0x2328>  // b.none
  403900:	cbz	x19, 403930 <ferror@plt+0x2320>
  403904:	cbz	x21, 403930 <ferror@plt+0x2320>
  403908:	cmp	x20, x8
  40390c:	b.ne	403930 <ferror@plt+0x2320>  // b.any
  403910:	mov	x0, x19
  403914:	mov	x1, x21
  403918:	mov	x2, x20
  40391c:	bl	4013d0 <strncmp@plt>
  403920:	cbnz	w0, 403930 <ferror@plt+0x2320>
  403924:	add	x0, x19, x20
  403928:	add	x20, x21, x20
  40392c:	b	4038a8 <ferror@plt+0x2298>
  403930:	mov	w8, wzr
  403934:	b	40393c <ferror@plt+0x232c>
  403938:	mov	w8, #0x1                   	// #1
  40393c:	ldp	x20, x19, [sp, #48]
  403940:	ldr	x21, [sp, #32]
  403944:	ldp	x29, x30, [sp, #16]
  403948:	mov	w0, w8
  40394c:	add	sp, sp, #0x40
  403950:	ret
  403954:	mov	x8, x0
  403958:	str	xzr, [x1]
  40395c:	mov	x0, x8
  403960:	cbz	x8, 40398c <ferror@plt+0x237c>
  403964:	ldrb	w8, [x0]
  403968:	cmp	w8, #0x2f
  40396c:	b.ne	403984 <ferror@plt+0x2374>  // b.any
  403970:	mov	x8, x0
  403974:	ldrb	w9, [x8, #1]!
  403978:	cmp	w9, #0x2f
  40397c:	b.eq	40395c <ferror@plt+0x234c>  // b.none
  403980:	b	403990 <ferror@plt+0x2380>
  403984:	cbnz	w8, 403990 <ferror@plt+0x2380>
  403988:	mov	x0, xzr
  40398c:	ret
  403990:	mov	w8, #0x1                   	// #1
  403994:	str	x8, [x1]
  403998:	ldrb	w9, [x0, x8]
  40399c:	cbz	w9, 40398c <ferror@plt+0x237c>
  4039a0:	cmp	w9, #0x2f
  4039a4:	b.eq	40398c <ferror@plt+0x237c>  // b.none
  4039a8:	add	x8, x8, #0x1
  4039ac:	b	403994 <ferror@plt+0x2384>
  4039b0:	stp	x29, x30, [sp, #-64]!
  4039b4:	orr	x8, x0, x1
  4039b8:	stp	x24, x23, [sp, #16]
  4039bc:	stp	x22, x21, [sp, #32]
  4039c0:	stp	x20, x19, [sp, #48]
  4039c4:	mov	x29, sp
  4039c8:	cbz	x8, 4039fc <ferror@plt+0x23ec>
  4039cc:	mov	x19, x1
  4039d0:	mov	x21, x0
  4039d4:	mov	x20, x2
  4039d8:	cbz	x0, 403a18 <ferror@plt+0x2408>
  4039dc:	cbz	x19, 403a34 <ferror@plt+0x2424>
  4039e0:	mov	x0, x21
  4039e4:	bl	4012f0 <strlen@plt>
  4039e8:	mvn	x8, x0
  4039ec:	cmp	x8, x20
  4039f0:	b.cs	403a3c <ferror@plt+0x242c>  // b.hs, b.nlast
  4039f4:	mov	x22, xzr
  4039f8:	b	403a78 <ferror@plt+0x2468>
  4039fc:	adrp	x0, 404000 <ferror@plt+0x29f0>
  403a00:	add	x0, x0, #0x299
  403a04:	ldp	x20, x19, [sp, #48]
  403a08:	ldp	x22, x21, [sp, #32]
  403a0c:	ldp	x24, x23, [sp, #16]
  403a10:	ldp	x29, x30, [sp], #64
  403a14:	b	401430 <strdup@plt>
  403a18:	mov	x0, x19
  403a1c:	mov	x1, x20
  403a20:	ldp	x20, x19, [sp, #48]
  403a24:	ldp	x22, x21, [sp, #32]
  403a28:	ldp	x24, x23, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #64
  403a30:	b	401520 <strndup@plt>
  403a34:	mov	x0, x21
  403a38:	b	403a04 <ferror@plt+0x23f4>
  403a3c:	add	x24, x0, x20
  403a40:	mov	x23, x0
  403a44:	add	x0, x24, #0x1
  403a48:	bl	4013b0 <malloc@plt>
  403a4c:	mov	x22, x0
  403a50:	cbz	x0, 403a78 <ferror@plt+0x2468>
  403a54:	mov	x0, x22
  403a58:	mov	x1, x21
  403a5c:	mov	x2, x23
  403a60:	bl	4012c0 <memcpy@plt>
  403a64:	add	x0, x22, x23
  403a68:	mov	x1, x19
  403a6c:	mov	x2, x20
  403a70:	bl	4012c0 <memcpy@plt>
  403a74:	strb	wzr, [x22, x24]
  403a78:	mov	x0, x22
  403a7c:	ldp	x20, x19, [sp, #48]
  403a80:	ldp	x22, x21, [sp, #32]
  403a84:	ldp	x24, x23, [sp, #16]
  403a88:	ldp	x29, x30, [sp], #64
  403a8c:	ret
  403a90:	stp	x29, x30, [sp, #-32]!
  403a94:	stp	x20, x19, [sp, #16]
  403a98:	mov	x19, x1
  403a9c:	mov	x20, x0
  403aa0:	mov	x29, sp
  403aa4:	cbz	x1, 403ab8 <ferror@plt+0x24a8>
  403aa8:	mov	x0, x19
  403aac:	bl	4012f0 <strlen@plt>
  403ab0:	mov	x2, x0
  403ab4:	b	403abc <ferror@plt+0x24ac>
  403ab8:	mov	x2, xzr
  403abc:	mov	x0, x20
  403ac0:	mov	x1, x19
  403ac4:	ldp	x20, x19, [sp, #16]
  403ac8:	ldp	x29, x30, [sp], #32
  403acc:	b	4039b0 <ferror@plt+0x23a0>
  403ad0:	sub	sp, sp, #0x120
  403ad4:	stp	x29, x30, [sp, #256]
  403ad8:	add	x29, sp, #0x100
  403adc:	add	x9, sp, #0x80
  403ae0:	mov	x10, sp
  403ae4:	mov	x11, #0xffffffffffffffd0    	// #-48
  403ae8:	add	x8, x29, #0x20
  403aec:	movk	x11, #0xff80, lsl #32
  403af0:	add	x9, x9, #0x30
  403af4:	add	x10, x10, #0x80
  403af8:	stp	x8, x9, [x29, #-32]
  403afc:	stp	x10, x11, [x29, #-16]
  403b00:	stp	q1, q2, [sp, #16]
  403b04:	str	q0, [sp]
  403b08:	ldp	q0, q1, [x29, #-32]
  403b0c:	stp	x28, x19, [sp, #272]
  403b10:	mov	x19, x0
  403b14:	stp	x2, x3, [sp, #128]
  403b18:	sub	x0, x29, #0x28
  403b1c:	sub	x2, x29, #0x50
  403b20:	stp	x4, x5, [sp, #144]
  403b24:	stp	x6, x7, [sp, #160]
  403b28:	stp	q3, q4, [sp, #48]
  403b2c:	stp	q5, q6, [sp, #80]
  403b30:	str	q7, [sp, #112]
  403b34:	stp	q0, q1, [x29, #-80]
  403b38:	bl	401510 <vasprintf@plt>
  403b3c:	tbnz	w0, #31, 403b64 <ferror@plt+0x2554>
  403b40:	ldur	x1, [x29, #-40]
  403b44:	mov	w2, w0
  403b48:	mov	x0, x19
  403b4c:	bl	4039b0 <ferror@plt+0x23a0>
  403b50:	ldur	x8, [x29, #-40]
  403b54:	mov	x19, x0
  403b58:	mov	x0, x8
  403b5c:	bl	401500 <free@plt>
  403b60:	b	403b68 <ferror@plt+0x2558>
  403b64:	mov	x19, xzr
  403b68:	mov	x0, x19
  403b6c:	ldp	x28, x19, [sp, #272]
  403b70:	ldp	x29, x30, [sp, #256]
  403b74:	add	sp, sp, #0x120
  403b78:	ret
  403b7c:	stp	x29, x30, [sp, #-80]!
  403b80:	stp	x24, x23, [sp, #32]
  403b84:	stp	x22, x21, [sp, #48]
  403b88:	stp	x20, x19, [sp, #64]
  403b8c:	ldr	x19, [x0]
  403b90:	str	x25, [sp, #16]
  403b94:	mov	x29, sp
  403b98:	ldrb	w8, [x19]
  403b9c:	cbz	w8, 403c9c <ferror@plt+0x268c>
  403ba0:	mov	x20, x0
  403ba4:	mov	x22, x1
  403ba8:	mov	x0, x19
  403bac:	mov	x1, x2
  403bb0:	mov	w23, w3
  403bb4:	mov	x21, x2
  403bb8:	bl	401530 <strspn@plt>
  403bbc:	add	x19, x19, x0
  403bc0:	ldrb	w25, [x19]
  403bc4:	cbz	x25, 403c98 <ferror@plt+0x2688>
  403bc8:	cbz	w23, 403c4c <ferror@plt+0x263c>
  403bcc:	cmp	w25, #0x3f
  403bd0:	b.hi	403c68 <ferror@plt+0x2658>  // b.pmore
  403bd4:	mov	w8, #0x1                   	// #1
  403bd8:	mov	x9, #0x1                   	// #1
  403bdc:	lsl	x8, x8, x25
  403be0:	movk	x9, #0x84, lsl #32
  403be4:	and	x8, x8, x9
  403be8:	cbz	x8, 403c68 <ferror@plt+0x2658>
  403bec:	add	x23, x19, #0x1
  403bf0:	add	x1, x29, #0x1c
  403bf4:	mov	x0, x23
  403bf8:	strb	w25, [x29, #28]
  403bfc:	strb	wzr, [x29, #29]
  403c00:	bl	403cbc <ferror@plt+0x26ac>
  403c04:	str	x0, [x22]
  403c08:	add	x8, x0, x19
  403c0c:	ldrb	w8, [x8, #1]
  403c10:	cbz	w8, 403c98 <ferror@plt+0x2688>
  403c14:	cmp	w8, w25
  403c18:	b.ne	403c98 <ferror@plt+0x2688>  // b.any
  403c1c:	add	x8, x0, x19
  403c20:	ldrsb	w1, [x8, #2]
  403c24:	mov	x24, x0
  403c28:	cbz	w1, 403c38 <ferror@plt+0x2628>
  403c2c:	mov	x0, x21
  403c30:	bl	401540 <strchr@plt>
  403c34:	cbz	x0, 403c98 <ferror@plt+0x2688>
  403c38:	add	x8, x19, x24
  403c3c:	add	x8, x8, #0x2
  403c40:	str	x8, [x20]
  403c44:	mov	x19, x23
  403c48:	b	403ca0 <ferror@plt+0x2690>
  403c4c:	mov	x0, x19
  403c50:	mov	x1, x21
  403c54:	bl	4015b0 <strcspn@plt>
  403c58:	add	x8, x19, x0
  403c5c:	str	x0, [x22]
  403c60:	str	x8, [x20]
  403c64:	b	403ca0 <ferror@plt+0x2690>
  403c68:	mov	x0, x19
  403c6c:	mov	x1, x21
  403c70:	bl	403cbc <ferror@plt+0x26ac>
  403c74:	str	x0, [x22]
  403c78:	add	x22, x19, x0
  403c7c:	ldrsb	w1, [x22]
  403c80:	cbz	w1, 403c90 <ferror@plt+0x2680>
  403c84:	mov	x0, x21
  403c88:	bl	401540 <strchr@plt>
  403c8c:	cbz	x0, 403c98 <ferror@plt+0x2688>
  403c90:	str	x22, [x20]
  403c94:	b	403ca0 <ferror@plt+0x2690>
  403c98:	str	x19, [x20]
  403c9c:	mov	x19, xzr
  403ca0:	mov	x0, x19
  403ca4:	ldp	x20, x19, [sp, #64]
  403ca8:	ldp	x22, x21, [sp, #48]
  403cac:	ldp	x24, x23, [sp, #32]
  403cb0:	ldr	x25, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #80
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-48]!
  403cc0:	stp	x20, x19, [sp, #32]
  403cc4:	ldrb	w9, [x0]
  403cc8:	str	x21, [sp, #16]
  403ccc:	mov	x29, sp
  403cd0:	cbz	w9, 403d2c <ferror@plt+0x271c>
  403cd4:	mov	x19, x1
  403cd8:	mov	x21, xzr
  403cdc:	mov	w8, wzr
  403ce0:	add	x20, x0, #0x1
  403ce4:	cbz	w8, 403cfc <ferror@plt+0x26ec>
  403ce8:	mov	w8, wzr
  403cec:	ldrb	w9, [x20, x21]
  403cf0:	add	x21, x21, #0x1
  403cf4:	cbnz	w9, 403ce4 <ferror@plt+0x26d4>
  403cf8:	b	403d28 <ferror@plt+0x2718>
  403cfc:	and	w8, w9, #0xff
  403d00:	cmp	w8, #0x5c
  403d04:	b.ne	403d10 <ferror@plt+0x2700>  // b.any
  403d08:	mov	w8, #0x1                   	// #1
  403d0c:	b	403cec <ferror@plt+0x26dc>
  403d10:	sxtb	w1, w9
  403d14:	mov	x0, x19
  403d18:	bl	401540 <strchr@plt>
  403d1c:	cbz	x0, 403ce8 <ferror@plt+0x26d8>
  403d20:	mov	w8, wzr
  403d24:	b	403d34 <ferror@plt+0x2724>
  403d28:	b	403d34 <ferror@plt+0x2724>
  403d2c:	mov	w8, wzr
  403d30:	mov	w21, wzr
  403d34:	sub	w8, w21, w8
  403d38:	ldp	x20, x19, [sp, #32]
  403d3c:	ldr	x21, [sp, #16]
  403d40:	sxtw	x0, w8
  403d44:	ldp	x29, x30, [sp], #48
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-32]!
  403d50:	str	x19, [sp, #16]
  403d54:	mov	x19, x0
  403d58:	mov	x29, sp
  403d5c:	mov	x0, x19
  403d60:	bl	401400 <fgetc@plt>
  403d64:	cmp	w0, #0xa
  403d68:	b.eq	403d7c <ferror@plt+0x276c>  // b.none
  403d6c:	cmn	w0, #0x1
  403d70:	b.ne	403d5c <ferror@plt+0x274c>  // b.any
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	b	403d80 <ferror@plt+0x2770>
  403d7c:	mov	w0, wzr
  403d80:	ldr	x19, [sp, #16]
  403d84:	ldp	x29, x30, [sp], #32
  403d88:	ret
  403d8c:	nop
  403d90:	stp	x29, x30, [sp, #-64]!
  403d94:	mov	x29, sp
  403d98:	stp	x19, x20, [sp, #16]
  403d9c:	adrp	x20, 414000 <ferror@plt+0x129f0>
  403da0:	add	x20, x20, #0xdf0
  403da4:	stp	x21, x22, [sp, #32]
  403da8:	adrp	x21, 414000 <ferror@plt+0x129f0>
  403dac:	add	x21, x21, #0xde8
  403db0:	sub	x20, x20, x21
  403db4:	mov	w22, w0
  403db8:	stp	x23, x24, [sp, #48]
  403dbc:	mov	x23, x1
  403dc0:	mov	x24, x2
  403dc4:	bl	401280 <memcpy@plt-0x40>
  403dc8:	cmp	xzr, x20, asr #3
  403dcc:	b.eq	403df8 <ferror@plt+0x27e8>  // b.none
  403dd0:	asr	x20, x20, #3
  403dd4:	mov	x19, #0x0                   	// #0
  403dd8:	ldr	x3, [x21, x19, lsl #3]
  403ddc:	mov	x2, x24
  403de0:	add	x19, x19, #0x1
  403de4:	mov	x1, x23
  403de8:	mov	w0, w22
  403dec:	blr	x3
  403df0:	cmp	x20, x19
  403df4:	b.ne	403dd8 <ferror@plt+0x27c8>  // b.any
  403df8:	ldp	x19, x20, [sp, #16]
  403dfc:	ldp	x21, x22, [sp, #32]
  403e00:	ldp	x23, x24, [sp, #48]
  403e04:	ldp	x29, x30, [sp], #64
  403e08:	ret
  403e0c:	nop
  403e10:	ret
  403e14:	nop
  403e18:	adrp	x2, 415000 <ferror@plt+0x139f0>
  403e1c:	mov	x1, #0x0                   	// #0
  403e20:	ldr	x2, [x2, #440]
  403e24:	b	401350 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403e28 <.fini>:
  403e28:	stp	x29, x30, [sp, #-16]!
  403e2c:	mov	x29, sp
  403e30:	ldp	x29, x30, [sp], #16
  403e34:	ret
