Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@150:157@HdlStmAssign
  end else begin
    event_unexpected_lane_state_error <= event_unexpected_lane_state_error_nx;
  end
end

assign status_state = state;

endmodule

Diff Content:
- 155 assign status_state = state;
+ 155   assign status_state = state;

Clone Blocks:
