Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Dec 09 22:40:36 2025
| Host         : Piang-Victus running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              54 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                 |                  |                1 |              2 |
|  clock_IBUF_BUFG | countdown_active                | reset_IBUF       |                1 |              4 |
|  clock_IBUF_BUFG | uart_inst/bit_index[3]_i_1_n_0  | reset_IBUF       |                2 |              4 |
|  clock_IBUF_BUFG | password_state[3]_i_1_n_0       | reset_IBUF       |                2 |              8 |
|  clock_IBUF_BUFG | uart_inst/bit_timer[13]_i_1_n_0 | reset_IBUF       |                3 |             14 |
|  clock_IBUF_BUFG | uut/displayed_number[0]_i_1_n_0 | reset_IBUF       |                4 |             16 |
|  clock_IBUF_BUFG |                                 | reset_IBUF       |               15 |             54 |
+------------------+---------------------------------+------------------+------------------+----------------+


