Simulator report for MIPS
Sun Jul 02 18:59:09 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ALTSYNCRAM
  6. |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 3523 nodes   ;
; Simulation Coverage         ;      53.67 % ;
; Total Number of Transitions ; 10498        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                                                   ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                                                                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                                                      ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                                                       ;               ;
; Vector input source                                                                        ; C:/Users/gusta/Desktop/Trabalho M3_Gustavo Copini Decol_ João Paulo Roslindo/MIPS_Gustavo Copini Decol_ João Paulo Roslindo/Simulacao.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                                                        ; On            ;
; Check outputs                                                                              ; Off                                                                                                                                       ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                                                        ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                                                        ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                                                        ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                                                        ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                                                       ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                                                       ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                                                       ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                                                       ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                                                       ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                                                       ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                                                        ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                                                ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                                                       ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                                                      ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------------------------------+
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+----------------------------------------------------------------------------------------------------------------------------+
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.67 % ;
; Total nodes checked                                 ; 3523         ;
; Total output ports checked                          ; 3583         ;
; Total output ports with complete 1/0-value coverage ; 1923         ;
; Total output ports with no 1/0-value coverage       ; 1645         ;
; Total output ports with no 1-value coverage         ; 1645         ;
; Total output ports with no 0-value coverage         ; 1660         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[14]                     ; portadataout0    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[16]                     ; portadataout2    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[17]                     ; portadataout3    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[18]                     ; portadataout4    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[19]                     ; portadataout5    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[20]                     ; portadataout6    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[21]                     ; portadataout7    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[22]                     ; portadataout8    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[23]                     ; portadataout9    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[24]                     ; portadataout10   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[25]                     ; portadataout11   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[26]                     ; portadataout12   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[27]                     ; portadataout13   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[29]                     ; portadataout15   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[0]                      ; portadataout0    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[1]                      ; portadataout1    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[2]                      ; portadataout2    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[3]                      ; portadataout3    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[5]                      ; portadataout5    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[11]                     ; portadataout11   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[12]                     ; portadataout12   ;
; |mips_mono|control:inst11|63~0                                                                                                                            ; |mips_mono|control:inst11|63~0                                                                                                                            ; combout          ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[5]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[4]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[3]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[2]                                                                                             ; regout           ;
; |mips_mono|control:inst11|inst11~4                                                                                                                        ; |mips_mono|control:inst11|inst11~4                                                                                                                        ; combout          ;
; |mips_mono|control:inst11|inst7~0                                                                                                                         ; |mips_mono|control:inst11|inst7~0                                                                                                                         ; combout          ;
; |mips_mono|control:inst11|inst7                                                                                                                           ; |mips_mono|control:inst11|inst7                                                                                                                           ; combout          ;
; |mips_mono|control:inst11|inst1~0                                                                                                                         ; |mips_mono|control:inst11|inst1~0                                                                                                                         ; combout          ;
; |mips_mono|control:inst11|inst1                                                                                                                           ; |mips_mono|control:inst11|inst1                                                                                                                           ; combout          ;
; |mips_mono|control:inst11|61~0                                                                                                                            ; |mips_mono|control:inst11|61~0                                                                                                                            ; combout          ;
; |mips_mono|control:inst11|inst2                                                                                                                           ; |mips_mono|control:inst11|inst2                                                                                                                           ; combout          ;
; |mips_mono|alu_operation:135|73                                                                                                                           ; |mips_mono|alu_operation:135|73                                                                                                                           ; combout          ;
; |mips_mono|alu_operation:135|77~0                                                                                                                         ; |mips_mono|alu_operation:135|77~0                                                                                                                         ; combout          ;
; |mips_mono|control:inst11|inst~0                                                                                                                          ; |mips_mono|control:inst11|inst~0                                                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                                                                           ; combout          ;
; |mips_mono|DivisorFrequencia:inst4|inst2                                                                                                                  ; |mips_mono|DivisorFrequencia:inst4|inst2                                                                                                                  ; regout           ;
; |mips_mono|control:inst11|inst~1                                                                                                                          ; |mips_mono|control:inst11|inst~1                                                                                                                          ; combout          ;
; |mips_mono|control:inst11|108~0                                                                                                                           ; |mips_mono|control:inst11|108~0                                                                                                                           ; combout          ;
; |mips_mono|control:inst11|108~1                                                                                                                           ; |mips_mono|control:inst11|108~1                                                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:23|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:23|5~0                                                                                                            ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:23|5                                                                                                              ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:23|5                                                                                                              ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:24|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:24|5~0                                                                                                            ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:24|5~1                                                                                                            ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:24|5~1                                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2                                   ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:22|5                                                                                                              ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:22|5                                                                                                              ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~8                                   ; combout          ;
; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:25|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:53|mux_2x1_1bit:25|5~0                                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~20                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~20                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~21                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~21                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~22                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~22                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~23                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~23                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:140|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:140|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:139|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:138|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:137|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:136|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:135|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:135|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:134|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:132|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:131|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:131|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:130|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:129|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:128|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:127|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:126|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|50                                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:125|50                                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:92|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:93|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:94|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:95|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:96|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:97|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:98|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:99|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:88|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:89|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:90|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:90|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~18                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:91|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:79|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:79|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:78|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:78|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~9 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:77|50                                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:77|50                                                                                                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~5                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~5                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~6                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~6                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~7                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~7                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~8                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~8                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~9                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~9                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~10                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~10                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~11                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~11                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~12                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~12                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~13                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~13                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~14                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~14                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~15                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~15                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~16                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~16                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~17                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~17                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~18                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~18                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~19                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~19                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~20                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~20                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:20|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:57|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|full_adder:53|38~1                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:57|full_adder:53|38~1                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:77|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:77|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:78|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:78|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:79|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:79|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:91|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:90|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:90|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:89|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:88|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:99|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:98|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:97|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:96|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:95|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:94|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:93|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|full_adder:53|38~0                                                                                                   ; |mips_mono|alu_32bit:ULA|alu_1bit:92|full_adder:53|38~0                                                                                                   ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:125|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:126|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:127|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:128|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:129|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:130|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:131|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:131|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:132|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:134|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:135|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:135|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:136|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:137|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:138|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|full_adder:53|38~0                                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:139|full_adder:53|38~0                                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~4                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~4                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~5                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~5                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~6                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~6                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~7                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~7                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~8                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~8                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~9                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~9                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~10                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~10                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~11                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~11                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~12                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~12                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~13                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~13                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~15                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~15                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~16                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~16                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~17                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~17                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~21                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~21                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~22                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~22                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~5                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~5                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~6                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~6                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~8                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~8                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~9                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~9                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~13                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~13                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~15                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~15                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~16                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~16                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~0                                                                                              ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~0                                                                                              ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~1                                                                                              ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~1                                                                                              ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~2 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~4 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~9 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~9 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31                                                                                                ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31                                                                                                ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~3                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~3                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:77|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:135|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~3                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:79|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:90|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~4                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:78|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~5                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:131|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~8                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~9                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                                                                          ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~11                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~11                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~12                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~12                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~13                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~13                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~14                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~14                                                                                          ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                             ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                             ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~15                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~15                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~16                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~16                                                                                          ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:151|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:151|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:152|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:152|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:149|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:149|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:150|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:150|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:149|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:149|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:152|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:152|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:151|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:151|38~0                                                                                                             ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:23|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:170|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:170|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:156|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:156|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~17                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~17                                                                                          ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:151|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:151|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~18                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~18                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~19                                                                                          ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~19                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:152|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:152|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:150|31~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:150|31~0                                                                                                             ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|DivisorFrequencia:inst4|inst1                                                                                                                  ; |mips_mono|DivisorFrequencia:inst4|inst1                                                                                                                  ; regout           ;
; |mips_mono|DivisorFrequencia:inst4|inst2~0                                                                                                                ; |mips_mono|DivisorFrequencia:inst4|inst2~0                                                                                                                ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:22|5                                                                                                              ; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:22|5                                                                                                              ; combout          ;
; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:24|5                                                                                                              ; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:24|5                                                                                                              ; combout          ;
; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:23|5                                                                                                              ; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:23|5                                                                                                              ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~2                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:25|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:25|5~0                                                                                                            ; combout          ;
; |mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:26|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:50|mux_2x1_1bit:26|5~0                                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|125                                                                      ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|125                                                                      ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|141~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|141~2                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:24|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:24|5~0                                                                                                            ; combout          ;
; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:22|5~0                                                                                                            ; |mips_mono|mux_2x1_5bit:52|mux_2x1_1bit:22|5~0                                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|153~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|153~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|123~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|123~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|128~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|128~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|125~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|125~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|139~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|139~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|126                                                                      ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|126                                                                      ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|137~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|137~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|129~0                                                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|129~0                                                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|130~0                                                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|decoder_5x32:117|decoder_2x4:163|130~0                                                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|153~1                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|153~1                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|control:inst11|61~1                                                                                                                            ; |mips_mono|control:inst11|61~1                                                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:27|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:23|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:28|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:29|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:24|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:23|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|DivisorFrequencia:inst4|inst                                                                                                                   ; |mips_mono|DivisorFrequencia:inst4|inst                                                                                                                   ; regout           ;
; |mips_mono|DivisorFrequencia:inst4|inst1~0                                                                                                                ; |mips_mono|DivisorFrequencia:inst4|inst1~0                                                                                                                ; combout          ;
; |mips_mono|control:inst11|inst9                                                                                                                           ; |mips_mono|control:inst11|inst9                                                                                                                           ; combout          ;
; |mips_mono|control:inst11|inst11                                                                                                                          ; |mips_mono|control:inst11|inst11                                                                                                                          ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:23|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:23|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|6                                                                                            ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:25|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:25|5~4                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|122~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|122~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|124~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|124~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|129~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|129~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|130~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|130~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|136~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|136~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|151~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|151~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|147~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|147~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|141~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|141~3                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|139~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|139~3                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:25|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:20|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:24|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~2                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                                                                           ; combout          ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]~0                                                                                          ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]~0                                                                                          ; combout          ;
; |mips_mono|DivisorFrequencia:inst4|inst~0                                                                                                                 ; |mips_mono|DivisorFrequencia:inst4|inst~0                                                                                                                 ; combout          ;
; |mips_mono|signal_ext_32bit:23|165                                                                                                                        ; |mips_mono|signal_ext_32bit:23|165                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|166                                                                                                                        ; |mips_mono|signal_ext_32bit:23|166                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|158                                                                                                                        ; |mips_mono|signal_ext_32bit:23|158                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|154                                                                                                                        ; |mips_mono|signal_ext_32bit:23|154                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|156                                                                                                                        ; |mips_mono|signal_ext_32bit:23|156                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|153                                                                                                                        ; |mips_mono|signal_ext_32bit:23|153                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|151                                                                                                                        ; |mips_mono|signal_ext_32bit:23|151                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|150                                                                                                                        ; |mips_mono|signal_ext_32bit:23|150                                                                                                                        ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|146                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|146                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|165                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|165                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|167                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|167                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|161                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|161                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|154                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|154                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|155                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|155                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|156                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|156                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|153                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|153                                                                                                                 ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|141                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|141                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|140                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|140                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|139                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|139                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|138                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|138                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|144                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|144                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|145                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|145                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|142                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|142                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|143                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|143                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|149                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|149                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|148                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|148                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|146                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|146                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|165                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|165                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|167                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|167                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|161                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|161                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|154                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|154                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|155                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|155                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|156                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|156                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|153                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|153                                                                                                                      ; combout          ;
; |mips_mono|Instruction[29]                                                                                                                                ; |mips_mono|Instruction[29]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[27]                                                                                                                                ; |mips_mono|Instruction[27]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[26]                                                                                                                                ; |mips_mono|Instruction[26]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[25]                                                                                                                                ; |mips_mono|Instruction[25]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[24]                                                                                                                                ; |mips_mono|Instruction[24]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[23]                                                                                                                                ; |mips_mono|Instruction[23]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[22]                                                                                                                                ; |mips_mono|Instruction[22]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[21]                                                                                                                                ; |mips_mono|Instruction[21]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[20]                                                                                                                                ; |mips_mono|Instruction[20]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[19]                                                                                                                                ; |mips_mono|Instruction[19]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[18]                                                                                                                                ; |mips_mono|Instruction[18]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[17]                                                                                                                                ; |mips_mono|Instruction[17]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[16]                                                                                                                                ; |mips_mono|Instruction[16]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[14]                                                                                                                                ; |mips_mono|Instruction[14]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[12]                                                                                                                                ; |mips_mono|Instruction[12]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[11]                                                                                                                                ; |mips_mono|Instruction[11]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[5]                                                                                                                                 ; |mips_mono|Instruction[5]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[3]                                                                                                                                 ; |mips_mono|Instruction[3]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[2]                                                                                                                                 ; |mips_mono|Instruction[2]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[1]                                                                                                                                 ; |mips_mono|Instruction[1]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[0]                                                                                                                                 ; |mips_mono|Instruction[0]                                                                                                                                 ; padio            ;
; |mips_mono|PC[5]                                                                                                                                          ; |mips_mono|PC[5]                                                                                                                                          ; padio            ;
; |mips_mono|PC[4]                                                                                                                                          ; |mips_mono|PC[4]                                                                                                                                          ; padio            ;
; |mips_mono|PC[3]                                                                                                                                          ; |mips_mono|PC[3]                                                                                                                                          ; padio            ;
; |mips_mono|PC[2]                                                                                                                                          ; |mips_mono|PC[2]                                                                                                                                          ; padio            ;
; |mips_mono|JR                                                                                                                                             ; |mips_mono|JR                                                                                                                                             ; padio            ;
; |mips_mono|JUMP                                                                                                                                           ; |mips_mono|JUMP                                                                                                                                           ; padio            ;
; |mips_mono|JAL                                                                                                                                            ; |mips_mono|JAL                                                                                                                                            ; padio            ;
; |mips_mono|Operation[2]                                                                                                                                   ; |mips_mono|Operation[2]                                                                                                                                   ; padio            ;
; |mips_mono|Operation[0]                                                                                                                                   ; |mips_mono|Operation[0]                                                                                                                                   ; padio            ;
; |mips_mono|ALUOp[1]                                                                                                                                       ; |mips_mono|ALUOp[1]                                                                                                                                       ; padio            ;
; |mips_mono|RegWrite                                                                                                                                       ; |mips_mono|RegWrite                                                                                                                                       ; padio            ;
; |mips_mono|RegDst                                                                                                                                         ; |mips_mono|RegDst                                                                                                                                         ; padio            ;
; |mips_mono|ALUSrc                                                                                                                                         ; |mips_mono|ALUSrc                                                                                                                                         ; padio            ;
; |mips_mono|clkSys                                                                                                                                         ; |mips_mono|clkSys                                                                                                                                         ; padio            ;
; |mips_mono|function[5]                                                                                                                                    ; |mips_mono|function[5]                                                                                                                                    ; padio            ;
; |mips_mono|function[3]                                                                                                                                    ; |mips_mono|function[3]                                                                                                                                    ; padio            ;
; |mips_mono|function[2]                                                                                                                                    ; |mips_mono|function[2]                                                                                                                                    ; padio            ;
; |mips_mono|function[1]                                                                                                                                    ; |mips_mono|function[1]                                                                                                                                    ; padio            ;
; |mips_mono|function[0]                                                                                                                                    ; |mips_mono|function[0]                                                                                                                                    ; padio            ;
; |mips_mono|imed16[14]                                                                                                                                     ; |mips_mono|imed16[14]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[12]                                                                                                                                     ; |mips_mono|imed16[12]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[11]                                                                                                                                     ; |mips_mono|imed16[11]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[5]                                                                                                                                      ; |mips_mono|imed16[5]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[3]                                                                                                                                      ; |mips_mono|imed16[3]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[2]                                                                                                                                      ; |mips_mono|imed16[2]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[1]                                                                                                                                      ; |mips_mono|imed16[1]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[0]                                                                                                                                      ; |mips_mono|imed16[0]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[30]                                                                                                                                     ; |mips_mono|nextPC[30]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[28]                                                                                                                                     ; |mips_mono|nextPC[28]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[27]                                                                                                                                     ; |mips_mono|nextPC[27]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[26]                                                                                                                                     ; |mips_mono|nextPC[26]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[25]                                                                                                                                     ; |mips_mono|nextPC[25]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[22]                                                                                                                                     ; |mips_mono|nextPC[22]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[20]                                                                                                                                     ; |mips_mono|nextPC[20]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[18]                                                                                                                                     ; |mips_mono|nextPC[18]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[16]                                                                                                                                     ; |mips_mono|nextPC[16]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[14]                                                                                                                                     ; |mips_mono|nextPC[14]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[12]                                                                                                                                     ; |mips_mono|nextPC[12]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[11]                                                                                                                                     ; |mips_mono|nextPC[11]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[10]                                                                                                                                     ; |mips_mono|nextPC[10]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[8]                                                                                                                                      ; |mips_mono|nextPC[8]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[7]                                                                                                                                      ; |mips_mono|nextPC[7]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[6]                                                                                                                                      ; |mips_mono|nextPC[6]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[5]                                                                                                                                      ; |mips_mono|nextPC[5]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[4]                                                                                                                                      ; |mips_mono|nextPC[4]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[3]                                                                                                                                      ; |mips_mono|nextPC[3]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[2]                                                                                                                                      ; |mips_mono|nextPC[2]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[1]                                                                                                                                      ; |mips_mono|nextPC[1]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[0]                                                                                                                                      ; |mips_mono|nextPC[0]                                                                                                                                      ; padio            ;
; |mips_mono|op[29]                                                                                                                                         ; |mips_mono|op[29]                                                                                                                                         ; padio            ;
; |mips_mono|op[27]                                                                                                                                         ; |mips_mono|op[27]                                                                                                                                         ; padio            ;
; |mips_mono|op[26]                                                                                                                                         ; |mips_mono|op[26]                                                                                                                                         ; padio            ;
; |mips_mono|rd[14]                                                                                                                                         ; |mips_mono|rd[14]                                                                                                                                         ; padio            ;
; |mips_mono|rd[12]                                                                                                                                         ; |mips_mono|rd[12]                                                                                                                                         ; padio            ;
; |mips_mono|rd[11]                                                                                                                                         ; |mips_mono|rd[11]                                                                                                                                         ; padio            ;
; |mips_mono|rs[25]                                                                                                                                         ; |mips_mono|rs[25]                                                                                                                                         ; padio            ;
; |mips_mono|rs[24]                                                                                                                                         ; |mips_mono|rs[24]                                                                                                                                         ; padio            ;
; |mips_mono|rs[23]                                                                                                                                         ; |mips_mono|rs[23]                                                                                                                                         ; padio            ;
; |mips_mono|rs[22]                                                                                                                                         ; |mips_mono|rs[22]                                                                                                                                         ; padio            ;
; |mips_mono|rs[21]                                                                                                                                         ; |mips_mono|rs[21]                                                                                                                                         ; padio            ;
; |mips_mono|rt[20]                                                                                                                                         ; |mips_mono|rt[20]                                                                                                                                         ; padio            ;
; |mips_mono|rt[19]                                                                                                                                         ; |mips_mono|rt[19]                                                                                                                                         ; padio            ;
; |mips_mono|rt[18]                                                                                                                                         ; |mips_mono|rt[18]                                                                                                                                         ; padio            ;
; |mips_mono|rt[17]                                                                                                                                         ; |mips_mono|rt[17]                                                                                                                                         ; padio            ;
; |mips_mono|rt[16]                                                                                                                                         ; |mips_mono|rt[16]                                                                                                                                         ; padio            ;
; |mips_mono|clock                                                                                                                                          ; |mips_mono|clock~corein                                                                                                                                   ; combout          ;
; |mips_mono|clock~clk_delay_ctrl                                                                                                                           ; |mips_mono|clock~clk_delay_ctrl                                                                                                                           ; clkout           ;
; |mips_mono|DivisorFrequencia:inst4|inst2~clkctrl                                                                                                          ; |mips_mono|DivisorFrequencia:inst4|inst2~clkctrl                                                                                                          ; outclk           ;
; |mips_mono|clock~clkctrl                                                                                                                                  ; |mips_mono|clock~clkctrl                                                                                                                                  ; outclk           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00~feeder                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00~feeder                                                                                 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00~feeder                                                                                 ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[15]                     ; portadataout1    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[28]                     ; portadataout14   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[30]                     ; portadataout16   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[31]                     ; portadataout17   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[4]                      ; portadataout4    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[6]                      ; portadataout6    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[7]                      ; portadataout7    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[8]                      ; portadataout8    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[9]                      ; portadataout9    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[10]                     ; portadataout10   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[13]                     ; portadataout13   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[13]                                   ; portadataout0    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[14]                                   ; portadataout1    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[15]                                   ; portadataout2    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[16]                                   ; portadataout3    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[17]                                   ; portadataout4    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[18]                                   ; portadataout5    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[19]                                   ; portadataout6    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[20]                                   ; portadataout7    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[21]                                   ; portadataout8    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[22]                                   ; portadataout9    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[23]                                   ; portadataout10   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[24]                                   ; portadataout11   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[25]                                   ; portadataout12   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[26]                                   ; portadataout13   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[27]                                   ; portadataout14   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[28]                                   ; portadataout15   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[29]                                   ; portadataout16   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[30]                                   ; portadataout17   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[0]                                    ; portadataout0    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[1]                                    ; portadataout1    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[2]                                    ; portadataout2    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[3]                                    ; portadataout3    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[4]                                    ; portadataout4    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[5]                                    ; portadataout5    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[6]                                    ; portadataout6    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[7]                                    ; portadataout7    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[8]                                    ; portadataout8    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[9]                                    ; portadataout9    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[10]                                   ; portadataout10   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[11]                                   ; portadataout11   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[12]                                   ; portadataout12   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[31]                                   ; portadataout13   ;
; |mips_mono|control:inst11|63                                                                                                                              ; |mips_mono|control:inst11|63                                                                                                                              ; combout          ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[31]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[31]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[30]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[30]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[29]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[29]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[28]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[28]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[27]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[27]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[26]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[26]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[25]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[25]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[24]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[24]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[23]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[23]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[21]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[21]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[20]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[20]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[19]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[19]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[18]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[18]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[17]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[17]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[16]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[16]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[15]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[15]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[14]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[14]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[13]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[13]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[12]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[12]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[11]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[11]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[10]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[10]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[1]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[1]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[0]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[0]                                                                                             ; regout           ;
; |mips_mono|control:inst11|61                                                                                                                              ; |mips_mono|control:inst11|61                                                                                                                              ; combout          ;
; |mips_mono|control:inst11|116~0                                                                                                                           ; |mips_mono|control:inst11|116~0                                                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~20                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~20                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~23                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~23                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~2                                                                                              ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~2                                                                                              ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                             ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                             ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:162|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:162|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:159|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:159|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:156|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:156|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:169|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:169|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:166|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:166|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:163|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:163|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:176|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:176|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:173|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:173|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:174|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:174|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:177|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:177|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:175|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:175|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:164|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:164|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:178|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:178|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:167|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:167|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:165|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:165|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:170|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:170|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:168|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:168|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:157|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:157|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:155|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:155|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:160|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:160|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:158|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:158|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:153|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:153|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:161|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:161|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:154|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:154|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:148|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:148|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:154|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:154|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:153|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:153|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:162|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:162|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:161|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:161|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:160|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:160|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:159|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:159|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:158|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:158|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:157|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:157|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:156|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:156|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:155|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:155|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:170|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:170|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:169|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:169|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:168|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:168|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:167|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:167|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:166|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:166|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:165|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:165|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:164|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:164|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:163|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:163|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:178|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:178|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:177|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:177|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:176|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:176|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:175|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:175|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:174|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:174|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:173|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:173|38~0                                                                                                             ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|134                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|134                                                                                                                      ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:172|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:172|31                                                                                                               ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|135                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|135                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|136                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|136                                                                                                                      ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:174|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:174|31                                                                                                               ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|137                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|137                                                                                                                      ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:176|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:176|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:176|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:176|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:177|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:177|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:163|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:163|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:164|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:164|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:164|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:164|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:166|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:166|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:166|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:166|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:167|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:167|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:169|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:169|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:170|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:170|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:156|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:156|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:157|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:157|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:159|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:159|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:160|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:160|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:160|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:160|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:162|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:162|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:162|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:162|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:153|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:153|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:148|31~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:148|31~0                                                                                                             ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|131~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|131~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|134~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|134~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|135~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|135~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|146~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|146~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|144~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|144~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|152~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|152~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~1                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~1                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|145~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|145~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|149~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|149~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|142~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|142~0                                                                                                     ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|alu_operation:135|75                                                                                                                           ; |mips_mono|alu_operation:135|75                                                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|126~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|126~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|132~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|132~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|133~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|133~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~3                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|148~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|148~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~3                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|150~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|150~2                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|signal_ext_32bit:23|135                                                                                                                        ; |mips_mono|signal_ext_32bit:23|135                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|136                                                                                                                        ; |mips_mono|signal_ext_32bit:23|136                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|137                                                                                                                        ; |mips_mono|signal_ext_32bit:23|137                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|141                                                                                                                        ; |mips_mono|signal_ext_32bit:23|141                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|140                                                                                                                        ; |mips_mono|signal_ext_32bit:23|140                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|139                                                                                                                        ; |mips_mono|signal_ext_32bit:23|139                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|138                                                                                                                        ; |mips_mono|signal_ext_32bit:23|138                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|144                                                                                                                        ; |mips_mono|signal_ext_32bit:23|144                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|145                                                                                                                        ; |mips_mono|signal_ext_32bit:23|145                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|142                                                                                                                        ; |mips_mono|signal_ext_32bit:23|142                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|143                                                                                                                        ; |mips_mono|signal_ext_32bit:23|143                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|149                                                                                                                        ; |mips_mono|signal_ext_32bit:23|149                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|148                                                                                                                        ; |mips_mono|signal_ext_32bit:23|148                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|147                                                                                                                        ; |mips_mono|signal_ext_32bit:23|147                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|146                                                                                                                        ; |mips_mono|signal_ext_32bit:23|146                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|164                                                                                                                        ; |mips_mono|signal_ext_32bit:23|164                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|167                                                                                                                        ; |mips_mono|signal_ext_32bit:23|167                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|157                                                                                                                        ; |mips_mono|signal_ext_32bit:23|157                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|159                                                                                                                        ; |mips_mono|signal_ext_32bit:23|159                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|160                                                                                                                        ; |mips_mono|signal_ext_32bit:23|160                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|161                                                                                                                        ; |mips_mono|signal_ext_32bit:23|161                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|162                                                                                                                        ; |mips_mono|signal_ext_32bit:23|162                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|155                                                                                                                        ; |mips_mono|signal_ext_32bit:23|155                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|134                                                                                                                        ; |mips_mono|signal_ext_32bit:23|134                                                                                                                        ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|134                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|134                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|135                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|135                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|136                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|136                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|137                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|137                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|141                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|141                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|140                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|140                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|139                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|139                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|138                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|138                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|144                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|144                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|145                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|145                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|142                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|142                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|143                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|143                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|149                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|149                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|148                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|148                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|147                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|147                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|164                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|164                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|166                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|166                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|158                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|158                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|157                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|157                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|159                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|159                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|160                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|160                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|162                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|162                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|150                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|150                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|151                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|151                                                                                                                 ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|147                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|147                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|164                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|164                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|166                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|166                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|158                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|158                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|157                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|157                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|159                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|159                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|160                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|160                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|162                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|162                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|151                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|151                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|150                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|150                                                                                                                      ; combout          ;
; |mips_mono|Branch                                                                                                                                         ; |mips_mono|Branch                                                                                                                                         ; padio            ;
; |mips_mono|Instruction[31]                                                                                                                                ; |mips_mono|Instruction[31]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[30]                                                                                                                                ; |mips_mono|Instruction[30]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[28]                                                                                                                                ; |mips_mono|Instruction[28]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[15]                                                                                                                                ; |mips_mono|Instruction[15]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[13]                                                                                                                                ; |mips_mono|Instruction[13]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[10]                                                                                                                                ; |mips_mono|Instruction[10]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[9]                                                                                                                                 ; |mips_mono|Instruction[9]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[8]                                                                                                                                 ; |mips_mono|Instruction[8]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[7]                                                                                                                                 ; |mips_mono|Instruction[7]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[6]                                                                                                                                 ; |mips_mono|Instruction[6]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[4]                                                                                                                                 ; |mips_mono|Instruction[4]                                                                                                                                 ; padio            ;
; |mips_mono|PC[31]                                                                                                                                         ; |mips_mono|PC[31]                                                                                                                                         ; padio            ;
; |mips_mono|PC[30]                                                                                                                                         ; |mips_mono|PC[30]                                                                                                                                         ; padio            ;
; |mips_mono|PC[29]                                                                                                                                         ; |mips_mono|PC[29]                                                                                                                                         ; padio            ;
; |mips_mono|PC[28]                                                                                                                                         ; |mips_mono|PC[28]                                                                                                                                         ; padio            ;
; |mips_mono|PC[27]                                                                                                                                         ; |mips_mono|PC[27]                                                                                                                                         ; padio            ;
; |mips_mono|PC[26]                                                                                                                                         ; |mips_mono|PC[26]                                                                                                                                         ; padio            ;
; |mips_mono|PC[25]                                                                                                                                         ; |mips_mono|PC[25]                                                                                                                                         ; padio            ;
; |mips_mono|PC[24]                                                                                                                                         ; |mips_mono|PC[24]                                                                                                                                         ; padio            ;
; |mips_mono|PC[23]                                                                                                                                         ; |mips_mono|PC[23]                                                                                                                                         ; padio            ;
; |mips_mono|PC[22]                                                                                                                                         ; |mips_mono|PC[22]                                                                                                                                         ; padio            ;
; |mips_mono|PC[21]                                                                                                                                         ; |mips_mono|PC[21]                                                                                                                                         ; padio            ;
; |mips_mono|PC[20]                                                                                                                                         ; |mips_mono|PC[20]                                                                                                                                         ; padio            ;
; |mips_mono|PC[19]                                                                                                                                         ; |mips_mono|PC[19]                                                                                                                                         ; padio            ;
; |mips_mono|PC[18]                                                                                                                                         ; |mips_mono|PC[18]                                                                                                                                         ; padio            ;
; |mips_mono|PC[17]                                                                                                                                         ; |mips_mono|PC[17]                                                                                                                                         ; padio            ;
; |mips_mono|PC[16]                                                                                                                                         ; |mips_mono|PC[16]                                                                                                                                         ; padio            ;
; |mips_mono|PC[15]                                                                                                                                         ; |mips_mono|PC[15]                                                                                                                                         ; padio            ;
; |mips_mono|PC[14]                                                                                                                                         ; |mips_mono|PC[14]                                                                                                                                         ; padio            ;
; |mips_mono|PC[13]                                                                                                                                         ; |mips_mono|PC[13]                                                                                                                                         ; padio            ;
; |mips_mono|PC[12]                                                                                                                                         ; |mips_mono|PC[12]                                                                                                                                         ; padio            ;
; |mips_mono|PC[11]                                                                                                                                         ; |mips_mono|PC[11]                                                                                                                                         ; padio            ;
; |mips_mono|PC[10]                                                                                                                                         ; |mips_mono|PC[10]                                                                                                                                         ; padio            ;
; |mips_mono|PC[9]                                                                                                                                          ; |mips_mono|PC[9]                                                                                                                                          ; padio            ;
; |mips_mono|PC[8]                                                                                                                                          ; |mips_mono|PC[8]                                                                                                                                          ; padio            ;
; |mips_mono|PC[7]                                                                                                                                          ; |mips_mono|PC[7]                                                                                                                                          ; padio            ;
; |mips_mono|PC[6]                                                                                                                                          ; |mips_mono|PC[6]                                                                                                                                          ; padio            ;
; |mips_mono|PC[1]                                                                                                                                          ; |mips_mono|PC[1]                                                                                                                                          ; padio            ;
; |mips_mono|PC[0]                                                                                                                                          ; |mips_mono|PC[0]                                                                                                                                          ; padio            ;
; |mips_mono|Operation[1]                                                                                                                                   ; |mips_mono|Operation[1]                                                                                                                                   ; padio            ;
; |mips_mono|ALUOp[0]                                                                                                                                       ; |mips_mono|ALUOp[0]                                                                                                                                       ; padio            ;
; |mips_mono|MemToReg                                                                                                                                       ; |mips_mono|MemToReg                                                                                                                                       ; padio            ;
; |mips_mono|MemWrite                                                                                                                                       ; |mips_mono|MemWrite                                                                                                                                       ; padio            ;
; |mips_mono|function[4]                                                                                                                                    ; |mips_mono|function[4]                                                                                                                                    ; padio            ;
; |mips_mono|imed16[15]                                                                                                                                     ; |mips_mono|imed16[15]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[13]                                                                                                                                     ; |mips_mono|imed16[13]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[10]                                                                                                                                     ; |mips_mono|imed16[10]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[9]                                                                                                                                      ; |mips_mono|imed16[9]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[8]                                                                                                                                      ; |mips_mono|imed16[8]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[7]                                                                                                                                      ; |mips_mono|imed16[7]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[6]                                                                                                                                      ; |mips_mono|imed16[6]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[4]                                                                                                                                      ; |mips_mono|imed16[4]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[31]                                                                                                                                     ; |mips_mono|nextPC[31]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[29]                                                                                                                                     ; |mips_mono|nextPC[29]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[24]                                                                                                                                     ; |mips_mono|nextPC[24]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[23]                                                                                                                                     ; |mips_mono|nextPC[23]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[21]                                                                                                                                     ; |mips_mono|nextPC[21]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[19]                                                                                                                                     ; |mips_mono|nextPC[19]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[17]                                                                                                                                     ; |mips_mono|nextPC[17]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[15]                                                                                                                                     ; |mips_mono|nextPC[15]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[13]                                                                                                                                     ; |mips_mono|nextPC[13]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[9]                                                                                                                                      ; |mips_mono|nextPC[9]                                                                                                                                      ; padio            ;
; |mips_mono|op[31]                                                                                                                                         ; |mips_mono|op[31]                                                                                                                                         ; padio            ;
; |mips_mono|op[30]                                                                                                                                         ; |mips_mono|op[30]                                                                                                                                         ; padio            ;
; |mips_mono|op[28]                                                                                                                                         ; |mips_mono|op[28]                                                                                                                                         ; padio            ;
; |mips_mono|rd[15]                                                                                                                                         ; |mips_mono|rd[15]                                                                                                                                         ; padio            ;
; |mips_mono|rd[13]                                                                                                                                         ; |mips_mono|rd[13]                                                                                                                                         ; padio            ;
; |mips_mono|shamt[10]                                                                                                                                      ; |mips_mono|shamt[10]                                                                                                                                      ; padio            ;
; |mips_mono|shamt[9]                                                                                                                                       ; |mips_mono|shamt[9]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[8]                                                                                                                                       ; |mips_mono|shamt[8]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[7]                                                                                                                                       ; |mips_mono|shamt[7]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[6]                                                                                                                                       ; |mips_mono|shamt[6]                                                                                                                                       ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                 ; Output Port Name                                                                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[15]                     ; portadataout1    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[28]                     ; portadataout14   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[30]                     ; portadataout16   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a14               ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[31]                     ; portadataout17   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[4]                      ; portadataout4    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[6]                      ; portadataout6    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[7]                      ; portadataout7    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[8]                      ; portadataout8    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[9]                      ; portadataout9    ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[10]                     ; portadataout10   ;
; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|ram_block1a0                ; |mips_mono|instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_3h91:auto_generated|q_a[13]                     ; portadataout13   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[13]                                   ; portadataout0    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[14]                                   ; portadataout1    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[15]                                   ; portadataout2    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[16]                                   ; portadataout3    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[17]                                   ; portadataout4    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[18]                                   ; portadataout5    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[19]                                   ; portadataout6    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[20]                                   ; portadataout7    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[21]                                   ; portadataout8    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[22]                                   ; portadataout9    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[23]                                   ; portadataout10   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[24]                                   ; portadataout11   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[25]                                   ; portadataout12   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[26]                                   ; portadataout13   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[27]                                   ; portadataout14   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[28]                                   ; portadataout15   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[29]                                   ; portadataout16   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a13                             ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[30]                                   ; portadataout17   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[0]                                    ; portadataout0    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[1]                                    ; portadataout1    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[2]                                    ; portadataout2    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[3]                                    ; portadataout3    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[4]                                    ; portadataout4    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[5]                                    ; portadataout5    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[6]                                    ; portadataout6    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[7]                                    ; portadataout7    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[8]                                    ; portadataout8    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[9]                                    ; portadataout9    ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[10]                                   ; portadataout10   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[11]                                   ; portadataout11   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[12]                                   ; portadataout12   ;
; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|ram_block1a0                              ; |mips_mono|data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_nje1:auto_generated|q_a[31]                                   ; portadataout13   ;
; |mips_mono|control:inst11|63                                                                                                                              ; |mips_mono|control:inst11|63                                                                                                                              ; combout          ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[31]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[31]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[30]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[30]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[29]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[29]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[28]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[28]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[27]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[27]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[26]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[26]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[25]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[25]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[24]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[24]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[23]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[23]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[21]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[21]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[20]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[20]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[19]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[19]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[18]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[18]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[17]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[17]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[16]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[16]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[15]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[15]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[14]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[14]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[13]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[13]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[12]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[12]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[11]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[11]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[10]                                                                                            ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[10]                                                                                            ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[9]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[8]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[7]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[6]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[1]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[1]                                                                                             ; regout           ;
; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[0]                                                                                             ; |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[0]                                                                                             ; regout           ;
; |mips_mono|control:inst11|61                                                                                                                              ; |mips_mono|control:inst11|61                                                                                                                              ; combout          ;
; |mips_mono|control:inst11|116~0                                                                                                                           ; |mips_mono|control:inst11|116~0                                                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:18|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~0                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~11                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|5~11                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|30                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|30                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|29                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:28|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|28                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|27                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|26                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|25                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|24                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|23                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|22                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|21                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|20                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|19                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~4                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|18                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|17                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|16                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:20|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:20|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|15                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|14                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|13                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|12                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|11                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:25|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|10                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:24|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~5 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~8 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|09                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:23|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|08                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:19|mux_2x1_1bit:20|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:19|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:19|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|07                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:26|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|06                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:27|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|05                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:28|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:28|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:28|5~10                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|04                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|04                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:29|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:29|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~3                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~19                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~19                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~3 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:25|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|03                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|6~1                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:25|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~7                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~14                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:25|5~14                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:24|5~1 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|02                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:24|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:24|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|18                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:18|mux_2x1_1bit:23|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|01                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:23|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~12                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~12                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~17                                  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:23|5~17                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|00                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:18|mux_2x1_1bit:20|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:gp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s6|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s4|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:fp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t9|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t8|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:k0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:sp|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s7|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:s5|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:ra|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~14                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a2|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a0|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:a3|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:at|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~18                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:v1|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~19                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~20                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~20                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t5|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t6|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t4|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31                                                                                        ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|reg_pp_32bit:t7|31                                                                                        ; regout           ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~23                                   ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:26|5~23                                   ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:115|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:26|18 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~0                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18  ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:28|mux_2x1_32bit:23|mux_2x1_8bit:21|mux_2x1_1bit:27|18  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~6 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_16x1_32bit:18|mux_4x1_32bit:32|mux_2x1_32bit:25|mux_2x1_8bit:21|mux_2x1_1bit:27|5~7 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~1                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:27|6~1                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~2                                                                                              ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|full_adder:56|31~2                                                                                              ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:57|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:138|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:97|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:96|mux_4x1_1bit:48|mux_2x1_1bit:21|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:95|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:94|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:92|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:91|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:89|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:88|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:93|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:127|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:137|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:24|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:136|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:25|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:25|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:128|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:129|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:28|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:130|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:26|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:99|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; |mips_mono|alu_32bit:ULA|alu_1bit:98|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                  ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:23|18                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:20|mux_2x1_1bit:23|5~0                                    ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:125|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:27|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:27|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:140|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:20|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:134|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:28|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:139|mux_4x1_1bit:48|mux_2x1_1bit:21|5~2                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|18                                                                                           ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:21|mux_2x1_1bit:26|18                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                             ; |mips_mono|alu_32bit:ULA|alu_1bit_msb:142|mux_4x1_1bit:48|mux_2x1_1bit:20|5~0                                                                             ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:162|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:162|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:159|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:159|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:156|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:156|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:169|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:169|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:166|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:166|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:163|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:163|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:176|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:176|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:173|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:173|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:174|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:174|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:177|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:177|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:175|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:175|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:164|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:164|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:178|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:178|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:167|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:167|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:165|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:165|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:170|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:170|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:168|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:168|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:157|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:157|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:155|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:155|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:160|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:160|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:158|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:158|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:153|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:153|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:161|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:161|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:154|40                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:154|40                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:148|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:148|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:154|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:154|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:153|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:153|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:162|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:162|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:161|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:161|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:160|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:160|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:159|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:159|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:158|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:158|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:157|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:157|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:156|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:156|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:155|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:155|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:170|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:170|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:169|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:169|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:168|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:168|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:167|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:167|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:166|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:166|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:165|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:165|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:164|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:164|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:163|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:163|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:178|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:178|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:177|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:177|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:176|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:176|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:175|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:175|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:174|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:174|38~0                                                                                                             ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:173|38~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:173|38~0                                                                                                             ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|134                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|134                                                                                                                      ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:26|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:172|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:172|31                                                                                                               ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|135                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|135                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|136                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|136                                                                                                                      ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:174|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:174|31                                                                                                               ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|137                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|137                                                                                                                      ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:176|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:176|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:176|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:176|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:177|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:177|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~0                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:163|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:163|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:26|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:164|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:164|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:164|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:164|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:166|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:166|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:166|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:166|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:167|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:167|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:25|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:169|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:169|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:23|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:170|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:170|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:156|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:156|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:157|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:157|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:28|5~2                                                                                           ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:159|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:159|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:25|5~1                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:160|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:160|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:160|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:160|31                                                                                                               ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~3                                                                                           ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:162|31                                                                                                               ; |mips_mono|adder_32bit:27|full_adder:162|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:162|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:162|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:18|full_adder:153|31                                                                                                               ; |mips_mono|adder_32bit:18|full_adder:153|31                                                                                                               ; combout          ;
; |mips_mono|adder_32bit:27|full_adder:148|31~0                                                                                                             ; |mips_mono|adder_32bit:27|full_adder:148|31~0                                                                                                             ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|131~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|131~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|134~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|134~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|135~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|135~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|146~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|146~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|144~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|144~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|152~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|152~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~1                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|138~1                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|145~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|145~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|149~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|149~0                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|142~0                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|142~0                                                                                                     ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:132|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:20|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; |mips_mono|alu_32bit:ULA|alu_1bit:126|mux_4x1_1bit:48|mux_2x1_1bit:21|5~1                                                                                 ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:18|mux_2x1_1bit:20|5~3                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~0                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:38|mux_2x1_8bit:21|mux_2x1_1bit:26|5~1                                                                                           ; combout          ;
; |mips_mono|alu_operation:135|75                                                                                                                           ; |mips_mono|alu_operation:135|75                                                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:29|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:18|mux_2x1_1bit:27|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:18|mux_2x1_1bit:24|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:27|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:27|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:24|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:20|mux_2x1_1bit:29|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:19|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|6                                                                                            ; |mips_mono|mux_2x1_32bit:177|mux_2x1_8bit:19|mux_2x1_1bit:20|6                                                                                            ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                    ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|mux_32x1_32bit:78|mux_2x1_32bit:20|mux_2x1_8bit:21|mux_2x1_1bit:20|5~2                                    ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:28|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:26|5~4                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:23|5~4                                                                                           ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|126~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|126~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|132~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|132~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|133~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|133~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|143~3                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|148~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|148~2                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~3                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|140~3                                                                                                     ; combout          ;
; |mips_mono|bank_reg_32x32bit:BancoRegistradores|150~2                                                                                                     ; |mips_mono|bank_reg_32x32bit:BancoRegistradores|150~2                                                                                                     ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:19|mux_2x1_1bit:29|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:20|mux_2x1_1bit:24|5~1                                                                                           ; combout          ;
; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                                                                           ; |mips_mono|mux_2x1_32bit:39|mux_2x1_8bit:21|mux_2x1_1bit:20|5~1                                                                                           ; combout          ;
; |mips_mono|signal_ext_32bit:23|135                                                                                                                        ; |mips_mono|signal_ext_32bit:23|135                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|136                                                                                                                        ; |mips_mono|signal_ext_32bit:23|136                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|137                                                                                                                        ; |mips_mono|signal_ext_32bit:23|137                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|141                                                                                                                        ; |mips_mono|signal_ext_32bit:23|141                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|140                                                                                                                        ; |mips_mono|signal_ext_32bit:23|140                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|139                                                                                                                        ; |mips_mono|signal_ext_32bit:23|139                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|138                                                                                                                        ; |mips_mono|signal_ext_32bit:23|138                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|144                                                                                                                        ; |mips_mono|signal_ext_32bit:23|144                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|145                                                                                                                        ; |mips_mono|signal_ext_32bit:23|145                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|142                                                                                                                        ; |mips_mono|signal_ext_32bit:23|142                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|143                                                                                                                        ; |mips_mono|signal_ext_32bit:23|143                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|149                                                                                                                        ; |mips_mono|signal_ext_32bit:23|149                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|148                                                                                                                        ; |mips_mono|signal_ext_32bit:23|148                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|147                                                                                                                        ; |mips_mono|signal_ext_32bit:23|147                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|146                                                                                                                        ; |mips_mono|signal_ext_32bit:23|146                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|164                                                                                                                        ; |mips_mono|signal_ext_32bit:23|164                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|167                                                                                                                        ; |mips_mono|signal_ext_32bit:23|167                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|157                                                                                                                        ; |mips_mono|signal_ext_32bit:23|157                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|159                                                                                                                        ; |mips_mono|signal_ext_32bit:23|159                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|160                                                                                                                        ; |mips_mono|signal_ext_32bit:23|160                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|161                                                                                                                        ; |mips_mono|signal_ext_32bit:23|161                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|162                                                                                                                        ; |mips_mono|signal_ext_32bit:23|162                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|155                                                                                                                        ; |mips_mono|signal_ext_32bit:23|155                                                                                                                        ; combout          ;
; |mips_mono|signal_ext_32bit:23|134                                                                                                                        ; |mips_mono|signal_ext_32bit:23|134                                                                                                                        ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|134                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|134                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|135                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|135                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|136                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|136                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|137                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|137                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|141                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|141                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|140                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|140                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|139                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|139                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|138                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|138                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|144                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|144                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|145                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|145                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|142                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|142                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|143                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|143                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|149                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|149                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|148                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|148                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|147                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|147                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|164                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|164                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|166                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|166                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|158                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|158                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|157                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|157                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|159                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|159                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|160                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|160                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|162                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|162                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|150                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|150                                                                                                                 ; combout          ;
; |mips_mono|2bit_left_shifter_32bit:26|151                                                                                                                 ; |mips_mono|2bit_left_shifter_32bit:26|151                                                                                                                 ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|147                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|147                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|164                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|164                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|166                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|166                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|158                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|158                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|157                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|157                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|159                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|159                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|160                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|160                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|162                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|162                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|151                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|151                                                                                                                      ; combout          ;
; |mips_mono|ConcatenadorPro:inst5|150                                                                                                                      ; |mips_mono|ConcatenadorPro:inst5|150                                                                                                                      ; combout          ;
; |mips_mono|Branch                                                                                                                                         ; |mips_mono|Branch                                                                                                                                         ; padio            ;
; |mips_mono|Instruction[31]                                                                                                                                ; |mips_mono|Instruction[31]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[30]                                                                                                                                ; |mips_mono|Instruction[30]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[28]                                                                                                                                ; |mips_mono|Instruction[28]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[15]                                                                                                                                ; |mips_mono|Instruction[15]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[13]                                                                                                                                ; |mips_mono|Instruction[13]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[10]                                                                                                                                ; |mips_mono|Instruction[10]                                                                                                                                ; padio            ;
; |mips_mono|Instruction[9]                                                                                                                                 ; |mips_mono|Instruction[9]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[8]                                                                                                                                 ; |mips_mono|Instruction[8]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[7]                                                                                                                                 ; |mips_mono|Instruction[7]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[6]                                                                                                                                 ; |mips_mono|Instruction[6]                                                                                                                                 ; padio            ;
; |mips_mono|Instruction[4]                                                                                                                                 ; |mips_mono|Instruction[4]                                                                                                                                 ; padio            ;
; |mips_mono|PC[31]                                                                                                                                         ; |mips_mono|PC[31]                                                                                                                                         ; padio            ;
; |mips_mono|PC[30]                                                                                                                                         ; |mips_mono|PC[30]                                                                                                                                         ; padio            ;
; |mips_mono|PC[29]                                                                                                                                         ; |mips_mono|PC[29]                                                                                                                                         ; padio            ;
; |mips_mono|PC[28]                                                                                                                                         ; |mips_mono|PC[28]                                                                                                                                         ; padio            ;
; |mips_mono|PC[27]                                                                                                                                         ; |mips_mono|PC[27]                                                                                                                                         ; padio            ;
; |mips_mono|PC[26]                                                                                                                                         ; |mips_mono|PC[26]                                                                                                                                         ; padio            ;
; |mips_mono|PC[25]                                                                                                                                         ; |mips_mono|PC[25]                                                                                                                                         ; padio            ;
; |mips_mono|PC[24]                                                                                                                                         ; |mips_mono|PC[24]                                                                                                                                         ; padio            ;
; |mips_mono|PC[23]                                                                                                                                         ; |mips_mono|PC[23]                                                                                                                                         ; padio            ;
; |mips_mono|PC[22]                                                                                                                                         ; |mips_mono|PC[22]                                                                                                                                         ; padio            ;
; |mips_mono|PC[21]                                                                                                                                         ; |mips_mono|PC[21]                                                                                                                                         ; padio            ;
; |mips_mono|PC[20]                                                                                                                                         ; |mips_mono|PC[20]                                                                                                                                         ; padio            ;
; |mips_mono|PC[19]                                                                                                                                         ; |mips_mono|PC[19]                                                                                                                                         ; padio            ;
; |mips_mono|PC[18]                                                                                                                                         ; |mips_mono|PC[18]                                                                                                                                         ; padio            ;
; |mips_mono|PC[17]                                                                                                                                         ; |mips_mono|PC[17]                                                                                                                                         ; padio            ;
; |mips_mono|PC[16]                                                                                                                                         ; |mips_mono|PC[16]                                                                                                                                         ; padio            ;
; |mips_mono|PC[15]                                                                                                                                         ; |mips_mono|PC[15]                                                                                                                                         ; padio            ;
; |mips_mono|PC[14]                                                                                                                                         ; |mips_mono|PC[14]                                                                                                                                         ; padio            ;
; |mips_mono|PC[13]                                                                                                                                         ; |mips_mono|PC[13]                                                                                                                                         ; padio            ;
; |mips_mono|PC[12]                                                                                                                                         ; |mips_mono|PC[12]                                                                                                                                         ; padio            ;
; |mips_mono|PC[11]                                                                                                                                         ; |mips_mono|PC[11]                                                                                                                                         ; padio            ;
; |mips_mono|PC[10]                                                                                                                                         ; |mips_mono|PC[10]                                                                                                                                         ; padio            ;
; |mips_mono|PC[9]                                                                                                                                          ; |mips_mono|PC[9]                                                                                                                                          ; padio            ;
; |mips_mono|PC[8]                                                                                                                                          ; |mips_mono|PC[8]                                                                                                                                          ; padio            ;
; |mips_mono|PC[7]                                                                                                                                          ; |mips_mono|PC[7]                                                                                                                                          ; padio            ;
; |mips_mono|PC[6]                                                                                                                                          ; |mips_mono|PC[6]                                                                                                                                          ; padio            ;
; |mips_mono|PC[1]                                                                                                                                          ; |mips_mono|PC[1]                                                                                                                                          ; padio            ;
; |mips_mono|PC[0]                                                                                                                                          ; |mips_mono|PC[0]                                                                                                                                          ; padio            ;
; |mips_mono|Operation[1]                                                                                                                                   ; |mips_mono|Operation[1]                                                                                                                                   ; padio            ;
; |mips_mono|ALUOp[0]                                                                                                                                       ; |mips_mono|ALUOp[0]                                                                                                                                       ; padio            ;
; |mips_mono|MemToReg                                                                                                                                       ; |mips_mono|MemToReg                                                                                                                                       ; padio            ;
; |mips_mono|MemWrite                                                                                                                                       ; |mips_mono|MemWrite                                                                                                                                       ; padio            ;
; |mips_mono|function[4]                                                                                                                                    ; |mips_mono|function[4]                                                                                                                                    ; padio            ;
; |mips_mono|imed16[15]                                                                                                                                     ; |mips_mono|imed16[15]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[13]                                                                                                                                     ; |mips_mono|imed16[13]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[10]                                                                                                                                     ; |mips_mono|imed16[10]                                                                                                                                     ; padio            ;
; |mips_mono|imed16[9]                                                                                                                                      ; |mips_mono|imed16[9]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[8]                                                                                                                                      ; |mips_mono|imed16[8]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[7]                                                                                                                                      ; |mips_mono|imed16[7]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[6]                                                                                                                                      ; |mips_mono|imed16[6]                                                                                                                                      ; padio            ;
; |mips_mono|imed16[4]                                                                                                                                      ; |mips_mono|imed16[4]                                                                                                                                      ; padio            ;
; |mips_mono|nextPC[31]                                                                                                                                     ; |mips_mono|nextPC[31]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[29]                                                                                                                                     ; |mips_mono|nextPC[29]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[24]                                                                                                                                     ; |mips_mono|nextPC[24]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[23]                                                                                                                                     ; |mips_mono|nextPC[23]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[21]                                                                                                                                     ; |mips_mono|nextPC[21]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[19]                                                                                                                                     ; |mips_mono|nextPC[19]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[17]                                                                                                                                     ; |mips_mono|nextPC[17]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[15]                                                                                                                                     ; |mips_mono|nextPC[15]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[13]                                                                                                                                     ; |mips_mono|nextPC[13]                                                                                                                                     ; padio            ;
; |mips_mono|nextPC[9]                                                                                                                                      ; |mips_mono|nextPC[9]                                                                                                                                      ; padio            ;
; |mips_mono|op[31]                                                                                                                                         ; |mips_mono|op[31]                                                                                                                                         ; padio            ;
; |mips_mono|op[30]                                                                                                                                         ; |mips_mono|op[30]                                                                                                                                         ; padio            ;
; |mips_mono|op[28]                                                                                                                                         ; |mips_mono|op[28]                                                                                                                                         ; padio            ;
; |mips_mono|rd[15]                                                                                                                                         ; |mips_mono|rd[15]                                                                                                                                         ; padio            ;
; |mips_mono|rd[13]                                                                                                                                         ; |mips_mono|rd[13]                                                                                                                                         ; padio            ;
; |mips_mono|shamt[10]                                                                                                                                      ; |mips_mono|shamt[10]                                                                                                                                      ; padio            ;
; |mips_mono|shamt[9]                                                                                                                                       ; |mips_mono|shamt[9]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[8]                                                                                                                                       ; |mips_mono|shamt[8]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[7]                                                                                                                                       ; |mips_mono|shamt[7]                                                                                                                                       ; padio            ;
; |mips_mono|shamt[6]                                                                                                                                       ; |mips_mono|shamt[6]                                                                                                                                       ; padio            ;
; |mips_mono|reset                                                                                                                                          ; |mips_mono|reset~corein                                                                                                                                   ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jul 02 18:59:07 2017
Info: Command: quartus_sim --simulation_results_format=VWF MIPS -c MIPS
Info (324025): Using vector source file "C:/Users/gusta/Desktop/Trabalho M3_Gustavo Copini Decol_ João Paulo Roslindo/MIPS_Gustavo Copini Decol_ João Paulo Roslindo/Simulacao.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |mips_mono|program_counter:ProgramCounter|lpm_dff:133|dffs[22]
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      53.67 %
Info (328052): Number of transitions in simulation is 10498
Info (324045): Vector file MIPS.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 402 megabytes
    Info: Processing ended: Sun Jul 02 18:59:09 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


