{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648675780130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648675780130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 30 18:29:40 2022 " "Processing started: Wed Mar 30 18:29:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648675780130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675780130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio1 -c exercicio1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio1 -c exercicio1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675780130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648675780548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648675780548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "../../modelosVHDL/combinacionais/edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "../../modelosVHDL/combinacionais/edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789389 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "../../modelosVHDL/combinacionais/edgeDetector.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675789389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../../modelosVHDL/combinacionais/registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789391 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../../modelosVHDL/combinacionais/registradorGenerico.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675789391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/combinacionais/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "../../modelosVHDL/combinacionais/muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789393 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "../../modelosVHDL/combinacionais/muxGenerico2x1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/combinacionais/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675789393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bea/descomp/meu_careca_preferido/modelosvhdl/circuitos_sequenciais/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/bea/descomp/meu_careca_preferido/modelosvhdl/circuitos_sequenciais/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "../../modelosVHDL/circuitos_sequenciais/ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/circuitos_sequenciais/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "../../modelosVHDL/circuitos_sequenciais/ULASomaSub.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/modelosVHDL/circuitos_sequenciais/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675789395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio1-arquitetura " "Found design unit 1: exercicio1-arquitetura" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789396 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio1 " "Found entity 1: exercicio1" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648675789396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675789396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio1 " "Elaborating entity \"exercicio1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648675789426 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CLK exercicio1.vhd(27) " "VHDL Signal Declaration warning at exercicio1.vhd(27): used implicit default value for signal \"CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648675789428 "|exercicio1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX\"" {  } { { "exercicio1.vhd" "MUX" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648675789439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG1\"" {  } { { "exercicio1.vhd" "REG1" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648675789443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA\"" {  } { { "exercicio1.vhd" "ULA" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648675789446 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648675789880 "|exercicio1|saida[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648675789880 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648675789886 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648675790013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648675790013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "36 " "Design contains 36 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontosControle\[2\] " "No output dependent on input pin \"pontosControle\[2\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|pontosControle[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontosControle\[1\] " "No output dependent on input pin \"pontosControle\[1\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|pontosControle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontosControle\[0\] " "No output dependent on input pin \"pontosControle\[0\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|pontosControle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[0\] " "No output dependent on input pin \"entrada\[0\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pontosControle\[3\] " "No output dependent on input pin \"pontosControle\[3\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|pontosControle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[1\] " "No output dependent on input pin \"entrada\[1\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[2\] " "No output dependent on input pin \"entrada\[2\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[3\] " "No output dependent on input pin \"entrada\[3\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[4\] " "No output dependent on input pin \"entrada\[4\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[5\] " "No output dependent on input pin \"entrada\[5\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[6\] " "No output dependent on input pin \"entrada\[6\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[7\] " "No output dependent on input pin \"entrada\[7\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[8\] " "No output dependent on input pin \"entrada\[8\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[9\] " "No output dependent on input pin \"entrada\[9\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[10\] " "No output dependent on input pin \"entrada\[10\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[11\] " "No output dependent on input pin \"entrada\[11\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[12\] " "No output dependent on input pin \"entrada\[12\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[13\] " "No output dependent on input pin \"entrada\[13\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[14\] " "No output dependent on input pin \"entrada\[14\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[15\] " "No output dependent on input pin \"entrada\[15\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[16\] " "No output dependent on input pin \"entrada\[16\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[17\] " "No output dependent on input pin \"entrada\[17\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[18\] " "No output dependent on input pin \"entrada\[18\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[19\] " "No output dependent on input pin \"entrada\[19\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[20\] " "No output dependent on input pin \"entrada\[20\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[21\] " "No output dependent on input pin \"entrada\[21\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[22\] " "No output dependent on input pin \"entrada\[22\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[23\] " "No output dependent on input pin \"entrada\[23\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[24\] " "No output dependent on input pin \"entrada\[24\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[25\] " "No output dependent on input pin \"entrada\[25\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[26\] " "No output dependent on input pin \"entrada\[26\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[27\] " "No output dependent on input pin \"entrada\[27\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[28\] " "No output dependent on input pin \"entrada\[28\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[29\] " "No output dependent on input pin \"entrada\[29\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[30\] " "No output dependent on input pin \"entrada\[30\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[31\] " "No output dependent on input pin \"entrada\[31\]\"" {  } { { "exercicio1.vhd" "" { Text "C:/Users/Bea/descomp/meu_careca_preferido/exerciciosVHDL/exercicio1/exercicio1.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648675790052 "|exercicio1|entrada[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648675790052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648675790056 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648675790056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648675790056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648675790078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 30 18:29:50 2022 " "Processing ended: Wed Mar 30 18:29:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648675790078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648675790078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648675790078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648675790078 ""}
