# Projects
This folder showcases projects I have completed.
## Contents
* [TL-Verilog](project_1)

