$date
	Tue Jan 09 15:51:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 2 ! out [1:0] $end
$var reg 1 " in $end
$var reg 1 # sel $end
$scope module dut $end
$var wire 1 $ in $end
$var wire 2 % out [1:0] $end
$var wire 1 & sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
bx %
x$
x#
x"
bx !
$end
#5
b0 !
b0 %
0#
0&
0"
0$
#15
1#
1&
#25
b1 !
b1 %
0#
0&
1"
1$
#35
b10 !
b10 %
1#
1&
#135
