// Seed: 2853000196
module module_0 ();
  wire id_1;
  assign module_2.id_6 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  logic id_7;
  ;
endmodule
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    output logic id_5,
    output wand id_6,
    output tri module_2,
    input uwire id_8,
    output uwire id_9
);
  wire id_11;
  ;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_5 = 1;
  end
endmodule
