Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb  6 12:38:26 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 2           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      820         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.085    -8346.623                   1105                33215        0.045        0.000                      0                33091        0.661        0.000                       0                 14658  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                    0.227        0.000                      0                  473        0.060        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.171        0.000                      0                 3683        0.059        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.984        0.000                      0                 1331        0.107        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.235        0.000                      0                 1487        0.101        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.093        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.031        0.000                      0                 1487        0.084        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.085    -7285.451                    910                23117        0.045        0.000                      0                23056        2.526        0.000                       0                  9915  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -8.555     -710.039                    112                  112        1.422        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.387        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.811        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.562        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.562        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.422        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.542        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.416        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -4.683     -351.133                     83                   83        1.390        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.291        0.000                      0                    1        0.318        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         4.092        0.000                      0                    1        1.114        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 0.452ns (5.925%)  route 7.177ns (94.075%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.333     9.702    blink_cnt[23]_i_3_n_0
    SLICE_X186Y478       LUT2 (Prop_lut2_I1_O)        0.051     9.753 r  blink_cnt[20]_i_1/O
                         net (fo=1, routed)           3.148    12.901    p_0_in__0[20]
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070    12.740    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
                         clock pessimism              0.532    13.272    
                         clock uncertainty           -0.064    13.208    
    SLICE_X118Y326       FDCE (Setup_fdce_C_D)       -0.080    13.128    blink_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.128    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_5hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 0.444ns (5.843%)  route 7.155ns (94.157%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 r  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 f  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 r  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.190     9.559    blink_cnt[23]_i_3_n_0
    SLICE_X185Y476       LUT2 (Prop_lut2_I0_O)        0.043     9.602 r  blink_5hz_i_1/O
                         net (fo=1, routed)           3.269    12.871    blink_5hz_i_1_n_0
    SLICE_X107Y309       FDCE                                         r  blink_5hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X107Y309       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.491    13.234    
                         clock uncertainty           -0.064    13.170    
    SLICE_X107Y309       FDCE (Setup_fdce_C_D)       -0.019    13.151    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         13.151    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.769ns (11.028%)  route 6.204ns (88.972%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 r  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.466     8.970    blink_cnt[20]
    SLICE_X187Y478       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.313     9.283 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.283    blink_cnt_reg[20]_i_2_n_0
    SLICE_X187Y479       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.387 r  blink_cnt_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.431     9.818    blink_cnt0[21]
    SLICE_X186Y478       LUT2 (Prop_lut2_I0_O)        0.120     9.938 r  blink_cnt[21]_i_1/O
                         net (fo=1, routed)           2.308    12.246    p_0_in__0[21]
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.296    12.966    clk_125mhz_int
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[21]/C
                         clock pessimism              0.426    13.392    
                         clock uncertainty           -0.064    13.328    
    SLICE_X130Y412       FDCE (Setup_fdce_C_D)       -0.085    13.243    blink_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 0.448ns (6.505%)  route 6.439ns (93.495%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.235     9.604    blink_cnt[23]_i_3_n_0
    SLICE_X186Y477       LUT2 (Prop_lut2_I1_O)        0.047     9.651 r  blink_cnt[17]_i_1/O
                         net (fo=1, routed)           2.508    12.159    p_0_in__0[17]
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.296    12.966    clk_125mhz_int
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.426    13.392    
                         clock uncertainty           -0.064    13.328    
    SLICE_X130Y412       FDCE (Setup_fdce_C_D)       -0.093    13.235    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                         -12.159    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 0.452ns (6.704%)  route 6.290ns (93.296%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.236     9.605    blink_cnt[23]_i_3_n_0
    SLICE_X186Y477       LUT2 (Prop_lut2_I1_O)        0.051     9.656 r  blink_cnt[16]_i_1/O
                         net (fo=1, routed)           2.358    12.014    p_0_in__0[16]
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.296    12.966    clk_125mhz_int
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.426    13.392    
                         clock uncertainty           -0.064    13.328    
    SLICE_X130Y412       FDCE (Setup_fdce_C_D)       -0.088    13.240    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 0.448ns (6.680%)  route 6.259ns (93.320%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.409     9.779    blink_cnt[23]_i_3_n_0
    SLICE_X186Y475       LUT2 (Prop_lut2_I1_O)        0.047     9.826 r  blink_cnt[7]_i_1/O
                         net (fo=1, routed)           2.153    11.979    p_0_in__0[7]
    SLICE_X144Y422       FDCE                                         r  blink_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.298    12.968    clk_125mhz_int
    SLICE_X144Y422       FDCE                                         r  blink_cnt_reg[7]/C
                         clock pessimism              0.426    13.394    
                         clock uncertainty           -0.064    13.330    
    SLICE_X144Y422       FDCE (Setup_fdce_C_D)       -0.083    13.247    blink_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.704ns  (logic 0.448ns (6.682%)  route 6.256ns (93.318%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.973 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.332     9.701    blink_cnt[23]_i_3_n_0
    SLICE_X186Y476       LUT2 (Prop_lut2_I1_O)        0.047     9.748 r  blink_cnt[13]_i_1/O
                         net (fo=1, routed)           2.228    11.977    p_0_in__0[13]
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.303    12.973    clk_125mhz_int
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.426    13.399    
                         clock uncertainty           -0.064    13.335    
    SLICE_X140Y412       FDCE (Setup_fdce_C_D)       -0.085    13.250    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.250    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 0.444ns (6.553%)  route 6.332ns (93.447%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 12.966 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.332     9.701    blink_cnt[23]_i_3_n_0
    SLICE_X186Y478       LUT2 (Prop_lut2_I1_O)        0.043     9.744 r  blink_cnt[18]_i_1/O
                         net (fo=1, routed)           2.304    12.048    p_0_in__0[18]
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.296    12.966    clk_125mhz_int
    SLICE_X130Y412       FDCE                                         r  blink_cnt_reg[18]/C
                         clock pessimism              0.426    13.392    
                         clock uncertainty           -0.064    13.328    
    SLICE_X130Y412       FDCE (Setup_fdce_C_D)        0.001    13.329    blink_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 0.452ns (6.770%)  route 6.225ns (93.230%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 12.968 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.410     9.780    blink_cnt[23]_i_3_n_0
    SLICE_X186Y475       LUT2 (Prop_lut2_I1_O)        0.051     9.831 r  blink_cnt[9]_i_1/O
                         net (fo=1, routed)           2.118    11.949    p_0_in__0[9]
    SLICE_X140Y418       FDCE                                         r  blink_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.298    12.968    clk_125mhz_int
    SLICE_X140Y418       FDCE                                         r  blink_cnt_reg[9]/C
                         clock pessimism              0.426    13.394    
                         clock uncertainty           -0.064    13.330    
    SLICE_X140Y418       FDCE (Setup_fdce_C_D)       -0.088    13.242    blink_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -11.949    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 0.452ns (6.797%)  route 6.198ns (93.203%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 12.973 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y326       FDCE (Prop_fdce_C_Q)         0.232     5.504 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.470     8.974    blink_cnt[20]
    SLICE_X186Y478       LUT5 (Prop_lut5_I1_O)        0.126     9.100 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.226     9.326    blink_cnt[23]_i_4_n_0
    SLICE_X186Y477       LUT6 (Prop_lut6_I2_O)        0.043     9.369 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          0.333     9.702    blink_cnt[23]_i_3_n_0
    SLICE_X186Y476       LUT2 (Prop_lut2_I1_O)        0.051     9.753 r  blink_cnt[12]_i_1/O
                         net (fo=1, routed)           2.169    11.922    p_0_in__0[12]
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.303    12.973    clk_125mhz_int
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.426    13.399    
                         clock uncertainty           -0.064    13.335    
    SLICE_X140Y412       FDCE (Setup_fdce_C_D)       -0.088    13.247    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  1.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.173ns (65.984%)  route 0.089ns (34.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.888ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.768     2.888    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X54Y99         FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.107     2.995 r  si5324_i2c_init_inst/cur_address_reg_reg[6]/Q
                         net (fo=1, routed)           0.089     3.084    si5324_i2c_init_inst/cur_address_reg[6]
    SLICE_X53Y100        LUT5 (Prop_lut5_I4_O)        0.066     3.150 r  si5324_i2c_init_inst/cmd_address_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     3.150    si5324_i2c_init_inst/cmd_address_reg[6]_i_2_n_0
    SLICE_X53Y100        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.958     3.290    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X53Y100        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[6]/C
                         clock pessimism             -0.260     3.030    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.060     3.090    si5324_i2c_init_inst/cmd_address_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/init_data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.156ns (35.923%)  route 0.278ns (64.077%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y100        FDRE                                         r  si5324_i2c_init_inst/init_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.100     2.933 f  si5324_i2c_init_inst/init_data_reg_reg[2]/Q
                         net (fo=8, routed)           0.113     3.046    si5324_i2c_init_inst/init_data_reg_reg_n_0_[2]
    SLICE_X56Y99         LUT5 (Prop_lut5_I2_O)        0.028     3.074 r  si5324_i2c_init_inst/cmd_address_reg[6]_i_3/O
                         net (fo=2, routed)           0.165     3.239    si5324_i2c_init_inst/cmd_address_reg[6]_i_3_n_0
    SLICE_X55Y98         LUT6 (Prop_lut6_I0_O)        0.028     3.267 r  si5324_i2c_init_inst/cmd_start_reg_i_1/O
                         net (fo=1, routed)           0.000     3.267    si5324_i2c_init_inst/cmd_start_reg_i_1_n_0
    SLICE_X55Y98         FDRE                                         r  si5324_i2c_init_inst/cmd_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y98         FDRE                                         r  si5324_i2c_init_inst/cmd_start_reg_reg/C
                         clock pessimism             -0.260     3.102    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.060     3.162    si5324_i2c_init_inst/cmd_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.879    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.812     3.144    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.420     2.724    
    SLICE_X51Y259        FDPE (Hold_fdpe_C_D)         0.047     2.771    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bit_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.146ns (41.795%)  route 0.203ns (58.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.303ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.781     2.901    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X50Y98         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.118     3.019 r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[9]/Q
                         net (fo=14, routed)          0.203     3.222    si5324_i2c_master_inst/FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X50Y100        LUT3 (Prop_lut3_I0_O)        0.028     3.250 r  si5324_i2c_master_inst/bit_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.250    si5324_i2c_master_inst/bit_count_next[0]
    SLICE_X50Y100        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.971     3.303    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X50Y100        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[0]/C
                         clock pessimism             -0.260     3.043    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.087     3.130    si5324_i2c_master_inst/bit_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/bus_active_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.950%)  route 0.347ns (73.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.729     2.849    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y102        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.100     2.949 r  si5324_i2c_master_inst/bus_active_reg_reg/Q
                         net (fo=13, routed)          0.347     3.296    si5324_i2c_master_inst/bus_active_reg_reg_n_0
    SLICE_X50Y98         LUT6 (Prop_lut6_I4_O)        0.028     3.324 r  si5324_i2c_master_inst/FSM_onehot_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.324    si5324_i2c_master_inst/FSM_onehot_state_reg[1]_i_1__0_n_0
    SLICE_X50Y98         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.043     3.375    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X50Y98         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.260     3.115    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.087     3.202    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/bit_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.171ns (38.123%)  route 0.278ns (61.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.729     2.849    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X50Y100        FDRE                                         r  si5324_i2c_master_inst/bit_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.107     2.956 f  si5324_i2c_master_inst/bit_count_reg_reg[2]/Q
                         net (fo=15, routed)          0.278     3.234    si5324_i2c_master_inst/bit_count_reg[2]
    SLICE_X49Y98         LUT5 (Prop_lut5_I1_O)        0.064     3.298 r  si5324_i2c_master_inst/FSM_onehot_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.298    si5324_i2c_master_inst/FSM_onehot_state_reg[10]_i_1_n_0
    SLICE_X49Y98         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.043     3.375    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y98         FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]/C
                         clock pessimism             -0.260     3.115    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.060     3.175    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rx_timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_blink_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.158%)  route 0.100ns (43.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    3.081ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.961     3.081    clk_125mhz_int
    SLICE_X183Y477       FDCE                                         r  rx_timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y477       FDCE (Prop_fdce_C_Q)         0.100     3.181 f  rx_timer_reg[23]/Q
                         net (fo=5, routed)           0.100     3.281    rx_timer_reg[23]
    SLICE_X184Y477       LUT6 (Prop_lut6_I0_O)        0.028     3.309 r  rx_blink_enable_i_1/O
                         net (fo=1, routed)           0.000     3.309    rx_blink_enable_i_1_n_0
    SLICE_X184Y477       FDCE                                         r  rx_blink_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X184Y477       FDCE                                         r  rx_blink_enable_reg/C
                         clock pessimism             -0.487     3.093    
    SLICE_X184Y477       FDCE (Hold_fdce_C_D)         0.087     3.180    rx_blink_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.710%)  route 0.303ns (70.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.757     2.877    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X47Y100        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.100     2.977 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.303     3.280    si5324_i2c_master_inst/phy_state_reg[0]
    SLICE_X49Y99         LUT6 (Prop_lut6_I4_O)        0.028     3.308 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     3.308    si5324_i2c_master_inst/FSM_sequential_phy_state_reg[3]_i_2_n_0
    SLICE_X49Y99         FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.043     3.375    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y99         FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]/C
                         clock pessimism             -0.260     3.115    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.061     3.176    si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           3.308    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.529%)  route 0.107ns (45.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.290ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.716     2.836    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y101        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDRE (Prop_fdre_C_Q)         0.100     2.936 f  si5324_i2c_init_inst/state_reg_reg[2]/Q
                         net (fo=22, routed)          0.107     3.043    si5324_i2c_init_inst/state_reg[2]
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.028     3.071 r  si5324_i2c_init_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.071    si5324_i2c_init_inst/state_reg[0]_i_1_n_0
    SLICE_X54Y101        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.958     3.290    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X54Y101        FDRE                                         r  si5324_i2c_init_inst/state_reg_reg[0]/C
                         clock pessimism             -0.443     2.847    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.087     2.934    si5324_i2c_init_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/init_data_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.386%)  route 0.376ns (74.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.713     2.833    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y100        FDRE                                         r  si5324_i2c_init_inst/init_data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.100     2.933 r  si5324_i2c_init_inst/init_data_reg_reg[8]/Q
                         net (fo=24, routed)          0.376     3.309    si5324_i2c_init_inst/p_0_in_0
    SLICE_X52Y99         LUT5 (Prop_lut5_I3_O)        0.028     3.337 r  si5324_i2c_init_inst/cmd_address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.337    si5324_i2c_init_inst/cmd_address_reg[1]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.030     3.362    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X52Y99         FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[1]/C
                         clock pessimism             -0.260     3.102    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.087     3.189    si5324_i2c_init_inst/cmd_address_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X186Y474       blink_cnt_reg[1]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X118Y326       blink_cnt_reg[20]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X186Y479       blink_cnt_reg[23]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X186Y474       blink_cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X118Y326       blink_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X118Y326       blink_cnt_reg[20]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y479       blink_cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y479       blink_cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X186Y474       blink_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y309       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y309       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y474       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y474       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y476       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y476       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y476       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X186Y476       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X140Y412       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X140Y412       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.783ns (26.941%)  route 2.123ns (73.059%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_fdre_C_Q)         0.254     2.349 f  <hidden>
                         net (fo=9, routed)           0.688     3.037    <hidden>
    SLICE_X182Y492       LUT5 (Prop_lut5_I4_O)        0.051     3.088 r  <hidden>
                         net (fo=4, routed)           0.228     3.316    <hidden>
    SLICE_X182Y492       LUT6 (Prop_lut6_I1_O)        0.129     3.445 f  <hidden>
                         net (fo=5, routed)           0.324     3.769    <hidden>
    SLICE_X183Y492       LUT4 (Prop_lut4_I3_O)        0.049     3.818 r  <hidden>
                         net (fo=3, routed)           0.307     4.126    <hidden>
    SLICE_X185Y493       LUT4 (Prop_lut4_I3_O)        0.129     4.255 f  <hidden>
                         net (fo=2, routed)           0.405     4.659    <hidden>
    SLICE_X188Y492       LUT3 (Prop_lut3_I2_O)        0.045     4.704 f  <hidden>
                         net (fo=2, routed)           0.171     4.875    <hidden>
    SLICE_X189Y492       LUT6 (Prop_lut6_I2_O)        0.126     5.001 r  <hidden>
                         net (fo=1, routed)           0.000     5.001    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.176    
                         clock uncertainty           -0.035     5.141    
    SLICE_X189Y492       FDRE (Setup_fdre_C_D)        0.032     5.173    <hidden>
  -------------------------------------------------------------------
                         required time                          5.173    
                         arrival time                          -5.001    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.783ns (27.149%)  route 2.101ns (72.851%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_fdre_C_Q)         0.254     2.349 f  <hidden>
                         net (fo=9, routed)           0.688     3.037    <hidden>
    SLICE_X182Y492       LUT5 (Prop_lut5_I4_O)        0.051     3.088 r  <hidden>
                         net (fo=4, routed)           0.228     3.316    <hidden>
    SLICE_X182Y492       LUT6 (Prop_lut6_I1_O)        0.129     3.445 f  <hidden>
                         net (fo=5, routed)           0.324     3.769    <hidden>
    SLICE_X183Y492       LUT4 (Prop_lut4_I3_O)        0.049     3.818 r  <hidden>
                         net (fo=3, routed)           0.307     4.126    <hidden>
    SLICE_X185Y493       LUT4 (Prop_lut4_I3_O)        0.129     4.255 f  <hidden>
                         net (fo=2, routed)           0.405     4.659    <hidden>
    SLICE_X188Y492       LUT3 (Prop_lut3_I2_O)        0.045     4.704 f  <hidden>
                         net (fo=2, routed)           0.149     4.853    <hidden>
    SLICE_X188Y492       LUT5 (Prop_lut5_I1_O)        0.126     4.979 r  <hidden>
                         net (fo=1, routed)           0.000     4.979    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.176    
                         clock uncertainty           -0.035     5.141    
    SLICE_X188Y492       FDRE (Setup_fdre_C_D)        0.064     5.205    <hidden>
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.698ns (24.887%)  route 2.107ns (75.113%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 4.996 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y490       FDRE (Prop_fdre_C_Q)         0.254     2.349 f  <hidden>
                         net (fo=9, routed)           0.688     3.037    <hidden>
    SLICE_X182Y492       LUT5 (Prop_lut5_I4_O)        0.051     3.088 r  <hidden>
                         net (fo=4, routed)           0.228     3.316    <hidden>
    SLICE_X182Y492       LUT6 (Prop_lut6_I1_O)        0.129     3.445 f  <hidden>
                         net (fo=5, routed)           0.324     3.769    <hidden>
    SLICE_X183Y492       LUT4 (Prop_lut4_I3_O)        0.049     3.818 r  <hidden>
                         net (fo=3, routed)           0.403     4.221    <hidden>
    SLICE_X189Y492       LUT6 (Prop_lut6_I0_O)        0.129     4.350 r  <hidden>
                         net (fo=1, routed)           0.293     4.643    <hidden>
    SLICE_X189Y493       LUT6 (Prop_lut6_I4_O)        0.043     4.686 f  <hidden>
                         net (fo=2, routed)           0.170     4.857    <hidden>
    SLICE_X188Y492       LUT6 (Prop_lut6_I1_O)        0.043     4.900 r  <hidden>
                         net (fo=1, routed)           0.000     4.900    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.694     4.996    <hidden>
    SLICE_X188Y492       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.176    
                         clock uncertainty           -0.035     5.141    
    SLICE_X188Y492       FDRE (Setup_fdre_C_D)        0.065     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.216ns (9.144%)  route 2.146ns (90.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 4.989 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y492       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=50, routed)          2.146     4.458    <hidden>
    SLICE_X189Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.687     4.989    <hidden>
    SLICE_X189Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.169    
                         clock uncertainty           -0.035     5.134    
    SLICE_X189Y482       FDRE (Setup_fdre_C_CE)      -0.194     4.940    <hidden>
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.506ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.216ns (9.144%)  route 2.146ns (90.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 4.989 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y492       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=50, routed)          2.146     4.458    <hidden>
    SLICE_X188Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.687     4.989    <hidden>
    SLICE_X188Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.169    
                         clock uncertainty           -0.035     5.134    
    SLICE_X188Y482       FDRE (Setup_fdre_C_CE)      -0.169     4.965    <hidden>
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.216ns (9.168%)  route 2.140ns (90.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 4.990 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y492       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=50, routed)          2.140     4.452    <hidden>
    SLICE_X190Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.688     4.990    <hidden>
    SLICE_X190Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.170    
                         clock uncertainty           -0.035     5.135    
    SLICE_X190Y483       FDRE (Setup_fdre_C_CE)      -0.169     4.966    <hidden>
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.216ns (9.168%)  route 2.140ns (90.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 4.990 - 3.103 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     2.096    <hidden>
    SLICE_X189Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y492       FDRE (Prop_fdre_C_Q)         0.216     2.312 r  <hidden>
                         net (fo=50, routed)          2.140     4.452    <hidden>
    SLICE_X190Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.688     4.990    <hidden>
    SLICE_X190Y483       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.170    
                         clock uncertainty           -0.035     5.135    
    SLICE_X190Y483       FDRE (Setup_fdre_C_CE)      -0.169     4.966    <hidden>
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.389ns (18.055%)  route 1.765ns (81.945%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=9, routed)           0.630     2.979    <hidden>
    SLICE_X190Y485       LUT5 (Prop_lut5_I0_O)        0.043     3.022 r  <hidden>
                         net (fo=4, routed)           0.264     3.286    <hidden>
    SLICE_X190Y488       LUT6 (Prop_lut6_I5_O)        0.043     3.329 f  <hidden>
                         net (fo=7, routed)           0.412     3.741    <hidden>
    SLICE_X193Y489       LUT2 (Prop_lut2_I1_O)        0.049     3.790 r  <hidden>
                         net (fo=5, routed)           0.459     4.249    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.180     5.171    
                         clock uncertainty           -0.035     5.136    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.357     4.779    <hidden>
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.389ns (18.055%)  route 1.765ns (81.945%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns = ( 4.991 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=9, routed)           0.630     2.979    <hidden>
    SLICE_X190Y485       LUT5 (Prop_lut5_I0_O)        0.043     3.022 r  <hidden>
                         net (fo=4, routed)           0.264     3.286    <hidden>
    SLICE_X190Y488       LUT6 (Prop_lut6_I5_O)        0.043     3.329 f  <hidden>
                         net (fo=7, routed)           0.412     3.741    <hidden>
    SLICE_X193Y489       LUT2 (Prop_lut2_I1_O)        0.049     3.790 r  <hidden>
                         net (fo=5, routed)           0.459     4.249    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.689     4.991    <hidden>
    SLICE_X190Y484       FDSE                                         r  <hidden>
                         clock pessimism              0.180     5.171    
                         clock uncertainty           -0.035     5.136    
    SLICE_X190Y484       FDSE (Setup_fdse_C_S)       -0.357     4.779    <hidden>
  -------------------------------------------------------------------
                         required time                          4.779    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.389ns (18.054%)  route 1.766ns (81.946%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 4.993 - 3.103 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.743     2.095    <hidden>
    SLICE_X190Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y491       FDRE (Prop_fdre_C_Q)         0.254     2.349 r  <hidden>
                         net (fo=9, routed)           0.630     2.979    <hidden>
    SLICE_X190Y485       LUT5 (Prop_lut5_I0_O)        0.043     3.022 r  <hidden>
                         net (fo=4, routed)           0.264     3.286    <hidden>
    SLICE_X190Y488       LUT6 (Prop_lut6_I5_O)        0.043     3.329 f  <hidden>
                         net (fo=7, routed)           0.412     3.741    <hidden>
    SLICE_X193Y489       LUT2 (Prop_lut2_I1_O)        0.049     3.790 r  <hidden>
                         net (fo=5, routed)           0.459     4.250    <hidden>
    SLICE_X190Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.691     4.993    <hidden>
    SLICE_X190Y486       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.173    
                         clock uncertainty           -0.035     5.138    
    SLICE_X190Y486       FDRE (Setup_fdre_C_R)       -0.357     4.781    <hidden>
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  0.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.707%)  route 0.086ns (46.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X181Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y483       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.086     4.236    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.062    
    SLICE_X178Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.177    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.177    
                         arrival time                           4.236    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.207ns  (logic 0.118ns (56.951%)  route 0.089ns (43.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X178Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y482       FDRE (Prop_fdre_C_Q)         0.118     4.167 r  <hidden>
                         net (fo=1, routed)           0.089     4.256    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.062    
    SLICE_X178Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.194    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.244ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X177Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y486       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.090     4.240    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.244     4.061    
    SLICE_X176Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.176    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.842%)  route 0.105ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X179Y482       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y482       FDSE (Prop_fdse_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.105     4.254    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.082    
    SLICE_X176Y482       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.188    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.188    
                         arrival time                           4.254    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.243ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.406     4.047    <hidden>
    SLICE_X181Y480       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y480       FDSE (Prop_fdse_C_Q)         0.100     4.147 r  <hidden>
                         net (fo=1, routed)           0.090     4.237    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
                         clock pessimism             -0.243     4.058    
    SLICE_X180Y480       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.166    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.166    
                         arrival time                           4.237    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X179Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y484       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.090     4.241    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.062    
    SLICE_X178Y483       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.168    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.241    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.157%)  route 0.100ns (45.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X176Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y487       FDRE (Prop_fdre_C_Q)         0.118     4.169 r  <hidden>
                         net (fo=1, routed)           0.100     4.269    <hidden>
    SLICE_X174Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X174Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.084    
    SLICE_X174Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.269    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.652%)  route 0.140ns (58.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X182Y483       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y483       FDSE (Prop_fdse_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.140     4.291    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     4.302    <hidden>
    SLICE_X180Y481       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.082    
    SLICE_X180Y481       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.214    
                         arrival time                           4.291    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.957%)  route 0.144ns (59.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     4.050    <hidden>
    SLICE_X181Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y483       FDRE (Prop_fdre_C_Q)         0.100     4.150 r  <hidden>
                         net (fo=1, routed)           0.144     4.294    <hidden>
    SLICE_X176Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     4.304    <hidden>
    SLICE_X176Y484       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.084    
    SLICE_X176Y484       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.216    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.216    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.459%)  route 0.141ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.220ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     4.049    <hidden>
    SLICE_X182Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y481       FDRE (Prop_fdre_C_Q)         0.100     4.149 r  <hidden>
                         net (fo=1, routed)           0.141     4.290    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     4.301    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
                         clock pessimism             -0.220     4.081    
    SLICE_X180Y480       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     4.212    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.290    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxc_d1_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y494       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[25]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[27]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X207Y491       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[8]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y480       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y480       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.259ns (12.586%)  route 1.799ns (87.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 7.016 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X217Y463       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y463       FDSE (Prop_fdse_C_Q)         0.216     4.768 r  <hidden>
                         net (fo=39, routed)          1.799     6.567    <hidden>
    SLICE_X205Y463       LUT6 (Prop_lut6_I1_O)        0.043     6.610 r  <hidden>
                         net (fo=1, routed)           0.000     6.610    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     7.016    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.597    
                         clock uncertainty           -0.035     7.562    
    SLICE_X205Y463       FDRE (Setup_fdre_C_D)        0.032     7.594    <hidden>
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.259ns (12.592%)  route 1.798ns (87.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 7.016 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X217Y463       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y463       FDSE (Prop_fdse_C_Q)         0.216     4.768 f  <hidden>
                         net (fo=39, routed)          1.798     6.566    <hidden>
    SLICE_X205Y463       LUT6 (Prop_lut6_I0_O)        0.043     6.609 r  <hidden>
                         net (fo=1, routed)           0.000     6.609    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     7.016    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.597    
                         clock uncertainty           -0.035     7.562    
    SLICE_X205Y463       FDRE (Setup_fdre_C_D)        0.031     7.593    <hidden>
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.302ns (16.589%)  route 1.518ns (83.411%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 7.010 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.173     5.979    <hidden>
    SLICE_X200Y483       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.048     6.027 r  <hidden>
                         net (fo=1, routed)           0.346     6.372    <hidden>
    SLICE_X201Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.557     7.010    <hidden>
    SLICE_X201Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X201Y481       FDRE (Setup_fdre_C_D)       -0.113     7.443    <hidden>
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.259ns (13.316%)  route 1.686ns (86.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 7.016 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X217Y463       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y463       FDSE (Prop_fdse_C_Q)         0.216     4.768 f  <hidden>
                         net (fo=39, routed)          1.686     6.454    <hidden>
    SLICE_X205Y463       LUT6 (Prop_lut6_I0_O)        0.043     6.497 r  <hidden>
                         net (fo=1, routed)           0.000     6.497    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.563     7.016    <hidden>
    SLICE_X205Y463       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.597    
                         clock uncertainty           -0.035     7.562    
    SLICE_X205Y463       FDRE (Setup_fdre_C_D)        0.033     7.595    <hidden>
  -------------------------------------------------------------------
                         required time                          7.595    
                         arrival time                          -6.497    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.297ns (16.587%)  route 1.494ns (83.413%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.011 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.161     5.967    <hidden>
    SLICE_X204Y481       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     6.010 r  <hidden>
                         net (fo=1, routed)           0.333     6.343    <hidden>
    SLICE_X205Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.558     7.011    <hidden>
    SLICE_X205Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.592    
                         clock uncertainty           -0.035     7.557    
    SLICE_X205Y481       FDRE (Setup_fdre_C_D)       -0.095     7.462    <hidden>
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.297ns (16.724%)  route 1.479ns (83.276%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.011 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.076     5.882    <hidden>
    SLICE_X204Y483       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     5.925 r  <hidden>
                         net (fo=1, routed)           0.403     6.328    <hidden>
    SLICE_X202Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.558     7.011    <hidden>
    SLICE_X202Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.592    
                         clock uncertainty           -0.035     7.557    
    SLICE_X202Y481       FDRE (Setup_fdre_C_D)       -0.099     7.458    <hidden>
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.302ns (16.927%)  route 1.482ns (83.073%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 7.012 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.072     5.878    <hidden>
    SLICE_X204Y483       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.048     5.926 r  <hidden>
                         net (fo=1, routed)           0.410     6.336    <hidden>
    SLICE_X204Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.559     7.012    <hidden>
    SLICE_X204Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.593    
                         clock uncertainty           -0.035     7.558    
    SLICE_X204Y482       FDRE (Setup_fdre_C_D)       -0.089     7.469    <hidden>
  -------------------------------------------------------------------
                         required time                          7.469    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.297ns (16.786%)  route 1.472ns (83.214%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 7.011 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.203     6.009    <hidden>
    SLICE_X204Y481       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     6.052 r  <hidden>
                         net (fo=1, routed)           0.269     6.321    <hidden>
    SLICE_X202Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.558     7.011    <hidden>
    SLICE_X202Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.592    
                         clock uncertainty           -0.035     7.557    
    SLICE_X202Y481       FDRE (Setup_fdre_C_D)       -0.095     7.462    <hidden>
  -------------------------------------------------------------------
                         required time                          7.462    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[20]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.216ns (13.514%)  route 1.382ns (86.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 7.178 - 3.103 ) 
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    <hidden>
    SLICE_X215Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y444       FDRE (Prop_fdre_C_Q)         0.216     4.616 r  <hidden>
                         net (fo=1, routed)           1.382     5.998    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt_txd[11]
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.725     7.178    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.442     7.620    
                         clock uncertainty           -0.035     7.585    
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXDATA[20])
                                                     -0.430     7.155    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.302ns (17.095%)  route 1.465ns (82.905%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 7.012 - 3.103 ) 
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.994     4.552    <hidden>
    SLICE_X216Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486       FDRE (Prop_fdre_C_Q)         0.254     4.806 r  <hidden>
                         net (fo=71, routed)          1.110     5.916    <hidden>
    SLICE_X200Y484       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.048     5.964 r  <hidden>
                         net (fo=1, routed)           0.354     6.319    <hidden>
    SLICE_X204Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.559     7.012    <hidden>
    SLICE_X204Y482       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.593    
                         clock uncertainty           -0.035     7.558    
    SLICE_X204Y482       FDRE (Setup_fdre_C_D)       -0.082     7.476    <hidden>
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  1.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.128ns (71.417%)  route 0.051ns (28.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.459ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.931     2.459    <hidden>
    SLICE_X214Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y443       FDRE (Prop_fdre_C_Q)         0.100     2.559 r  <hidden>
                         net (fo=1, routed)           0.051     2.610    <hidden>
    SLICE_X215Y443       LUT6 (Prop_lut6_I3_O)        0.028     2.638 r  <hidden>
                         net (fo=1, routed)           0.000     2.638    <hidden>
    SLICE_X215Y443       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.201     2.830    <hidden>
    SLICE_X215Y443       FDRE                                         r  <hidden>
                         clock pessimism             -0.360     2.470    
    SLICE_X215Y443       FDRE (Hold_fdre_C_D)         0.061     2.531    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.995     2.523    <hidden>
    SLICE_X199Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y479       FDRE (Prop_fdre_C_Q)         0.100     2.623 r  <hidden>
                         net (fo=1, routed)           0.055     2.678    <hidden>
    SLICE_X199Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.281     2.910    <hidden>
    SLICE_X199Y479       FDRE                                         r  <hidden>
                         clock pessimism             -0.387     2.523    
    SLICE_X199Y479       FDRE (Hold_fdre_C_D)         0.047     2.570    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.974     2.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X191Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y498       FDPE (Prop_fdpe_C_Q)         0.100     2.602 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.657    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X191Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.263     2.892    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X191Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.390     2.502    
    SLICE_X191Y498       FDPE (Hold_fdpe_C_D)         0.047     2.549    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDCE (Prop_fdce_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.695    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.391     2.540    
    SLICE_X219Y497       FDCE (Hold_fdce_C_D)         0.047     2.587    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.587    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.527ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.999     2.527    <hidden>
    SLICE_X219Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y476       FDRE (Prop_fdre_C_Q)         0.100     2.627 r  <hidden>
                         net (fo=1, routed)           0.055     2.682    <hidden>
    SLICE_X219Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    <hidden>
    SLICE_X219Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.527    
    SLICE_X219Y476       FDRE (Hold_fdre_C_D)         0.047     2.574    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y480       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  <hidden>
                         net (fo=1, routed)           0.055     2.683    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.287     2.916    <hidden>
    SLICE_X207Y480       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.528    
    SLICE_X207Y480       FDRE (Hold_fdre_C_D)         0.047     2.575    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y461       FDRE (Prop_fdre_C_Q)         0.100     2.630 r  <hidden>
                         net (fo=1, routed)           0.055     2.685    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.389     2.530    
    SLICE_X199Y461       FDRE (Hold_fdre_C_D)         0.047     2.577    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.919ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y461       FDRE (Prop_fdre_C_Q)         0.100     2.630 r  <hidden>
                         net (fo=1, routed)           0.055     2.685    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.290     2.919    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
                         clock pessimism             -0.389     2.530    
    SLICE_X199Y461       FDRE (Hold_fdre_C_D)         0.047     2.577    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y463       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  <hidden>
                         net (fo=1, routed)           0.055     2.683    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.287     2.916    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.528    
    SLICE_X201Y463       FDRE (Hold_fdre_C_D)         0.047     2.575    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y440       FDRE (Prop_fdre_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.055     2.613    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.200     2.829    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>
                         clock pessimism             -0.371     2.458    
    SLICE_X221Y440       FDRE (Hold_fdre_C_D)         0.047     2.505    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y494       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y494       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X188Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X194Y496       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.573ns (20.340%)  route 2.244ns (79.660%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.232     2.377 f  <hidden>
                         net (fo=11, routed)          0.436     2.813    <hidden>
    SLICE_X220Y480       LUT4 (Prop_lut4_I0_O)        0.126     2.939 r  <hidden>
                         net (fo=1, routed)           0.334     3.273    <hidden>
    SLICE_X221Y480       LUT5 (Prop_lut5_I4_O)        0.043     3.316 f  <hidden>
                         net (fo=1, routed)           0.433     3.749    <hidden>
    SLICE_X218Y481       LUT6 (Prop_lut6_I5_O)        0.043     3.792 r  <hidden>
                         net (fo=1, routed)           0.409     4.201    <hidden>
    SLICE_X218Y480       LUT6 (Prop_lut6_I0_O)        0.043     4.244 f  <hidden>
                         net (fo=2, routed)           0.247     4.491    <hidden>
    SLICE_X217Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.534 f  <hidden>
                         net (fo=2, routed)           0.385     4.919    <hidden>
    SLICE_X211Y481       LUT6 (Prop_lut6_I1_O)        0.043     4.962 r  <hidden>
                         net (fo=1, routed)           0.000     4.962    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X211Y481       FDRE (Setup_fdre_C_D)        0.033     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.573ns (20.354%)  route 2.242ns (79.646%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X216Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y479       FDRE (Prop_fdre_C_Q)         0.232     2.377 r  <hidden>
                         net (fo=11, routed)          0.436     2.813    <hidden>
    SLICE_X220Y480       LUT4 (Prop_lut4_I0_O)        0.126     2.939 f  <hidden>
                         net (fo=1, routed)           0.334     3.273    <hidden>
    SLICE_X221Y480       LUT5 (Prop_lut5_I4_O)        0.043     3.316 r  <hidden>
                         net (fo=1, routed)           0.433     3.749    <hidden>
    SLICE_X218Y481       LUT6 (Prop_lut6_I5_O)        0.043     3.792 f  <hidden>
                         net (fo=1, routed)           0.409     4.201    <hidden>
    SLICE_X218Y480       LUT6 (Prop_lut6_I0_O)        0.043     4.244 r  <hidden>
                         net (fo=2, routed)           0.247     4.491    <hidden>
    SLICE_X217Y480       LUT6 (Prop_lut6_I5_O)        0.043     4.534 r  <hidden>
                         net (fo=2, routed)           0.383     4.917    <hidden>
    SLICE_X211Y481       LUT5 (Prop_lut5_I2_O)        0.043     4.960 r  <hidden>
                         net (fo=1, routed)           0.000     4.960    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X211Y481       FDRE (Setup_fdre_C_D)        0.033     5.197    <hidden>
  -------------------------------------------------------------------
                         required time                          5.197    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.658ns (24.597%)  route 2.017ns (75.403%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.794     2.146    <hidden>
    SLICE_X216Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y480       FDRE (Prop_fdre_C_Q)         0.232     2.378 r  <hidden>
                         net (fo=3, routed)           0.475     2.853    <hidden>
    SLICE_X212Y481       LUT5 (Prop_lut5_I2_O)        0.119     2.972 r  <hidden>
                         net (fo=1, routed)           0.401     3.372    <hidden>
    SLICE_X217Y482       LUT6 (Prop_lut6_I0_O)        0.043     3.415 f  <hidden>
                         net (fo=3, routed)           0.314     3.729    <hidden>
    SLICE_X217Y481       LUT4 (Prop_lut4_I1_O)        0.043     3.772 r  <hidden>
                         net (fo=3, routed)           0.297     4.070    <hidden>
    SLICE_X217Y480       LUT4 (Prop_lut4_I3_O)        0.043     4.113 f  <hidden>
                         net (fo=2, routed)           0.359     4.471    <hidden>
    SLICE_X211Y480       LUT3 (Prop_lut3_I2_O)        0.049     4.520 f  <hidden>
                         net (fo=2, routed)           0.172     4.692    <hidden>
    SLICE_X211Y481       LUT6 (Prop_lut6_I2_O)        0.129     4.821 r  <hidden>
                         net (fo=1, routed)           0.000     4.821    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X211Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X211Y481       FDRE (Setup_fdre_C_D)        0.032     5.196    <hidden>
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -4.821    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.345ns (17.543%)  route 1.622ns (82.457%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.226     3.626    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT6 (Prop_lut6_I1_O)        0.043     3.669 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.452     4.121    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]/C
                         clock pessimism              0.181     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X219Y488       FDRE (Setup_fdre_C_R)       -0.295     4.904    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[4]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.345ns (17.543%)  route 1.622ns (82.457%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.226     3.626    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT6 (Prop_lut6_I1_O)        0.043     3.669 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.452     4.121    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]/C
                         clock pessimism              0.181     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X219Y488       FDRE (Setup_fdre_C_R)       -0.295     4.904    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[5]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.345ns (17.543%)  route 1.622ns (82.457%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.226     3.626    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT6 (Prop_lut6_I1_O)        0.043     3.669 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.452     4.121    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]/C
                         clock pessimism              0.181     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X219Y488       FDRE (Setup_fdre_C_R)       -0.295     4.904    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[6]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.345ns (17.543%)  route 1.622ns (82.457%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.226     3.626    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT6 (Prop_lut6_I1_O)        0.043     3.669 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog[0]_i_1/O
                         net (fo=20, routed)          0.452     4.121    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_0
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[7]/C
                         clock pessimism              0.181     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X219Y488       FDRE (Setup_fdre_C_R)       -0.295     4.904    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[7]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                          -4.121    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.345ns (17.937%)  route 1.578ns (82.063%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.287     3.687    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT5 (Prop_lut5_I1_O)        0.043     3.730 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.347     4.077    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X221Y488       FDRE (Setup_fdre_C_R)       -0.295     4.876    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.876    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.345ns (17.937%)  route 1.578ns (82.063%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.287     3.687    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT5 (Prop_lut5_I1_O)        0.043     3.730 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.347     4.077    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X221Y488       FDRE (Setup_fdre_C_R)       -0.295     4.876    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.876    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.345ns (17.937%)  route 1.578ns (82.063%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 5.053 - 3.103 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y487       FDRE (Prop_fdre_C_Q)         0.216     2.370 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]/Q
                         net (fo=2, routed)           0.518     2.888    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[1]
    SLICE_X220Y487       LUT4 (Prop_lut4_I0_O)        0.043     2.931 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.427     3.357    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X220Y489       LUT5 (Prop_lut5_I0_O)        0.043     3.400 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.287     3.687    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X221Y491       LUT5 (Prop_lut5_I1_O)        0.043     3.730 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.347     4.077    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     5.053    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.206    
                         clock uncertainty           -0.035     5.171    
    SLICE_X221Y488       FDRE (Setup_fdre_C_R)       -0.295     4.876    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.876    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.412%)  route 0.095ns (48.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X215Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y483       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.095     1.182    <hidden>
    SLICE_X216Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X216Y483       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.022    
    SLICE_X216Y483       FDRE (Hold_fdre_C_D)         0.059     1.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.674%)  route 0.097ns (49.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X215Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y484       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=2, routed)           0.097     1.185    <hidden>
    SLICE_X216Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X216Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.023    
    SLICE_X216Y484       FDRE (Hold_fdre_C_D)         0.059     1.082    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y481       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y481       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/Q
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X221Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X221Y481       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.985    
    SLICE_X221Y481       FDRE (Hold_fdre_C_D)         0.049     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X207Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y474       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=1, routed)           0.055     1.131    <hidden>
    SLICE_X207Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    <hidden>
    SLICE_X207Y474       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.976    
    SLICE_X207Y474       FDRE (Hold_fdre_C_D)         0.047     1.023    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y476       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.979    
    SLICE_X213Y476       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y476       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.979    
    SLICE_X211Y476       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y486       FDPE (Prop_fdpe_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.143    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y486       FDPE (Hold_fdpe_C_D)         0.047     1.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y493       FDCE (Prop_fdce_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X219Y493       FDCE (Hold_fdce_C_D)         0.047     1.039    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y488       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X215Y488       FDRE (Hold_fdre_C_D)         0.047     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y482       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X212Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X212Y485       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y481       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y489       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.534ns (17.860%)  route 2.456ns (82.140%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X211Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y466       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=3, routed)           0.564     2.909    <hidden>
    SLICE_X213Y470       LUT5 (Prop_lut5_I2_O)        0.121     3.030 r  <hidden>
                         net (fo=1, routed)           0.340     3.369    <hidden>
    SLICE_X214Y470       LUT6 (Prop_lut6_I0_O)        0.043     3.412 f  <hidden>
                         net (fo=3, routed)           0.535     3.947    <hidden>
    SLICE_X214Y467       LUT4 (Prop_lut4_I0_O)        0.043     3.990 f  <hidden>
                         net (fo=2, routed)           0.306     4.296    <hidden>
    SLICE_X215Y468       LUT6 (Prop_lut6_I2_O)        0.043     4.339 f  <hidden>
                         net (fo=2, routed)           0.316     4.655    <hidden>
    SLICE_X214Y468       LUT6 (Prop_lut6_I5_O)        0.043     4.698 f  <hidden>
                         net (fo=2, routed)           0.396     5.094    <hidden>
    SLICE_X208Y468       LUT6 (Prop_lut6_I1_O)        0.043     5.137 r  <hidden>
                         net (fo=1, routed)           0.000     5.137    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X208Y468       FDRE (Setup_fdre_C_D)        0.066     5.230    <hidden>
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.534ns (17.878%)  route 2.453ns (82.122%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X211Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y466       FDRE (Prop_fdre_C_Q)         0.198     2.345 f  <hidden>
                         net (fo=3, routed)           0.564     2.909    <hidden>
    SLICE_X213Y470       LUT5 (Prop_lut5_I2_O)        0.121     3.030 f  <hidden>
                         net (fo=1, routed)           0.340     3.369    <hidden>
    SLICE_X214Y470       LUT6 (Prop_lut6_I0_O)        0.043     3.412 r  <hidden>
                         net (fo=3, routed)           0.535     3.947    <hidden>
    SLICE_X214Y467       LUT4 (Prop_lut4_I0_O)        0.043     3.990 r  <hidden>
                         net (fo=2, routed)           0.306     4.296    <hidden>
    SLICE_X215Y468       LUT6 (Prop_lut6_I2_O)        0.043     4.339 r  <hidden>
                         net (fo=2, routed)           0.316     4.655    <hidden>
    SLICE_X214Y468       LUT6 (Prop_lut6_I5_O)        0.043     4.698 r  <hidden>
                         net (fo=2, routed)           0.393     5.091    <hidden>
    SLICE_X208Y468       LUT5 (Prop_lut5_I2_O)        0.043     5.134 r  <hidden>
                         net (fo=1, routed)           0.000     5.134    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X208Y468       FDRE (Setup_fdre_C_D)        0.066     5.230    <hidden>
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.491ns (18.321%)  route 2.189ns (81.680%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 5.046 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X211Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y466       FDRE (Prop_fdre_C_Q)         0.198     2.345 f  <hidden>
                         net (fo=3, routed)           0.564     2.909    <hidden>
    SLICE_X213Y470       LUT5 (Prop_lut5_I2_O)        0.121     3.030 f  <hidden>
                         net (fo=1, routed)           0.340     3.369    <hidden>
    SLICE_X214Y470       LUT6 (Prop_lut6_I0_O)        0.043     3.412 r  <hidden>
                         net (fo=3, routed)           0.535     3.947    <hidden>
    SLICE_X214Y467       LUT4 (Prop_lut4_I0_O)        0.043     3.990 r  <hidden>
                         net (fo=2, routed)           0.306     4.296    <hidden>
    SLICE_X215Y468       LUT6 (Prop_lut6_I2_O)        0.043     4.339 r  <hidden>
                         net (fo=2, routed)           0.445     4.784    <hidden>
    SLICE_X208Y468       LUT6 (Prop_lut6_I1_O)        0.043     4.827 r  <hidden>
                         net (fo=1, routed)           0.000     4.827    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.744     5.046    <hidden>
    SLICE_X208Y468       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.199    
                         clock uncertainty           -0.035     5.164    
    SLICE_X208Y468       FDRE (Setup_fdre_C_D)        0.065     5.229    <hidden>
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.345ns (19.402%)  route 1.433ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y467       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.524     2.888    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y467       LUT6 (Prop_lut6_I0_O)        0.043     2.931 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y467       LUT6 (Prop_lut6_I1_O)        0.043     3.203 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.419     3.623    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y473       LUT4 (Prop_lut4_I3_O)        0.043     3.666 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.261     3.926    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_CE)      -0.194     4.966    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.345ns (19.402%)  route 1.433ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y467       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.524     2.888    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y467       LUT6 (Prop_lut6_I0_O)        0.043     2.931 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y467       LUT6 (Prop_lut6_I1_O)        0.043     3.203 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.419     3.623    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y473       LUT4 (Prop_lut4_I3_O)        0.043     3.666 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.261     3.926    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_CE)      -0.194     4.966    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.345ns (19.402%)  route 1.433ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y467       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.524     2.888    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y467       LUT6 (Prop_lut6_I0_O)        0.043     2.931 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y467       LUT6 (Prop_lut6_I1_O)        0.043     3.203 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.419     3.623    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y473       LUT4 (Prop_lut4_I3_O)        0.043     3.666 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.261     3.926    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_CE)      -0.194     4.966    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.345ns (19.402%)  route 1.433ns (80.598%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y467       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.524     2.888    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y467       LUT6 (Prop_lut6_I0_O)        0.043     2.931 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y467       LUT6 (Prop_lut6_I1_O)        0.043     3.203 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.419     3.623    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y473       LUT4 (Prop_lut4_I3_O)        0.043     3.666 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.261     3.926    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_CE)      -0.194     4.966    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]
  -------------------------------------------------------------------
                         required time                          4.966    
                         arrival time                          -3.926    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.345ns (20.489%)  route 1.339ns (79.511%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.351     2.706    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X219Y474       LUT4 (Prop_lut4_I2_O)        0.043     2.749 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.409     3.158    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X219Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.201 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.295     3.496    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.539 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.283     3.823    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_R)       -0.295     4.865    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.345ns (20.489%)  route 1.339ns (79.511%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.351     2.706    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X219Y474       LUT4 (Prop_lut4_I2_O)        0.043     2.749 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.409     3.158    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X219Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.201 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.295     3.496    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.539 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.283     3.823    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_R)       -0.295     4.865    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.345ns (20.489%)  route 1.339ns (79.511%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]/Q
                         net (fo=2, routed)           0.351     2.706    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[15]
    SLICE_X219Y474       LUT4 (Prop_lut4_I2_O)        0.043     2.749 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10/O
                         net (fo=1, routed)           0.409     3.158    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_10_n_0
    SLICE_X219Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.201 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.295     3.496    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y473       LUT5 (Prop_lut5_I1_O)        0.043     3.539 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.283     3.823    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X217Y475       FDRE (Setup_fdre_C_R)       -0.295     4.865    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  1.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.874%)  route 0.076ns (37.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y469       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y469       FDSE (Prop_fdse_C_Q)         0.100     1.084 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/Q
                         net (fo=4, routed)           0.076     1.160    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]
    SLICE_X220Y469       LUT6 (Prop_lut6_I1_O)        0.028     1.188 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_inv_i_1/O
                         net (fo=1, routed)           0.000     1.188    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_inv_i_1_n_0
    SLICE_X220Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv/C
                         clock pessimism             -0.244     0.995    
    SLICE_X220Y469       FDRE (Hold_fdre_C_D)         0.087     1.082    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignore_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y468       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/Q
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X219Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X219Y468       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.985    
    SLICE_X219Y468       FDRE (Hold_fdre_C_D)         0.049     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y466       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[5]/Q
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X221Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X221Y466       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.987    
    SLICE_X221Y466       FDRE (Hold_fdre_C_D)         0.049     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.445     0.983    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y470       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[28]/Q
                         net (fo=1, routed)           0.055     1.138    <hidden>
    SLICE_X219Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.600     1.238    <hidden>
    SLICE_X219Y470       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.983    
    SLICE_X219Y470       FDRE (Hold_fdre_C_D)         0.049     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X199Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y465       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X199Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X199Y465       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.981    
    SLICE_X199Y465       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X203Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y463       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X203Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X203Y463       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.981    
    SLICE_X203Y463       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.440     0.978    <hidden>
    SLICE_X197Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y466       FDRE (Prop_fdre_C_Q)         0.100     1.078 r  <hidden>
                         net (fo=1, routed)           0.055     1.133    <hidden>
    SLICE_X197Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X197Y466       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.978    
    SLICE_X197Y466       FDRE (Hold_fdre_C_D)         0.047     1.025    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X203Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y464       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X203Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X203Y464       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.981    
    SLICE_X203Y464       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y472       FDPE (Prop_fdpe_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.136    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.255     0.981    
    SLICE_X215Y472       FDPE (Hold_fdpe_C_D)         0.047     1.028    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y473       FDPE (Prop_fdpe_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.135    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.254     0.980    
    SLICE_X215Y473       FDPE (Hold_fdpe_C_D)         0.047     1.027    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y474       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y473       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y471       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y471       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y471       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X213Y472       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X213Y472       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y471       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X207Y471       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.568ns (18.813%)  route 2.451ns (81.187%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y459       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=2, routed)           0.570     2.941    <hidden>
    SLICE_X215Y463       LUT2 (Prop_lut2_I0_O)        0.043     2.984 r  <hidden>
                         net (fo=1, routed)           0.426     3.410    <hidden>
    SLICE_X216Y459       LUT6 (Prop_lut6_I1_O)        0.043     3.453 r  <hidden>
                         net (fo=2, routed)           0.407     3.860    <hidden>
    SLICE_X218Y459       LUT4 (Prop_lut4_I2_O)        0.051     3.911 f  <hidden>
                         net (fo=3, routed)           0.303     4.214    <hidden>
    SLICE_X218Y460       LUT6 (Prop_lut6_I5_O)        0.129     4.343 r  <hidden>
                         net (fo=1, routed)           0.409     4.752    <hidden>
    SLICE_X218Y459       LUT6 (Prop_lut6_I0_O)        0.043     4.795 r  <hidden>
                         net (fo=2, routed)           0.336     5.131    <hidden>
    SLICE_X217Y455       LUT5 (Prop_lut5_I2_O)        0.043     5.174 r  <hidden>
                         net (fo=1, routed)           0.000     5.174    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X217Y455       FDRE (Setup_fdre_C_D)        0.031     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.568ns (19.327%)  route 2.371ns (80.673%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y459       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=2, routed)           0.570     2.941    <hidden>
    SLICE_X215Y463       LUT2 (Prop_lut2_I0_O)        0.043     2.984 r  <hidden>
                         net (fo=1, routed)           0.426     3.410    <hidden>
    SLICE_X216Y459       LUT6 (Prop_lut6_I1_O)        0.043     3.453 f  <hidden>
                         net (fo=2, routed)           0.407     3.860    <hidden>
    SLICE_X218Y459       LUT4 (Prop_lut4_I2_O)        0.051     3.911 r  <hidden>
                         net (fo=3, routed)           0.303     4.214    <hidden>
    SLICE_X218Y460       LUT6 (Prop_lut6_I5_O)        0.129     4.343 f  <hidden>
                         net (fo=1, routed)           0.409     4.752    <hidden>
    SLICE_X218Y459       LUT6 (Prop_lut6_I0_O)        0.043     4.795 f  <hidden>
                         net (fo=2, routed)           0.256     5.051    <hidden>
    SLICE_X218Y456       LUT6 (Prop_lut6_I1_O)        0.043     5.094 r  <hidden>
                         net (fo=1, routed)           0.000     5.094    <hidden>
    SLICE_X218Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X218Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X218Y456       FDRE (Setup_fdre_C_D)        0.032     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.094    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.667ns (24.144%)  route 2.096ns (75.856%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y459       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=2, routed)           0.570     2.941    <hidden>
    SLICE_X215Y463       LUT2 (Prop_lut2_I0_O)        0.043     2.984 r  <hidden>
                         net (fo=1, routed)           0.426     3.410    <hidden>
    SLICE_X216Y459       LUT6 (Prop_lut6_I1_O)        0.043     3.453 f  <hidden>
                         net (fo=2, routed)           0.407     3.860    <hidden>
    SLICE_X218Y459       LUT4 (Prop_lut4_I2_O)        0.051     3.911 r  <hidden>
                         net (fo=3, routed)           0.177     4.088    <hidden>
    SLICE_X217Y458       LUT4 (Prop_lut4_I3_O)        0.129     4.217 f  <hidden>
                         net (fo=2, routed)           0.224     4.442    <hidden>
    SLICE_X217Y456       LUT3 (Prop_lut3_I2_O)        0.054     4.496 f  <hidden>
                         net (fo=2, routed)           0.291     4.787    <hidden>
    SLICE_X217Y455       LUT6 (Prop_lut6_I2_O)        0.131     4.918 r  <hidden>
                         net (fo=1, routed)           0.000     4.918    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X217Y455       FDRE (Setup_fdre_C_D)        0.032     5.207    <hidden>
  -------------------------------------------------------------------
                         required time                          5.207    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.342ns (19.365%)  route 1.424ns (80.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  <hidden>
                         net (fo=5, routed)           0.447     2.859    <hidden>
    SLICE_X216Y455       LUT3 (Prop_lut3_I0_O)        0.043     2.902 r  <hidden>
                         net (fo=2, routed)           0.406     3.308    <hidden>
    SLICE_X212Y452       LUT5 (Prop_lut5_I3_O)        0.045     3.353 r  <hidden>
                         net (fo=20, routed)          0.571     3.924    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X215Y456       FDRE (Setup_fdre_C_R)       -0.378     4.796    <hidden>
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.342ns (19.365%)  route 1.424ns (80.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  <hidden>
                         net (fo=5, routed)           0.447     2.859    <hidden>
    SLICE_X216Y455       LUT3 (Prop_lut3_I0_O)        0.043     2.902 r  <hidden>
                         net (fo=2, routed)           0.406     3.308    <hidden>
    SLICE_X212Y452       LUT5 (Prop_lut5_I3_O)        0.045     3.353 r  <hidden>
                         net (fo=20, routed)          0.571     3.924    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X215Y456       FDRE (Setup_fdre_C_R)       -0.378     4.796    <hidden>
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.342ns (19.365%)  route 1.424ns (80.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  <hidden>
                         net (fo=5, routed)           0.447     2.859    <hidden>
    SLICE_X216Y455       LUT3 (Prop_lut3_I0_O)        0.043     2.902 r  <hidden>
                         net (fo=2, routed)           0.406     3.308    <hidden>
    SLICE_X212Y452       LUT5 (Prop_lut5_I3_O)        0.045     3.353 r  <hidden>
                         net (fo=20, routed)          0.571     3.924    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X215Y456       FDRE (Setup_fdre_C_R)       -0.378     4.796    <hidden>
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.342ns (19.365%)  route 1.424ns (80.635%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    <hidden>
    SLICE_X216Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y455       FDRE (Prop_fdre_C_Q)         0.254     2.412 f  <hidden>
                         net (fo=5, routed)           0.447     2.859    <hidden>
    SLICE_X216Y455       LUT3 (Prop_lut3_I0_O)        0.043     2.902 r  <hidden>
                         net (fo=2, routed)           0.406     3.308    <hidden>
    SLICE_X212Y452       LUT5 (Prop_lut5_I3_O)        0.045     3.353 r  <hidden>
                         net (fo=20, routed)          0.571     3.924    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    <hidden>
    SLICE_X215Y456       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.209    
                         clock uncertainty           -0.035     5.174    
    SLICE_X215Y456       FDRE (Setup_fdre_C_R)       -0.378     4.796    <hidden>
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -3.924    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.345ns (18.553%)  route 1.515ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.416     2.790    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X217Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.833 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.477     3.310    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X219Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.353 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.180     3.533    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y450       LUT5 (Prop_lut5_I1_O)        0.043     3.576 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.442     4.018    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X219Y456       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.345ns (18.553%)  route 1.515ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.416     2.790    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X217Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.833 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.477     3.310    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X219Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.353 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.180     3.533    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y450       LUT5 (Prop_lut5_I1_O)        0.043     3.576 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.442     4.018    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X219Y456       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.345ns (18.553%)  route 1.515ns (81.447%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 5.056 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]/Q
                         net (fo=2, routed)           0.416     2.790    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[2]
    SLICE_X217Y450       LUT4 (Prop_lut4_I3_O)        0.043     2.833 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.477     3.310    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X219Y452       LUT5 (Prop_lut5_I0_O)        0.043     3.353 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.180     3.533    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X219Y450       LUT5 (Prop_lut5_I1_O)        0.043     3.576 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.442     4.018    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     5.056    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y456       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.181     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X219Y456       FDRE (Setup_fdre_C_R)       -0.295     4.907    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.018    
  -------------------------------------------------------------------
                         slack                                  0.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.944%)  route 0.054ns (35.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X213Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y456       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=1, routed)           0.054     1.145    <hidden>
    SLICE_X212Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X212Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     1.002    
    SLICE_X212Y456       FDRE (Hold_fdre_C_D)         0.059     1.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y455       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=1, routed)           0.055     1.146    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X211Y455       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.991    
    SLICE_X211Y455       FDRE (Hold_fdre_C_D)         0.047     1.038    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y454       FDPE (Prop_fdpe_C_Q)         0.100     1.091 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.146    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X211Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X211Y454       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.991    
    SLICE_X211Y454       FDPE (Hold_fdpe_C_D)         0.047     1.038    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y451       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X219Y451       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X217Y450       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y454       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X219Y454       FDRE (Hold_fdre_C_D)         0.047     1.039    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X211Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  <hidden>
                         net (fo=1, routed)           0.055     1.147    <hidden>
    SLICE_X211Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X211Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.992    
    SLICE_X211Y451       FDRE (Hold_fdre_C_D)         0.047     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X209Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y455       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X209Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X209Y455       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.989    
    SLICE_X209Y455       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X209Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y454       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X209Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X209Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.989    
    SLICE_X209Y454       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y454       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=1, routed)           0.055     1.140    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    <hidden>
    SLICE_X205Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.985    
    SLICE_X205Y454       FDRE (Hold_fdre_C_D)         0.047     1.032    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X212Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y457       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y456       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y453       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X212Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X212Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X220Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y454       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y454       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y453       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X219Y455       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          910  Failing Endpoints,  Worst Slack      -38.085ns,  Total Violation    -7285.451ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.085ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.319ns  (logic 26.000ns (58.665%)  route 18.319ns (41.335%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 11.140 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.434    50.140    core_inst/udp_complete_inst_n_42
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.304    11.140    core_inst/coreclk_out
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[4]/C
                         clock pessimism              1.120    12.260    
                         clock uncertainty           -0.035    12.224    
    SLICE_X154Y422       FDRE (Setup_fdre_C_CE)      -0.169    12.055    core_inst/tx_fifo_axis_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -50.140    
  -------------------------------------------------------------------
                         slack                                -38.085    

Slack (VIOLATED) :        -38.085ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.319ns  (logic 26.000ns (58.665%)  route 18.319ns (41.335%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 11.140 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.434    50.140    core_inst/udp_complete_inst_n_42
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.304    11.140    core_inst/coreclk_out
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[5]/C
                         clock pessimism              1.120    12.260    
                         clock uncertainty           -0.035    12.224    
    SLICE_X154Y422       FDRE (Setup_fdre_C_CE)      -0.169    12.055    core_inst/tx_fifo_axis_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -50.140    
  -------------------------------------------------------------------
                         slack                                -38.085    

Slack (VIOLATED) :        -38.085ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.319ns  (logic 26.000ns (58.665%)  route 18.319ns (41.335%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 11.140 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.434    50.140    core_inst/udp_complete_inst_n_42
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.304    11.140    core_inst/coreclk_out
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[6]/C
                         clock pessimism              1.120    12.260    
                         clock uncertainty           -0.035    12.224    
    SLICE_X154Y422       FDRE (Setup_fdre_C_CE)      -0.169    12.055    core_inst/tx_fifo_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -50.140    
  -------------------------------------------------------------------
                         slack                                -38.085    

Slack (VIOLATED) :        -38.085ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.319ns  (logic 26.000ns (58.665%)  route 18.319ns (41.335%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 11.140 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.434    50.140    core_inst/udp_complete_inst_n_42
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.304    11.140    core_inst/coreclk_out
    SLICE_X154Y422       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[7]/C
                         clock pessimism              1.120    12.260    
                         clock uncertainty           -0.035    12.224    
    SLICE_X154Y422       FDRE (Setup_fdre_C_CE)      -0.169    12.055    core_inst/tx_fifo_axis_tdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -50.140    
  -------------------------------------------------------------------
                         slack                                -38.085    

Slack (VIOLATED) :        -38.057ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.300ns  (logic 26.000ns (58.691%)  route 18.300ns (41.309%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.415    50.121    core_inst/udp_complete_inst_n_42
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[56]/C
                         clock pessimism              1.120    12.268    
                         clock uncertainty           -0.035    12.232    
    SLICE_X154Y435       FDRE (Setup_fdre_C_CE)      -0.169    12.063    core_inst/tx_fifo_axis_tdata_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -50.121    
  -------------------------------------------------------------------
                         slack                                -38.057    

Slack (VIOLATED) :        -38.057ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.300ns  (logic 26.000ns (58.691%)  route 18.300ns (41.309%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.415    50.121    core_inst/udp_complete_inst_n_42
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[57]/C
                         clock pessimism              1.120    12.268    
                         clock uncertainty           -0.035    12.232    
    SLICE_X154Y435       FDRE (Setup_fdre_C_CE)      -0.169    12.063    core_inst/tx_fifo_axis_tdata_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -50.121    
  -------------------------------------------------------------------
                         slack                                -38.057    

Slack (VIOLATED) :        -38.057ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.300ns  (logic 26.000ns (58.691%)  route 18.300ns (41.309%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.415    50.121    core_inst/udp_complete_inst_n_42
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[58]/C
                         clock pessimism              1.120    12.268    
                         clock uncertainty           -0.035    12.232    
    SLICE_X154Y435       FDRE (Setup_fdre_C_CE)      -0.169    12.063    core_inst/tx_fifo_axis_tdata_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -50.121    
  -------------------------------------------------------------------
                         slack                                -38.057    

Slack (VIOLATED) :        -38.057ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.300ns  (logic 26.000ns (58.691%)  route 18.300ns (41.309%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 11.148 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.415    50.121    core_inst/udp_complete_inst_n_42
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.312    11.148    core_inst/coreclk_out
    SLICE_X154Y435       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[59]/C
                         clock pessimism              1.120    12.268    
                         clock uncertainty           -0.035    12.232    
    SLICE_X154Y435       FDRE (Setup_fdre_C_CE)      -0.169    12.063    core_inst/tx_fifo_axis_tdata_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                         -50.121    
  -------------------------------------------------------------------
                         slack                                -38.057    

Slack (VIOLATED) :        -38.052ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.296ns  (logic 26.000ns (58.697%)  route 18.296ns (41.304%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.411    50.116    core_inst/udp_complete_inst_n_42
    SLICE_X154Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.313    11.149    core_inst/coreclk_out
    SLICE_X154Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[60]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X154Y436       FDRE (Setup_fdre_C_CE)      -0.169    12.064    core_inst/tx_fifo_axis_tdata_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -50.116    
  -------------------------------------------------------------------
                         slack                                -38.052    

Slack (VIOLATED) :        -38.052ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.296ns  (logic 26.000ns (58.697%)  route 18.296ns (41.304%))
  Logic Levels:           311  (CARRY4=284 LUT2=1 LUT3=19 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 11.149 - 6.400 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    1.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.351     5.821    core_inst/coreclk_out
    SLICE_X155Y345       FDRE                                         r  core_inst/pkt_n_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y345       FDRE (Prop_fdre_C_Q)         0.216     6.037 r  core_inst/pkt_n_reg_reg[0]_replica/Q
                         net (fo=1, routed)           0.168     6.205    core_inst/pkt_n_reg_reg[0]_repN
    SLICE_X152Y345       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.289     6.494 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_192/CO[3]
                         net (fo=1, routed)           0.000     6.494    core_inst/tx_fifo_axis_tdata_reg[63]_i_192_n_0
    SLICE_X152Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.544 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_261/CO[3]
                         net (fo=1, routed)           0.000     6.544    core_inst/tx_fifo_axis_tdata_reg[63]_i_261_n_0
    SLICE_X152Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.594 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326/CO[3]
                         net (fo=1, routed)           0.000     6.594    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_326_n_0
    SLICE_X152Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.644 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495/CO[3]
                         net (fo=1, routed)           0.000     6.644    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_495_n_0
    SLICE_X152Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.694 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664/CO[3]
                         net (fo=1, routed)           0.001     6.695    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_664_n_0
    SLICE_X152Y350       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.745 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833/CO[3]
                         net (fo=1, routed)           0.000     6.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_833_n_0
    SLICE_X152Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.795 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002/CO[3]
                         net (fo=1, routed)           0.000     6.795    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1002_n_0
    SLICE_X152Y352       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     6.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1171/O[2]
                         net (fo=2, routed)           0.305     7.208    core_inst/p_0_in__0[31]
    SLICE_X151Y352       LUT2 (Prop_lut2_I1_O)        0.126     7.334 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1279/O
                         net (fo=1, routed)           0.000     7.334    core_inst/tx_fifo_axis_tdata_reg[0]_i_1279_n_0
    SLICE_X151Y352       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209/CO[3]
                         net (fo=1, routed)           0.000     7.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1209_n_0
    SLICE_X151Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.634 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204/CO[3]
                         net (fo=1, routed)           0.000     7.634    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1204_n_0
    SLICE_X151Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.683 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199/CO[3]
                         net (fo=1, routed)           0.000     7.683    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1199_n_0
    SLICE_X151Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.732 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     7.732    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1194_n_0
    SLICE_X151Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.781 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     7.781    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1189_n_0
    SLICE_X151Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.830 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1184_n_0
    SLICE_X151Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1179_n_0
    SLICE_X151Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1176_n_0
    SLICE_X151Y360       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.055 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175/CO[0]
                         net (fo=35, routed)          0.421     8.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1175_n_3
    SLICE_X153Y353       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366     8.841 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166/CO[3]
                         net (fo=1, routed)           0.000     8.841    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1166_n_0
    SLICE_X153Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.890 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161/CO[3]
                         net (fo=1, routed)           0.000     8.890    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1161_n_0
    SLICE_X153Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.939 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156/CO[3]
                         net (fo=1, routed)           0.000     8.939    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1156_n_0
    SLICE_X153Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151/CO[3]
                         net (fo=1, routed)           0.000     8.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1151_n_0
    SLICE_X153Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.037 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146/CO[3]
                         net (fo=1, routed)           0.000     9.037    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1146_n_0
    SLICE_X153Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.086 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141/CO[3]
                         net (fo=1, routed)           0.000     9.086    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1141_n_0
    SLICE_X153Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.135 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136/CO[3]
                         net (fo=1, routed)           0.000     9.135    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1136_n_0
    SLICE_X153Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.184 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133/CO[3]
                         net (fo=1, routed)           0.000     9.184    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1133_n_0
    SLICE_X153Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132/CO[1]
                         net (fo=35, routed)          0.486     9.745    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1132_n_2
    SLICE_X154Y353       LUT3 (Prop_lut3_I0_O)        0.118     9.863 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1174/O
                         net (fo=1, routed)           0.000     9.863    core_inst/tx_fifo_axis_tdata_reg[0]_i_1174_n_0
    SLICE_X154Y353       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    10.109 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    10.109    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1124_n_0
    SLICE_X154Y354       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.159 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    10.159    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1119_n_0
    SLICE_X154Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.209 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    10.209    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1114_n_0
    SLICE_X154Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.259 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    10.259    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1109_n_0
    SLICE_X154Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.309 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    10.309    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1104_n_0
    SLICE_X154Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.359 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    10.359    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1099_n_0
    SLICE_X154Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.409 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.409    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1094_n_0
    SLICE_X154Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.459 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091/CO[3]
                         net (fo=1, routed)           0.000    10.459    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1091_n_0
    SLICE_X154Y361       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    10.533 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090/CO[1]
                         net (fo=35, routed)          0.436    10.969    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1090_n_2
    SLICE_X152Y354       LUT3 (Prop_lut3_I0_O)        0.120    11.089 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1131/O
                         net (fo=1, routed)           0.000    11.089    core_inst/tx_fifo_axis_tdata_reg[0]_i_1131_n_0
    SLICE_X152Y354       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    11.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    11.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1082_n_0
    SLICE_X152Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    11.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1077_n_0
    SLICE_X152Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    11.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1072_n_0
    SLICE_X152Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    11.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1067_n_0
    SLICE_X152Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    11.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1062_n_0
    SLICE_X152Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.585 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    11.585    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1057_n_0
    SLICE_X152Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.635 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    11.635    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1052_n_0
    SLICE_X152Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    11.685 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    11.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1049_n_0
    SLICE_X152Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    11.759 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048/CO[1]
                         net (fo=35, routed)          0.472    12.232    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1048_n_2
    SLICE_X150Y358       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    12.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    12.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1040_n_0
    SLICE_X150Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    12.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1035_n_0
    SLICE_X150Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    12.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1030_n_0
    SLICE_X150Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    12.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1025_n_0
    SLICE_X150Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    12.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1020_n_0
    SLICE_X150Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.848 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    12.848    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1015_n_0
    SLICE_X150Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    12.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1010_n_0
    SLICE_X150Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    12.948 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    12.948    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1007_n_0
    SLICE_X150Y366       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.022 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006/CO[1]
                         net (fo=35, routed)          0.497    13.519    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_1006_n_2
    SLICE_X153Y362       LUT3 (Prop_lut3_I0_O)        0.120    13.639 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1047/O
                         net (fo=1, routed)           0.000    13.639    core_inst/tx_fifo_axis_tdata_reg[0]_i_1047_n_0
    SLICE_X153Y362       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    13.896 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997/CO[3]
                         net (fo=1, routed)           0.000    13.896    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_997_n_0
    SLICE_X153Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.945 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992/CO[3]
                         net (fo=1, routed)           0.000    13.945    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_992_n_0
    SLICE_X153Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.994 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987/CO[3]
                         net (fo=1, routed)           0.000    13.994    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_987_n_0
    SLICE_X153Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.043 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982/CO[3]
                         net (fo=1, routed)           0.000    14.043    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_982_n_0
    SLICE_X153Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.092 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977/CO[3]
                         net (fo=1, routed)           0.000    14.092    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_977_n_0
    SLICE_X153Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.141 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972/CO[3]
                         net (fo=1, routed)           0.000    14.141    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_972_n_0
    SLICE_X153Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.190 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967/CO[3]
                         net (fo=1, routed)           0.000    14.190    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_967_n_0
    SLICE_X153Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    14.239 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964/CO[3]
                         net (fo=1, routed)           0.000    14.239    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_964_n_0
    SLICE_X153Y370       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    14.314 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963/CO[1]
                         net (fo=35, routed)          0.516    14.830    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_963_n_2
    SLICE_X152Y364       LUT3 (Prop_lut3_I0_O)        0.118    14.948 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_1001/O
                         net (fo=1, routed)           0.000    14.948    core_inst/tx_fifo_axis_tdata_reg[0]_i_1001_n_0
    SLICE_X152Y364       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238    15.186 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950/CO[3]
                         net (fo=1, routed)           0.000    15.186    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_950_n_0
    SLICE_X152Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.236 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    15.236    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_945_n_0
    SLICE_X152Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.286 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.286    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_940_n_0
    SLICE_X152Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935/CO[3]
                         net (fo=1, routed)           0.000    15.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_935_n_0
    SLICE_X152Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.386 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    15.386    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_930_n_0
    SLICE_X152Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.436 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925/CO[3]
                         net (fo=1, routed)           0.000    15.436    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_925_n_0
    SLICE_X152Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.486 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922/CO[3]
                         net (fo=1, routed)           0.000    15.486    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_922_n_0
    SLICE_X152Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921/CO[1]
                         net (fo=35, routed)          0.517    16.077    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_921_n_2
    SLICE_X151Y364       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    16.433 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913/CO[3]
                         net (fo=1, routed)           0.000    16.433    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_913_n_0
    SLICE_X151Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.482 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908/CO[3]
                         net (fo=1, routed)           0.000    16.482    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_908_n_0
    SLICE_X151Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.531 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903/CO[3]
                         net (fo=1, routed)           0.000    16.531    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_903_n_0
    SLICE_X151Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.580 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898/CO[3]
                         net (fo=1, routed)           0.000    16.580    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_898_n_0
    SLICE_X151Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.629 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893/CO[3]
                         net (fo=1, routed)           0.000    16.629    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_893_n_0
    SLICE_X151Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.678 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888/CO[3]
                         net (fo=1, routed)           0.000    16.678    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_888_n_0
    SLICE_X151Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883/CO[3]
                         net (fo=1, routed)           0.000    16.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_883_n_0
    SLICE_X151Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.776 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880/CO[3]
                         net (fo=1, routed)           0.000    16.776    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_880_n_0
    SLICE_X151Y372       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    16.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879/CO[1]
                         net (fo=35, routed)          0.412    17.263    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_879_n_2
    SLICE_X150Y368       LUT3 (Prop_lut3_I0_O)        0.118    17.381 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_920/O
                         net (fo=1, routed)           0.000    17.381    core_inst/tx_fifo_axis_tdata_reg[0]_i_920_n_0
    SLICE_X150Y368       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    17.627 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    17.627    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_871_n_0
    SLICE_X150Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.677 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866/CO[3]
                         net (fo=1, routed)           0.000    17.677    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_866_n_0
    SLICE_X150Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.727 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    17.727    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_861_n_0
    SLICE_X150Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.777 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856/CO[3]
                         net (fo=1, routed)           0.000    17.777    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_856_n_0
    SLICE_X150Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.827 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851/CO[3]
                         net (fo=1, routed)           0.000    17.827    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_851_n_0
    SLICE_X150Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.877 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846/CO[3]
                         net (fo=1, routed)           0.000    17.877    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_846_n_0
    SLICE_X150Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841/CO[3]
                         net (fo=1, routed)           0.007    17.933    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_841_n_0
    SLICE_X150Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    17.983 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838/CO[3]
                         net (fo=1, routed)           0.000    17.983    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_838_n_0
    SLICE_X150Y376       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    18.057 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837/CO[1]
                         net (fo=35, routed)          0.411    18.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_837_n_2
    SLICE_X151Y373       LUT3 (Prop_lut3_I0_O)        0.120    18.589 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_878/O
                         net (fo=1, routed)           0.000    18.589    core_inst/tx_fifo_axis_tdata_reg[0]_i_878_n_0
    SLICE_X151Y373       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    18.846 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828/CO[3]
                         net (fo=1, routed)           0.000    18.846    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_828_n_0
    SLICE_X151Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.895 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823/CO[3]
                         net (fo=1, routed)           0.007    18.901    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_823_n_0
    SLICE_X151Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.950 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818/CO[3]
                         net (fo=1, routed)           0.000    18.950    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_818_n_0
    SLICE_X151Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813/CO[3]
                         net (fo=1, routed)           0.000    18.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_813_n_0
    SLICE_X151Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808/CO[3]
                         net (fo=1, routed)           0.000    19.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_808_n_0
    SLICE_X151Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803/CO[3]
                         net (fo=1, routed)           0.000    19.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_803_n_0
    SLICE_X151Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798/CO[3]
                         net (fo=1, routed)           0.000    19.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_798_n_0
    SLICE_X151Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    19.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    19.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_795_n_0
    SLICE_X151Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    19.270 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794/CO[1]
                         net (fo=35, routed)          0.544    19.814    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_794_n_2
    SLICE_X152Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    20.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786/CO[3]
                         net (fo=1, routed)           0.000    20.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_786_n_0
    SLICE_X152Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781/CO[3]
                         net (fo=1, routed)           0.000    20.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_781_n_0
    SLICE_X152Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776/CO[3]
                         net (fo=1, routed)           0.007    20.285    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_776_n_0
    SLICE_X152Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.335 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771/CO[3]
                         net (fo=1, routed)           0.000    20.335    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_771_n_0
    SLICE_X152Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766/CO[3]
                         net (fo=1, routed)           0.000    20.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_766_n_0
    SLICE_X152Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.435 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761/CO[3]
                         net (fo=1, routed)           0.000    20.435    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_761_n_0
    SLICE_X152Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.485 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756/CO[3]
                         net (fo=1, routed)           0.000    20.485    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_756_n_0
    SLICE_X152Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.535 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753/CO[3]
                         net (fo=1, routed)           0.000    20.535    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_753_n_0
    SLICE_X152Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.609 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752/CO[1]
                         net (fo=35, routed)          0.473    21.082    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_752_n_2
    SLICE_X154Y375       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    21.448 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    21.448    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_744_n_0
    SLICE_X154Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.498 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739/CO[3]
                         net (fo=1, routed)           0.000    21.498    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_739_n_0
    SLICE_X154Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.548 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    21.548    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_734_n_0
    SLICE_X154Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.598 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729/CO[3]
                         net (fo=1, routed)           0.000    21.598    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_729_n_0
    SLICE_X154Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.648 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724/CO[3]
                         net (fo=1, routed)           0.000    21.648    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_724_n_0
    SLICE_X154Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.698 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000    21.698    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_719_n_0
    SLICE_X154Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.748 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714/CO[3]
                         net (fo=1, routed)           0.000    21.748    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_714_n_0
    SLICE_X154Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    21.798 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711/CO[3]
                         net (fo=1, routed)           0.000    21.798    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_711_n_0
    SLICE_X154Y383       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    21.872 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710/CO[1]
                         net (fo=35, routed)          0.453    22.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_710_n_2
    SLICE_X153Y378       LUT3 (Prop_lut3_I0_O)        0.120    22.445 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_751/O
                         net (fo=1, routed)           0.000    22.445    core_inst/tx_fifo_axis_tdata_reg[0]_i_751_n_0
    SLICE_X153Y378       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    22.702 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702/CO[3]
                         net (fo=1, routed)           0.000    22.702    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_702_n_0
    SLICE_X153Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    22.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_697_n_0
    SLICE_X153Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.800 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692/CO[3]
                         net (fo=1, routed)           0.000    22.800    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_692_n_0
    SLICE_X153Y381       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.849 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.849    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_687_n_0
    SLICE_X153Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.898 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    22.898    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_682_n_0
    SLICE_X153Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.947 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677/CO[3]
                         net (fo=1, routed)           0.000    22.947    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_677_n_0
    SLICE_X153Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    22.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_672_n_0
    SLICE_X153Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    23.045 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669/CO[3]
                         net (fo=1, routed)           0.000    23.045    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_669_n_0
    SLICE_X153Y386       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.120 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668/CO[1]
                         net (fo=35, routed)          0.462    23.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_668_n_2
    SLICE_X152Y381       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    23.946 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659/CO[3]
                         net (fo=1, routed)           0.000    23.946    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_659_n_0
    SLICE_X152Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.996 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654/CO[3]
                         net (fo=1, routed)           0.000    23.996    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_654_n_0
    SLICE_X152Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.046 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649/CO[3]
                         net (fo=1, routed)           0.000    24.046    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_649_n_0
    SLICE_X152Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.096 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644/CO[3]
                         net (fo=1, routed)           0.000    24.096    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_644_n_0
    SLICE_X152Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639/CO[3]
                         net (fo=1, routed)           0.000    24.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_639_n_0
    SLICE_X152Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.196 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634/CO[3]
                         net (fo=1, routed)           0.000    24.196    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_634_n_0
    SLICE_X152Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.246 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629/CO[3]
                         net (fo=1, routed)           0.000    24.246    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_629_n_0
    SLICE_X152Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.296 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626/CO[3]
                         net (fo=1, routed)           0.000    24.296    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_626_n_0
    SLICE_X152Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    24.370 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625/CO[1]
                         net (fo=35, routed)          0.442    24.812    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_625_n_2
    SLICE_X154Y385       LUT3 (Prop_lut3_I0_O)        0.120    24.932 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_662/O
                         net (fo=1, routed)           0.000    24.932    core_inst/tx_fifo_axis_tdata_reg[0]_i_662_n_0
    SLICE_X154Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.178 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    25.178    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_612_n_0
    SLICE_X154Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.228 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607/CO[3]
                         net (fo=1, routed)           0.000    25.228    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_607_n_0
    SLICE_X154Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.278 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    25.278    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_602_n_0
    SLICE_X154Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.328 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597/CO[3]
                         net (fo=1, routed)           0.000    25.328    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_597_n_0
    SLICE_X154Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592/CO[3]
                         net (fo=1, routed)           0.000    25.378    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_592_n_0
    SLICE_X154Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.428 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587/CO[3]
                         net (fo=1, routed)           0.000    25.428    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_587_n_0
    SLICE_X154Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.478 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584/CO[3]
                         net (fo=1, routed)           0.000    25.478    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_584_n_0
    SLICE_X154Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.552 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583/CO[1]
                         net (fo=35, routed)          0.492    26.044    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_583_n_2
    SLICE_X150Y385       LUT3 (Prop_lut3_I0_O)        0.120    26.164 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_624/O
                         net (fo=1, routed)           0.000    26.164    core_inst/tx_fifo_axis_tdata_reg[0]_i_624_n_0
    SLICE_X150Y385       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    26.410 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575/CO[3]
                         net (fo=1, routed)           0.000    26.410    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_575_n_0
    SLICE_X150Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570/CO[3]
                         net (fo=1, routed)           0.000    26.460    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_570_n_0
    SLICE_X150Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.510 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565/CO[3]
                         net (fo=1, routed)           0.000    26.510    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_565_n_0
    SLICE_X150Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.560 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560/CO[3]
                         net (fo=1, routed)           0.000    26.560    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_560_n_0
    SLICE_X150Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.610 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555/CO[3]
                         net (fo=1, routed)           0.000    26.610    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_555_n_0
    SLICE_X150Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.660 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550/CO[3]
                         net (fo=1, routed)           0.000    26.660    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_550_n_0
    SLICE_X150Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.710 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545/CO[3]
                         net (fo=1, routed)           0.000    26.710    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_545_n_0
    SLICE_X150Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.760 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542/CO[3]
                         net (fo=1, routed)           0.000    26.760    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_542_n_0
    SLICE_X150Y393       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.834 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541/CO[1]
                         net (fo=35, routed)          0.422    27.256    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_541_n_2
    SLICE_X151Y389       LUT3 (Prop_lut3_I0_O)        0.120    27.376 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_582/O
                         net (fo=1, routed)           0.000    27.376    core_inst/tx_fifo_axis_tdata_reg[0]_i_582_n_0
    SLICE_X151Y389       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.633 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    27.633    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_533_n_0
    SLICE_X151Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.682 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528/CO[3]
                         net (fo=1, routed)           0.000    27.682    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_528_n_0
    SLICE_X151Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.731 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523/CO[3]
                         net (fo=1, routed)           0.000    27.731    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_523_n_0
    SLICE_X151Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.780 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518/CO[3]
                         net (fo=1, routed)           0.000    27.780    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_518_n_0
    SLICE_X151Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.829 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    27.829    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_513_n_0
    SLICE_X151Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.878 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508/CO[3]
                         net (fo=1, routed)           0.000    27.878    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_508_n_0
    SLICE_X151Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.927 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    27.927    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_503_n_0
    SLICE_X151Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.976 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.976    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_500_n_0
    SLICE_X151Y397       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.051 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499/CO[1]
                         net (fo=35, routed)          0.388    28.439    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_499_n_2
    SLICE_X152Y392       LUT3 (Prop_lut3_I0_O)        0.118    28.557 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_540/O
                         net (fo=1, routed)           0.000    28.557    core_inst/tx_fifo_axis_tdata_reg[0]_i_540_n_0
    SLICE_X152Y392       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    28.803 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490/CO[3]
                         net (fo=1, routed)           0.000    28.803    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_490_n_0
    SLICE_X152Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.853 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485/CO[3]
                         net (fo=1, routed)           0.000    28.853    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_485_n_0
    SLICE_X152Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.903 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480/CO[3]
                         net (fo=1, routed)           0.000    28.903    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_480_n_0
    SLICE_X152Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    28.953 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475/CO[3]
                         net (fo=1, routed)           0.000    28.953    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_475_n_0
    SLICE_X152Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.003 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470/CO[3]
                         net (fo=1, routed)           0.000    29.003    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_470_n_0
    SLICE_X152Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.053 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465/CO[3]
                         net (fo=1, routed)           0.000    29.053    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_465_n_0
    SLICE_X152Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.103 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460/CO[3]
                         net (fo=1, routed)           0.000    29.103    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_460_n_0
    SLICE_X152Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    29.153 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457/CO[3]
                         net (fo=1, routed)           0.001    29.153    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_457_n_0
    SLICE_X152Y400       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    29.227 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456/CO[1]
                         net (fo=35, routed)          0.458    29.685    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_456_n_2
    SLICE_X153Y395       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    30.041 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448/CO[3]
                         net (fo=1, routed)           0.000    30.041    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_448_n_0
    SLICE_X153Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.090 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000    30.090    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_443_n_0
    SLICE_X153Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.139 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438/CO[3]
                         net (fo=1, routed)           0.000    30.139    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_438_n_0
    SLICE_X153Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.188 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433/CO[3]
                         net (fo=1, routed)           0.000    30.188    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_433_n_0
    SLICE_X153Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.237 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428/CO[3]
                         net (fo=1, routed)           0.001    30.238    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_428_n_0
    SLICE_X153Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.287 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423/CO[3]
                         net (fo=1, routed)           0.000    30.287    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_423_n_0
    SLICE_X153Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.336 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418/CO[3]
                         net (fo=1, routed)           0.000    30.336    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_418_n_0
    SLICE_X153Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    30.385 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415/CO[3]
                         net (fo=1, routed)           0.000    30.385    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_415_n_0
    SLICE_X153Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    30.460 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414/CO[1]
                         net (fo=35, routed)          0.415    30.874    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_414_n_2
    SLICE_X151Y398       LUT3 (Prop_lut3_I0_O)        0.118    30.992 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_455/O
                         net (fo=1, routed)           0.000    30.992    core_inst/tx_fifo_axis_tdata_reg[0]_i_455_n_0
    SLICE_X151Y398       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.249 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    31.249    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_406_n_0
    SLICE_X151Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.298 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.001    31.299    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_401_n_0
    SLICE_X151Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.348 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    31.348    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_396_n_0
    SLICE_X151Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.397 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391/CO[3]
                         net (fo=1, routed)           0.000    31.397    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_391_n_0
    SLICE_X151Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.446 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386/CO[3]
                         net (fo=1, routed)           0.000    31.446    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_386_n_0
    SLICE_X151Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.495 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381/CO[3]
                         net (fo=1, routed)           0.000    31.495    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_381_n_0
    SLICE_X151Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.544 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    31.544    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_376_n_0
    SLICE_X151Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.593 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373/CO[3]
                         net (fo=1, routed)           0.000    31.593    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_373_n_0
    SLICE_X151Y406       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    31.668 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372/CO[1]
                         net (fo=35, routed)          0.519    32.187    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_372_n_2
    SLICE_X150Y401       LUT3 (Prop_lut3_I0_O)        0.118    32.305 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_409/O
                         net (fo=1, routed)           0.000    32.305    core_inst/tx_fifo_axis_tdata_reg[0]_i_409_n_0
    SLICE_X150Y401       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    32.551 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359/CO[3]
                         net (fo=1, routed)           0.000    32.551    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_359_n_0
    SLICE_X150Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.601 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354/CO[3]
                         net (fo=1, routed)           0.000    32.601    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_354_n_0
    SLICE_X150Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.651 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349/CO[3]
                         net (fo=1, routed)           0.000    32.651    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_349_n_0
    SLICE_X150Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.701 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344/CO[3]
                         net (fo=1, routed)           0.000    32.701    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_344_n_0
    SLICE_X150Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.751 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339/CO[3]
                         net (fo=1, routed)           0.000    32.751    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_339_n_0
    SLICE_X150Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.801 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    32.801    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_334_n_0
    SLICE_X150Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    32.851 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331/CO[3]
                         net (fo=1, routed)           0.000    32.851    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_331_n_0
    SLICE_X150Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    32.925 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330/CO[1]
                         net (fo=35, routed)          0.494    33.419    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_330_n_2
    SLICE_X149Y401       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    33.775 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321/CO[3]
                         net (fo=1, routed)           0.000    33.775    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_321_n_0
    SLICE_X149Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.824 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316/CO[3]
                         net (fo=1, routed)           0.000    33.824    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_316_n_0
    SLICE_X149Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.873 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311/CO[3]
                         net (fo=1, routed)           0.000    33.873    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_311_n_0
    SLICE_X149Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.922 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306/CO[3]
                         net (fo=1, routed)           0.000    33.922    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_306_n_0
    SLICE_X149Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.971 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301/CO[3]
                         net (fo=1, routed)           0.000    33.971    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_301_n_0
    SLICE_X149Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.020 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296/CO[3]
                         net (fo=1, routed)           0.000    34.020    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_296_n_0
    SLICE_X149Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.069 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    34.069    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_291_n_0
    SLICE_X149Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    34.118 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288/CO[3]
                         net (fo=1, routed)           0.000    34.118    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_288_n_0
    SLICE_X149Y409       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    34.193 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287/CO[1]
                         net (fo=35, routed)          0.424    34.617    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_287_n_2
    SLICE_X152Y404       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    34.981 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279/CO[3]
                         net (fo=1, routed)           0.000    34.981    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_279_n_0
    SLICE_X152Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.031 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274/CO[3]
                         net (fo=1, routed)           0.000    35.031    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_274_n_0
    SLICE_X152Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.081 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    35.081    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_269_n_0
    SLICE_X152Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.131 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264/CO[3]
                         net (fo=1, routed)           0.000    35.131    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_264_n_0
    SLICE_X152Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.181 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    35.181    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_259_n_0
    SLICE_X152Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.231 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    35.231    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_254_n_0
    SLICE_X152Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.281 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249/CO[3]
                         net (fo=1, routed)           0.000    35.281    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_249_n_0
    SLICE_X152Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.331 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246/CO[3]
                         net (fo=1, routed)           0.000    35.331    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_246_n_0
    SLICE_X152Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    35.405 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245/CO[1]
                         net (fo=35, routed)          0.454    35.859    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_245_n_2
    SLICE_X154Y408       LUT3 (Prop_lut3_I0_O)        0.120    35.979 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_282/O
                         net (fo=1, routed)           0.000    35.979    core_inst/tx_fifo_axis_tdata_reg[0]_i_282_n_0
    SLICE_X154Y408       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    36.225 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232/CO[3]
                         net (fo=1, routed)           0.000    36.225    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_232_n_0
    SLICE_X154Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.275 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227/CO[3]
                         net (fo=1, routed)           0.000    36.275    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_227_n_0
    SLICE_X154Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.325 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222/CO[3]
                         net (fo=1, routed)           0.000    36.325    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_222_n_0
    SLICE_X154Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.375 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217/CO[3]
                         net (fo=1, routed)           0.000    36.375    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_217_n_0
    SLICE_X154Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.425 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212/CO[3]
                         net (fo=1, routed)           0.000    36.425    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_212_n_0
    SLICE_X154Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.475 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207/CO[3]
                         net (fo=1, routed)           0.000    36.475    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_207_n_0
    SLICE_X154Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    36.525 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204/CO[3]
                         net (fo=1, routed)           0.000    36.525    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_204_n_0
    SLICE_X154Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    36.599 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203/CO[1]
                         net (fo=35, routed)          0.465    37.064    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_203_n_2
    SLICE_X153Y410       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    37.420 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    37.420    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_198_n_0
    SLICE_X153Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.469 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000    37.469    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_193_n_0
    SLICE_X153Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.518 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188/CO[3]
                         net (fo=1, routed)           0.000    37.518    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_188_n_0
    SLICE_X153Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.567 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000    37.567    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_183_n_0
    SLICE_X153Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.616 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178/CO[3]
                         net (fo=1, routed)           0.000    37.616    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_178_n_0
    SLICE_X153Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.665 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173/CO[3]
                         net (fo=1, routed)           0.000    37.665    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_173_n_0
    SLICE_X153Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.714 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168/CO[3]
                         net (fo=1, routed)           0.000    37.714    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_168_n_0
    SLICE_X153Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.763 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165/CO[3]
                         net (fo=1, routed)           0.000    37.763    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_165_n_0
    SLICE_X153Y418       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164/CO[1]
                         net (fo=35, routed)          0.486    38.324    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_164_n_2
    SLICE_X152Y413       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    38.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_256/CO[3]
                         net (fo=1, routed)           0.000    38.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_256_n_0
    SLICE_X152Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.738 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159/CO[3]
                         net (fo=1, routed)           0.000    38.738    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_159_n_0
    SLICE_X152Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.788 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    38.788    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_154_n_0
    SLICE_X152Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.838 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149/CO[3]
                         net (fo=1, routed)           0.000    38.838    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_149_n_0
    SLICE_X152Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.888 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144/CO[3]
                         net (fo=1, routed)           0.000    38.888    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_144_n_0
    SLICE_X152Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.938 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139/CO[3]
                         net (fo=1, routed)           0.000    38.938    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_139_n_0
    SLICE_X152Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.988 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.988    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_134_n_0
    SLICE_X152Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.038 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    39.038    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_131_n_0
    SLICE_X152Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.112 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130/CO[1]
                         net (fo=35, routed)          0.412    39.524    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_130_n_2
    SLICE_X151Y416       LUT3 (Prop_lut3_I0_O)        0.120    39.644 r  core_inst/tx_fifo_axis_tdata[63]_i_264/O
                         net (fo=1, routed)           0.000    39.644    core_inst/tx_fifo_axis_tdata[63]_i_264_n_0
    SLICE_X151Y416       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    39.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_248/CO[3]
                         net (fo=1, routed)           0.000    39.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_248_n_0
    SLICE_X151Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_243/CO[3]
                         net (fo=1, routed)           0.000    39.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_243_n_0
    SLICE_X151Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    39.999 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125/CO[3]
                         net (fo=1, routed)           0.000    39.999    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_125_n_0
    SLICE_X151Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.048 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120/CO[3]
                         net (fo=1, routed)           0.000    40.048    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_120_n_0
    SLICE_X151Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.097 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000    40.097    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_115_n_0
    SLICE_X151Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.146 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.146    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_110_n_0
    SLICE_X151Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.195 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105/CO[3]
                         net (fo=1, routed)           0.000    40.195    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_105_n_0
    SLICE_X151Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.244 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102/CO[3]
                         net (fo=1, routed)           0.000    40.244    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_102_n_0
    SLICE_X151Y424       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.319 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101/CO[1]
                         net (fo=35, routed)          0.455    40.774    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_101_n_2
    SLICE_X150Y418       LUT3 (Prop_lut3_I0_O)        0.118    40.892 r  core_inst/tx_fifo_axis_tdata[63]_i_255/O
                         net (fo=1, routed)           0.000    40.892    core_inst/tx_fifo_axis_tdata[63]_i_255_n_0
    SLICE_X150Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.138 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_235/CO[3]
                         net (fo=1, routed)           0.000    41.138    core_inst/tx_fifo_axis_tdata_reg[63]_i_235_n_0
    SLICE_X150Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.188 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_230/CO[3]
                         net (fo=1, routed)           0.000    41.188    core_inst/tx_fifo_axis_tdata_reg[63]_i_230_n_0
    SLICE_X150Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.238 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_225/CO[3]
                         net (fo=1, routed)           0.000    41.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_225_n_0
    SLICE_X150Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.288 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96/CO[3]
                         net (fo=1, routed)           0.000    41.288    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_96_n_0
    SLICE_X150Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.338 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.338    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_91_n_0
    SLICE_X150Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.388 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000    41.388    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_86_n_0
    SLICE_X150Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.438 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.007    41.444    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_81_n_0
    SLICE_X150Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.494 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78/CO[3]
                         net (fo=1, routed)           0.000    41.494    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_78_n_0
    SLICE_X150Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    41.568 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77/CO[1]
                         net (fo=35, routed)          0.489    42.057    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_77_n_2
    SLICE_X153Y422       LUT3 (Prop_lut3_I0_O)        0.120    42.177 r  core_inst/tx_fifo_axis_tdata[63]_i_239/O
                         net (fo=1, routed)           0.000    42.177    core_inst/tx_fifo_axis_tdata[63]_i_239_n_0
    SLICE_X153Y422       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    42.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_212/CO[3]
                         net (fo=1, routed)           0.000    42.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_212_n_0
    SLICE_X153Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.477 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_207/CO[3]
                         net (fo=1, routed)           0.000    42.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_207_n_0
    SLICE_X153Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.526 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.007    42.533    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X153Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.582 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.582    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_72_n_0
    SLICE_X153Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.631 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.631    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_62_n_0
    SLICE_X153Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.680 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    42.680    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_57_n_0
    SLICE_X153Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.729 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54/CO[3]
                         net (fo=1, routed)           0.000    42.729    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_54_n_0
    SLICE_X153Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    42.804 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53/CO[1]
                         net (fo=35, routed)          0.464    43.267    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_53_n_2
    SLICE_X149Y424       LUT3 (Prop_lut3_I0_O)        0.118    43.385 r  core_inst/tx_fifo_axis_tdata[63]_i_224/O
                         net (fo=1, routed)           0.000    43.385    core_inst/tx_fifo_axis_tdata[63]_i_224_n_0
    SLICE_X149Y424       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    43.642 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_187/CO[3]
                         net (fo=1, routed)           0.007    43.649    core_inst/tx_fifo_axis_tdata_reg[63]_i_187_n_0
    SLICE_X149Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.698 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_182/CO[3]
                         net (fo=1, routed)           0.000    43.698    core_inst/tx_fifo_axis_tdata_reg[63]_i_182_n_0
    SLICE_X149Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.747 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_177/CO[3]
                         net (fo=1, routed)           0.000    43.747    core_inst/tx_fifo_axis_tdata_reg[63]_i_177_n_0
    SLICE_X149Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.796 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_172/CO[3]
                         net (fo=1, routed)           0.000    43.796    core_inst/tx_fifo_axis_tdata_reg[63]_i_172_n_0
    SLICE_X149Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.845 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_145/CO[3]
                         net (fo=1, routed)           0.000    43.845    core_inst/tx_fifo_axis_tdata_reg[63]_i_145_n_0
    SLICE_X149Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.894 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.894    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_48_n_0
    SLICE_X149Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.943 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000    43.943    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_32_n_0
    SLICE_X149Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.992 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.992    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_29_n_0
    SLICE_X149Y432       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.067 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28/CO[1]
                         net (fo=35, routed)          0.523    44.590    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_28_n_2
    SLICE_X148Y426       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    44.954 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_124/CO[3]
                         net (fo=1, routed)           0.000    44.954    core_inst/tx_fifo_axis_tdata_reg[63]_i_124_n_0
    SLICE_X148Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.004 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_123/CO[3]
                         net (fo=1, routed)           0.000    45.004    core_inst/tx_fifo_axis_tdata_reg[63]_i_123_n_0
    SLICE_X148Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.054 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.000    45.054    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X148Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.104 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_113/CO[3]
                         net (fo=1, routed)           0.000    45.104    core_inst/tx_fifo_axis_tdata_reg[63]_i_113_n_0
    SLICE_X148Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.154 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    45.154    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X148Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.204 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_74/CO[3]
                         net (fo=1, routed)           0.000    45.204    core_inst/tx_fifo_axis_tdata_reg[63]_i_74_n_0
    SLICE_X148Y432       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.254 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.254    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_23_n_0
    SLICE_X148Y433       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.304 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.304    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_12_n_0
    SLICE_X148Y434       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.378 r  core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11/CO[1]
                         net (fo=35, routed)          0.553    45.931    core_inst/tx_fifo_axis_tdata_reg_reg[0]_i_11_n_2
    SLICE_X147Y425       LUT3 (Prop_lut3_I0_O)        0.120    46.051 r  core_inst/tx_fifo_axis_tdata[63]_i_136/O
                         net (fo=1, routed)           0.000    46.051    core_inst/tx_fifo_axis_tdata[63]_i_136_n_0
    SLICE_X147Y425       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    46.308 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_70/CO[3]
                         net (fo=1, routed)           0.000    46.308    core_inst/tx_fifo_axis_tdata_reg[63]_i_70_n_0
    SLICE_X147Y426       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    46.412 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_64/O[0]
                         net (fo=6, routed)           0.339    46.752    core_inst/tx_fifo_axis_tdata_reg[63]_i_64_n_7
    SLICE_X147Y424       LUT4 (Prop_lut4_I3_O)        0.120    46.872 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_69/O
                         net (fo=3, routed)           0.577    47.449    core_inst/tx_fifo_axis_tdata_reg[0]_i_69_n_0
    SLICE_X146Y432       LUT6 (Prop_lut6_I0_O)        0.043    47.492 r  core_inst/tx_fifo_axis_tdata[63]_i_151/O
                         net (fo=3, routed)           0.428    47.920    core_inst/tx_fifo_axis_tdata[63]_i_151_n_0
    SLICE_X147Y434       LUT6 (Prop_lut6_I1_O)        0.043    47.963 r  core_inst/tx_fifo_axis_tdata[63]_i_82/O
                         net (fo=13, routed)          0.351    48.314    core_inst/tx_fifo_axis_tdata[63]_i_82_n_0
    SLICE_X149Y433       LUT5 (Prop_lut5_I1_O)        0.043    48.357 r  core_inst/tx_fifo_axis_tdata[63]_i_57/O
                         net (fo=1, routed)           0.512    48.869    core_inst/tx_fifo_axis_tdata[63]_i_57_n_0
    SLICE_X150Y432       LUT6 (Prop_lut6_I3_O)        0.043    48.912 r  core_inst/tx_fifo_axis_tdata[63]_i_20/O
                         net (fo=2, routed)           0.325    49.237    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X150Y430       LUT6 (Prop_lut6_I1_O)        0.043    49.280 r  core_inst/tx_fifo_axis_tdata_reg[0]_i_4/O
                         net (fo=1, routed)           0.383    49.663    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg_reg[63]_1
    SLICE_X155Y429       LUT6 (Prop_lut6_I2_O)        0.043    49.706 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[0]_i_1/O
                         net (fo=64, routed)          0.411    50.116    core_inst/udp_complete_inst_n_42
    SLICE_X154Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.313    11.149    core_inst/coreclk_out
    SLICE_X154Y436       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg_reg[61]/C
                         clock pessimism              1.120    12.269    
                         clock uncertainty           -0.035    12.233    
    SLICE_X154Y436       FDRE (Setup_fdre_C_CE)      -0.169    12.064    core_inst/tx_fifo_axis_tdata_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         12.064    
                         arrival time                         -50.116    
  -------------------------------------------------------------------
                         slack                                -38.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core_inst/pkt_n_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/pkt_n_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.314ns (75.593%)  route 0.101ns (24.407%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.658     2.431    core_inst/coreclk_out
    SLICE_X153Y347       FDRE                                         r  core_inst/pkt_n_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y347       FDRE (Prop_fdre_C_Q)         0.100     2.531 r  core_inst/pkt_n_reg_reg[11]/Q
                         net (fo=4, routed)           0.101     2.632    core_inst/pkt_n_reg_reg[11]
    SLICE_X153Y347       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.744 r  core_inst/pkt_n_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.744    core_inst/pkt_n_reg_reg[8]_i_1_n_0
    SLICE_X153Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.769 r  core_inst/pkt_n_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.769    core_inst/pkt_n_reg_reg[12]_i_1_n_0
    SLICE_X153Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.794 r  core_inst/pkt_n_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.794    core_inst/pkt_n_reg_reg[16]_i_1_n_0
    SLICE_X153Y350       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.846 r  core_inst/pkt_n_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.846    core_inst/pkt_n_reg_reg[20]_i_1_n_5
    SLICE_X153Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.985     3.147    core_inst/coreclk_out
    SLICE_X153Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[22]/C
                         clock pessimism             -0.417     2.730    
    SLICE_X153Y350       FDRE (Hold_fdre_C_D)         0.071     2.801    core_inst/pkt_n_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.091ns (34.196%)  route 0.175ns (65.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.002     2.775    <hidden>
    SLICE_X202Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.091     2.866 r  <hidden>
                         net (fo=93, routed)          0.175     3.041    <hidden>
    SLICE_X204Y460       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X204Y460       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.789    
    SLICE_X204Y460       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     2.992    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 core_inst/pkt_n_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/pkt_n_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.327ns (76.334%)  route 0.101ns (23.667%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.658     2.431    core_inst/coreclk_out
    SLICE_X153Y347       FDRE                                         r  core_inst/pkt_n_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y347       FDRE (Prop_fdre_C_Q)         0.100     2.531 r  core_inst/pkt_n_reg_reg[11]/Q
                         net (fo=4, routed)           0.101     2.632    core_inst/pkt_n_reg_reg[11]
    SLICE_X153Y347       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.744 r  core_inst/pkt_n_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.744    core_inst/pkt_n_reg_reg[8]_i_1_n_0
    SLICE_X153Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.769 r  core_inst/pkt_n_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.769    core_inst/pkt_n_reg_reg[12]_i_1_n_0
    SLICE_X153Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.794 r  core_inst/pkt_n_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.794    core_inst/pkt_n_reg_reg[16]_i_1_n_0
    SLICE_X153Y350       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.859 r  core_inst/pkt_n_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.859    core_inst/pkt_n_reg_reg[20]_i_1_n_4
    SLICE_X153Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.985     3.147    core_inst/coreclk_out
    SLICE_X153Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[23]/C
                         clock pessimism             -0.417     2.730    
    SLICE_X153Y350       FDRE (Hold_fdre_C_D)         0.071     2.801    core_inst/pkt_n_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y90   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y94   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y95   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y96   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y92    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y94    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X9Y95    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X200Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X196Y433  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -8.555ns,  Total Violation     -710.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.555ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.531ns  (logic 0.994ns (11.652%)  route 7.537ns (88.348%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 12.988 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.720 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.720    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X182Y477       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.873 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           2.462    21.334    core_inst_n_55
    SLICE_X160Y445       FDCE                                         r  tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.318    12.988    clk_125mhz_int
    SLICE_X160Y445       FDCE                                         r  tx_timer_reg[25]/C
                         clock pessimism              0.000    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X160Y445       FDCE (Setup_fdce_C_D)       -0.055    12.779    tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -21.334    
  -------------------------------------------------------------------
                         slack                                 -8.555    

Slack (VIOLATED) :        -8.401ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.376ns  (logic 0.937ns (11.186%)  route 7.439ns (88.814%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    18.816 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           2.365    21.180    core_inst_n_50
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.317    12.987    clk_125mhz_int
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X160Y443       FDCE (Setup_fdce_C_D)       -0.054    12.779    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -21.180    
  -------------------------------------------------------------------
                         slack                                 -8.401    

Slack (VIOLATED) :        -8.373ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.403ns  (logic 0.896ns (10.663%)  route 7.507ns (89.337%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 13.041 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.775 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           2.432    21.206    core_inst_n_48
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.371    13.041    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[17]/C
                         clock pessimism              0.000    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X164Y447       FDCE (Setup_fdce_C_D)       -0.054    12.833    tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -21.206    
  -------------------------------------------------------------------
                         slack                                 -8.373    

Slack (VIOLATED) :        -8.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.338ns  (logic 0.899ns (10.781%)  route 7.439ns (89.219%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.778 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           2.365    21.142    core_inst_n_51
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.317    12.987    clk_125mhz_int
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X160Y443       FDCE (Setup_fdce_C_D)       -0.054    12.779    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -21.142    
  -------------------------------------------------------------------
                         slack                                 -8.363    

Slack (VIOLATED) :        -8.363ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.392ns  (logic 0.888ns (10.582%)  route 7.504ns (89.418%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 13.041 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    18.767 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           2.429    21.196    core_inst_n_46
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.371    13.041    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[19]/C
                         clock pessimism              0.000    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X164Y447       FDCE (Setup_fdce_C_D)       -0.054    12.833    tx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -8.363    

Slack (VIOLATED) :        -8.354ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.307ns  (logic 0.896ns (10.786%)  route 7.411ns (89.214%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.775 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           2.336    21.111    core_inst_n_53
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.317    12.987    clk_125mhz_int
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X160Y443       FDCE (Setup_fdce_C_D)       -0.077    12.756    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -8.354    

Slack (VIOLATED) :        -8.314ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.289ns  (logic 0.945ns (11.401%)  route 7.344ns (88.599%))
  Logic Levels:           9  (CARRY4=6 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 12.987 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.824 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           2.269    21.093    core_inst_n_52
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.317    12.987    clk_125mhz_int
    SLICE_X160Y443       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X160Y443       FDCE (Setup_fdce_C_D)       -0.054    12.779    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -21.093    
  -------------------------------------------------------------------
                         slack                                 -8.314    

Slack (VIOLATED) :        -8.286ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.293ns  (logic 0.847ns (10.214%)  route 7.446ns (89.786%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 13.041 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.726 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           2.371    21.097    core_inst_n_49
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.371    13.041    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[16]/C
                         clock pessimism              0.000    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X164Y447       FDCE (Setup_fdce_C_D)       -0.077    12.810    tx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -8.286    

Slack (VIOLATED) :        -8.263ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.281ns  (logic 0.850ns (10.265%)  route 7.431ns (89.735%))
  Logic Levels:           8  (CARRY4=5 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 13.041 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.729 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           2.356    21.084    core_inst_n_47
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.371    13.041    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[18]/C
                         clock pessimism              0.000    13.041    
                         clock uncertainty           -0.154    12.887    
    SLICE_X164Y447       FDCE (Setup_fdce_C_D)       -0.066    12.821    tx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -21.084    
  -------------------------------------------------------------------
                         slack                                 -8.263    

Slack (VIOLATED) :        -8.233ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        8.188ns  (logic 0.948ns (11.578%)  route 7.240ns (88.422%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 12.988 - 8.000 ) 
    Source Clock Delay      (SCD):    6.404ns = ( 12.804 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.934    12.804    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X189Y462       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y462       FDSE (Prop_fdse_C_Q)         0.216    13.020 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[4]_replica/Q
                         net (fo=4, routed)           1.390    14.410    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[4]_repN
    SLICE_X188Y462       LUT3 (Prop_lut3_I2_O)        0.043    14.453 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_replica/O
                         net (fo=1, routed)           1.671    16.124    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0_repN_1
    SLICE_X189Y470       LUT6 (Prop_lut6_I4_O)        0.043    16.167 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          2.007    18.174    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.043    18.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000    18.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    18.468 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.517 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.517    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.566 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1_n_0
    SLICE_X182Y474       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.615 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.007    18.622    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[12]_i_1_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.671 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.671    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X182Y476       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.720 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.720    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X182Y477       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.827 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           2.165    20.992    core_inst_n_54
    SLICE_X160Y445       FDCE                                         r  tx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.318    12.988    clk_125mhz_int
    SLICE_X160Y445       FDCE                                         r  tx_timer_reg[26]/C
                         clock pessimism              0.000    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X160Y445       FDCE (Setup_fdce_C_D)       -0.075    12.759    tx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -20.992    
  -------------------------------------------------------------------
                         slack                                 -8.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[6]_replica_1/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.205ns (8.224%)  route 2.288ns (91.776%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.962     2.735    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y470       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[6]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y470       FDSE (Prop_fdse_C_Q)         0.100     2.835 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[6]_replica_1/Q
                         net (fo=1, routed)           1.094     3.929    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[6]_repN_1
    SLICE_X183Y470       LUT4 (Prop_lut4_I3_O)        0.028     3.957 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2/O
                         net (fo=1, routed)           1.194     5.151    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_2_n_0
    SLICE_X182Y472       LUT6 (Prop_lut6_I4_O)        0.028     5.179 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4_comp/O
                         net (fo=1, routed)           0.000     5.179    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_4_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.228 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.228    core_inst_n_36
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[5]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X182Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.228    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.223ns (8.901%)  route 2.282ns (91.099%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.083     5.170    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.198 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000     5.198    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_9_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.247 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.247    core_inst_n_32
    SLICE_X182Y471       FDCE                                         r  tx_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X182Y471       FDCE                                         r  tx_timer_reg[1]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X182Y471       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.225ns (8.906%)  route 2.301ns (91.094%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.102     5.189    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3/O
                         net (fo=1, routed)           0.000     5.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     5.268 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.268    core_inst_n_35
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[6]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X182Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.268    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.249ns (9.763%)  route 2.301ns (90.237%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.102     5.189    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.217 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3/O
                         net (fo=1, routed)           0.000     5.217    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_3_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     5.292 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.292    core_inst_n_34
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[7]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X182Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.223ns (8.731%)  route 2.331ns (91.269%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.132     5.219    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y471       LUT3 (Prop_lut3_I0_O)        0.028     5.247 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000     5.247    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_7_n_0
    SLICE_X182Y471       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     5.296 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     5.296    core_inst_n_30
    SLICE_X182Y471       FDCE                                         r  tx_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.249     3.581    clk_125mhz_int
    SLICE_X182Y471       FDCE                                         r  tx_timer_reg[3]/C
                         clock pessimism              0.000     3.581    
                         clock uncertainty            0.154     3.735    
    SLICE_X182Y471       FDCE (Hold_fdce_C_D)         0.071     3.806    tx_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           5.296    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_active_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.146ns (5.810%)  route 2.367ns (94.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=6, routed)           0.608     3.468    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X188Y464       LUT6 (Prop_lut6_I0_O)        0.028     3.496 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1/O
                         net (fo=4, routed)           1.759     5.255    tx_active_now
    SLICE_X184Y474       FDCE                                         r  tx_active_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.245     3.577    clk_125mhz_int
    SLICE_X184Y474       FDCE                                         r  tx_active_prev_reg/C
                         clock pessimism              0.000     3.577    
                         clock uncertainty            0.154     3.731    
    SLICE_X184Y474       FDCE (Hold_fdce_C_D)         0.032     3.763    tx_active_prev_reg
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           5.255    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.225ns (9.532%)  route 2.136ns (90.468%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=6, routed)           0.483     3.343    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X185Y474       LUT6 (Prop_lut6_I0_O)        0.028     3.371 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica_1/O
                         net (fo=8, routed)           0.213     3.583    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_2
    SLICE_X182Y475       LUT3 (Prop_lut3_I0_O)        0.028     3.611 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_3/O
                         net (fo=1, routed)           0.000     3.611    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_3_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     3.662 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           1.440     5.102    core_inst_n_47
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.118     3.450    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[18]/C
                         clock pessimism              0.000     3.450    
                         clock uncertainty            0.154     3.604    
    SLICE_X164Y447       FDCE (Hold_fdce_C_D)         0.006     3.610    tx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.610    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.494ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.223ns (9.380%)  route 2.154ns (90.620%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[0]/Q
                         net (fo=6, routed)           0.483     3.343    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[0]
    SLICE_X185Y474       LUT6 (Prop_lut6_I0_O)        0.028     3.371 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica_1/O
                         net (fo=8, routed)           0.214     3.584    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_2
    SLICE_X182Y475       LUT3 (Prop_lut3_I0_O)        0.028     3.612 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_4/O
                         net (fo=1, routed)           0.000     3.612    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_4_n_0
    SLICE_X182Y475       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     3.661 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           1.458     5.119    core_inst_n_48
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.118     3.450    clk_125mhz_int
    SLICE_X164Y447       FDCE                                         r  tx_timer_reg[17]/C
                         clock pessimism              0.000     3.450    
                         clock uncertainty            0.154     3.604    
    SLICE_X164Y447       FDCE (Hold_fdce_C_D)         0.021     3.625    tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.625    
                         arrival time                           5.119    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.497ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.229ns (8.945%)  route 2.331ns (91.055%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.132     5.219    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y472       LUT3 (Prop_lut3_I0_O)        0.028     5.247 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5/O
                         net (fo=1, routed)           0.000     5.247    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[4]_i_5_n_0
    SLICE_X182Y472       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     5.302 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.302    core_inst_n_37
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.248     3.580    clk_125mhz_int
    SLICE_X182Y472       FDCE                                         r  tx_timer_reg[4]/C
                         clock pessimism              0.000     3.580    
                         clock uncertainty            0.154     3.734    
    SLICE_X182Y472       FDCE (Hold_fdce_C_D)         0.071     3.805    tx_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           5.302    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 0.223ns (8.691%)  route 2.343ns (91.309%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.578ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.969     2.742    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X188Y463       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y463       FDSE (Prop_fdse_C_Q)         0.118     2.860 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=6, routed)           1.199     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X189Y470       LUT6 (Prop_lut6_I2_O)        0.028     4.087 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_comp_1_replica/O
                         net (fo=17, routed)          1.143     5.231    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_1
    SLICE_X182Y473       LUT3 (Prop_lut3_I0_O)        0.028     5.259 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_4/O
                         net (fo=1, routed)           0.000     5.259    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[8]_i_4_n_0
    SLICE_X182Y473       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.308 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.308    core_inst_n_40
    SLICE_X182Y473       FDCE                                         r  tx_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.246     3.578    clk_125mhz_int
    SLICE_X182Y473       FDCE                                         r  tx_timer_reg[9]/C
                         clock pessimism              0.000     3.578    
                         clock uncertainty            0.154     3.732    
    SLICE_X182Y473       FDCE (Hold_fdce_C_D)         0.071     3.803    tx_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.803    
                         arrival time                           5.308    
  -------------------------------------------------------------------
                         slack                                  1.504    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.623ns  (logic 0.232ns (37.230%)  route 0.391ns (62.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y482                                    0.000     0.000 r  <hidden>
    SLICE_X190Y482       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.391     0.623    <hidden>
    SLICE_X194Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X194Y484       FDRE (Setup_fdre_C_D)       -0.090     3.010    <hidden>
  -------------------------------------------------------------------
                         required time                          3.010    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.535ns  (logic 0.198ns (36.998%)  route 0.337ns (63.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y486                                    0.000     0.000 r  <hidden>
    SLICE_X194Y486       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.337     0.535    <hidden>
    SLICE_X201Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X201Y486       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.624ns  (logic 0.216ns (34.622%)  route 0.408ns (65.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y476                                    0.000     0.000 r  <hidden>
    SLICE_X179Y476       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.408     0.624    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X181Y476       FDRE (Setup_fdre_C_D)       -0.004     6.396    <hidden>
  -------------------------------------------------------------------
                         required time                          6.396    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.569ns  (logic 0.216ns (37.949%)  route 0.353ns (62.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y479                                    0.000     0.000 r  <hidden>
    SLICE_X181Y479       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.353     0.569    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y480       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.493ns  (logic 0.232ns (47.104%)  route 0.261ns (52.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y479                                    0.000     0.000 r  <hidden>
    SLICE_X176Y479       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.261     0.493    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X177Y479       FDRE (Setup_fdre_C_D)       -0.087     6.313    <hidden>
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.561ns  (logic 0.216ns (38.490%)  route 0.345ns (61.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y478                                    0.000     0.000 r  <hidden>
    SLICE_X175Y478       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.345     0.561    <hidden>
    SLICE_X177Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X177Y478       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.477ns  (logic 0.232ns (48.661%)  route 0.245ns (51.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479                                    0.000     0.000 r  <hidden>
    SLICE_X180Y479       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.245     0.477    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y480       FDRE (Setup_fdre_C_D)       -0.086     6.314    <hidden>
  -------------------------------------------------------------------
                         required time                          6.314    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.843ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.547ns  (logic 0.216ns (39.483%)  route 0.331ns (60.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y477                                    0.000     0.000 r  <hidden>
    SLICE_X179Y477       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.331     0.547    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y479       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.514ns  (logic 0.254ns (49.389%)  route 0.260ns (50.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477                                    0.000     0.000 r  <hidden>
    SLICE_X178Y477       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.260     0.514    <hidden>
    SLICE_X176Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X176Y477       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.462ns  (logic 0.216ns (46.773%)  route 0.246ns (53.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y479                                    0.000     0.000 r  <hidden>
    SLICE_X181Y479       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.246     0.462    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X183Y479       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  5.927    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.811ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.610ns  (logic 0.216ns (35.423%)  route 0.394ns (64.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y487                                    0.000     0.000 r  <hidden>
    SLICE_X211Y487       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.394     0.610    <hidden>
    SLICE_X216Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X216Y487       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.601ns  (logic 0.216ns (35.960%)  route 0.385ns (64.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y477                                    0.000     0.000 r  <hidden>
    SLICE_X191Y477       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.385     0.601    <hidden>
    SLICE_X192Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X192Y478       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.263%)  route 0.349ns (61.737%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y437                                    0.000     0.000 r  <hidden>
    SLICE_X218Y437       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.349     0.565    <hidden>
    SLICE_X219Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X219Y438       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.469ns  (logic 0.198ns (42.209%)  route 0.271ns (57.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y487                                    0.000     0.000 r  <hidden>
    SLICE_X211Y487       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.271     0.469    <hidden>
    SLICE_X212Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X212Y487       FDRE (Setup_fdre_C_D)       -0.055     6.345    <hidden>
  -------------------------------------------------------------------
                         required time                          6.345    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.513ns  (logic 0.216ns (42.102%)  route 0.297ns (57.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y487                                    0.000     0.000 r  <hidden>
    SLICE_X211Y487       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.297     0.513    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X211Y486       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.513    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.545ns  (logic 0.216ns (39.636%)  route 0.329ns (60.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y477                                    0.000     0.000 r  <hidden>
    SLICE_X191Y477       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.329     0.545    <hidden>
    SLICE_X192Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X192Y477       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.504ns  (logic 0.254ns (50.386%)  route 0.250ns (49.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y461                                    0.000     0.000 r  <hidden>
    SLICE_X200Y461       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.250     0.504    <hidden>
    SLICE_X199Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X199Y461       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.530ns  (logic 0.216ns (40.766%)  route 0.314ns (59.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y477                                    0.000     0.000 r  <hidden>
    SLICE_X191Y477       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.314     0.530    <hidden>
    SLICE_X192Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X192Y476       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.530ns  (logic 0.254ns (47.886%)  route 0.276ns (52.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y461                                    0.000     0.000 r  <hidden>
    SLICE_X200Y461       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.276     0.530    <hidden>
    SLICE_X200Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X200Y460       FDRE (Setup_fdre_C_D)        0.023     6.423    <hidden>
  -------------------------------------------------------------------
                         required time                          6.423    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.388ns  (logic 0.198ns (51.071%)  route 0.190ns (48.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y462                                    0.000     0.000 r  <hidden>
    SLICE_X202Y462       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.190     0.388    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X201Y463       FDRE (Setup_fdre_C_D)       -0.087     6.313    <hidden>
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  5.925    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.449ns  (logic 0.198ns (44.118%)  route 0.251ns (55.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y491                                    0.000     0.000 r  <hidden>
    SLICE_X215Y491       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.251     0.449    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X215Y488       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.547ns  (logic 0.216ns (39.490%)  route 0.331ns (60.510%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y486                                    0.000     0.000 r  <hidden>
    SLICE_X209Y486       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.331     0.547    <hidden>
    SLICE_X210Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X210Y486       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.574    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.451ns  (logic 0.198ns (43.928%)  route 0.253ns (56.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469                                    0.000     0.000 r  <hidden>
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.253     0.451    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X202Y470       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.383ns  (logic 0.216ns (56.382%)  route 0.167ns (43.618%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y471                                    0.000     0.000 r  <hidden>
    SLICE_X198Y471       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.167     0.383    <hidden>
    SLICE_X199Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X199Y471       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  2.706    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.591ns  (logic 0.198ns (33.495%)  route 0.393ns (66.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y446                                    0.000     0.000 r  <hidden>
    SLICE_X211Y446       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.393     0.591    <hidden>
    SLICE_X211Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y451       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.714%)  route 0.247ns (49.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y454                                    0.000     0.000 r  <hidden>
    SLICE_X206Y454       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.247     0.501    <hidden>
    SLICE_X209Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X209Y454       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.588    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.542ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.581ns  (logic 0.254ns (43.746%)  route 0.327ns (56.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478                                    0.000     0.000 r  <hidden>
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.327     0.581    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X180Y476       FDRE (Setup_fdre_C_D)        0.023     3.123    <hidden>
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.463ns  (logic 0.198ns (42.756%)  route 0.265ns (57.244%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y478                                    0.000     0.000 r  <hidden>
    SLICE_X181Y478       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.265     0.463    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X179Y478       FDRE (Setup_fdre_C_D)       -0.089     3.011    <hidden>
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.810%)  route 0.266ns (51.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478                                    0.000     0.000 r  <hidden>
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.266     0.520    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X180Y477       FDRE (Setup_fdre_C_D)        0.023     3.123    <hidden>
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.439ns  (logic 0.254ns (57.920%)  route 0.185ns (42.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478                                    0.000     0.000 r  <hidden>
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.185     0.439    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X180Y476       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.429ns  (logic 0.254ns (59.273%)  route 0.175ns (40.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478                                    0.000     0.000 r  <hidden>
    SLICE_X180Y478       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.175     0.429    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X180Y477       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  2.692    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.717ns  (logic 0.216ns (30.111%)  route 0.501ns (69.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y486                                    0.000     0.000 r  <hidden>
    SLICE_X219Y486       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.501     0.717    <hidden>
    SLICE_X220Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X220Y487       FDRE (Setup_fdre_C_D)        0.033     3.133    <hidden>
  -------------------------------------------------------------------
                         required time                          3.133    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.618ns  (logic 0.232ns (37.560%)  route 0.386ns (62.440%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486                                    0.000     0.000 r  <hidden>
    SLICE_X216Y486       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.386     0.618    <hidden>
    SLICE_X212Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y486       FDRE (Setup_fdre_C_D)       -0.058     3.042    <hidden>
  -------------------------------------------------------------------
                         required time                          3.042    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.587ns  (logic 0.232ns (39.498%)  route 0.355ns (60.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486                                    0.000     0.000 r  <hidden>
    SLICE_X216Y486       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.355     0.587    <hidden>
    SLICE_X216Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X216Y488       FDRE (Setup_fdre_C_D)       -0.062     3.038    <hidden>
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.583ns  (logic 0.198ns (33.979%)  route 0.385ns (66.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y477                                    0.000     0.000 r  <hidden>
    SLICE_X194Y477       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.385     0.583    <hidden>
    SLICE_X190Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X190Y477       FDRE (Setup_fdre_C_D)       -0.053     3.047    <hidden>
  -------------------------------------------------------------------
                         required time                          3.047    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.541ns  (logic 0.198ns (36.583%)  route 0.343ns (63.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y461                                    0.000     0.000 r  <hidden>
    SLICE_X202Y461       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.343     0.541    <hidden>
    SLICE_X203Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y461       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.492ns  (logic 0.232ns (47.142%)  route 0.260ns (52.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y486                                    0.000     0.000 r  <hidden>
    SLICE_X216Y486       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.260     0.492    <hidden>
    SLICE_X214Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y486       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.488ns  (logic 0.232ns (47.550%)  route 0.256ns (52.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y439                                    0.000     0.000 r  <hidden>
    SLICE_X220Y439       FDSE (Prop_fdse_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.256     0.488    <hidden>
    SLICE_X219Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X219Y437       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.501ns  (logic 0.198ns (39.514%)  route 0.303ns (60.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y477                                    0.000     0.000 r  <hidden>
    SLICE_X194Y477       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.303     0.501    <hidden>
    SLICE_X190Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X190Y477       FDRE (Setup_fdre_C_D)       -0.057     3.043    <hidden>
  -------------------------------------------------------------------
                         required time                          3.043    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.542ns  (logic 0.216ns (39.881%)  route 0.326ns (60.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y460                                    0.000     0.000 r  <hidden>
    SLICE_X201Y460       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.326     0.542    <hidden>
    SLICE_X198Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X198Y461       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.550ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.463ns  (logic 0.198ns (42.751%)  route 0.265ns (57.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y461                                    0.000     0.000 r  <hidden>
    SLICE_X202Y461       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.265     0.463    <hidden>
    SLICE_X203Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y461       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  2.550    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -4.683ns,  Total Violation     -351.133ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.683ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.004ns  (logic 0.254ns (5.076%)  route 4.750ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 12.740 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.750    17.090    sfp_reset_in
    SLICE_X118Y326       FDCE                                         f  blink_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.070    12.740    clk_125mhz_int
    SLICE_X118Y326       FDCE                                         r  blink_cnt_reg[20]/C
                         clock pessimism              0.000    12.740    
                         clock uncertainty           -0.154    12.586    
    SLICE_X118Y326       FDCE (Recov_fdce_C_CLR)     -0.179    12.407    blink_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.407    
                         arrival time                         -17.090    
  -------------------------------------------------------------------
                         slack                                 -4.683    

Slack (VIOLATED) :        -4.402ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.053ns  (logic 0.254ns (5.027%)  route 4.799ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.799    17.139    sfp_reset_in
    SLICE_X160Y452       FDCE                                         f  rx_timer_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X160Y452       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X160Y452       FDCE (Recov_fdce_C_CLR)     -0.179    12.737    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 -4.402    

Slack (VIOLATED) :        -4.402ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.053ns  (logic 0.254ns (5.027%)  route 4.799ns (94.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.070ns = ( 13.070 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.799    17.139    sfp_reset_in
    SLICE_X160Y452       FDCE                                         f  rx_timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.400    13.070    clk_125mhz_int
    SLICE_X160Y452       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.070    
                         clock uncertainty           -0.154    12.916    
    SLICE_X160Y452       FDCE (Recov_fdce_C_CLR)     -0.179    12.737    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -17.139    
  -------------------------------------------------------------------
                         slack                                 -4.402    

Slack (VIOLATED) :        -4.400ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.184ns  (logic 0.254ns (4.899%)  route 4.930ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 13.169 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.930    17.270    sfp_reset_in
    SLICE_X186Y475       FDCE                                         f  blink_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.499    13.169    clk_125mhz_int
    SLICE_X186Y475       FDCE                                         r  blink_cnt_reg[6]/C
                         clock pessimism              0.000    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X186Y475       FDCE (Recov_fdce_C_CLR)     -0.145    12.870    blink_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 -4.400    

Slack (VIOLATED) :        -4.400ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.184ns  (logic 0.254ns (4.899%)  route 4.930ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 13.169 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.930    17.270    sfp_reset_in
    SLICE_X186Y475       FDCE                                         f  blink_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.499    13.169    clk_125mhz_int
    SLICE_X186Y475       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.000    13.169    
                         clock uncertainty           -0.154    13.015    
    SLICE_X186Y475       FDCE (Recov_fdce_C_CLR)     -0.145    12.870    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -17.270    
  -------------------------------------------------------------------
                         slack                                 -4.400    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[20]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.120ns  (logic 0.254ns (4.960%)  route 4.866ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.866    17.206    sfp_reset_in
    SLICE_X183Y477       FDCE                                         f  rx_timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X183Y477       FDCE                                         r  rx_timer_reg[20]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X183Y477       FDCE (Recov_fdce_C_CLR)     -0.206    12.811    rx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[21]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.120ns  (logic 0.254ns (4.960%)  route 4.866ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.866    17.206    sfp_reset_in
    SLICE_X183Y477       FDCE                                         f  rx_timer_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X183Y477       FDCE                                         r  rx_timer_reg[21]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X183Y477       FDCE (Recov_fdce_C_CLR)     -0.206    12.811    rx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[22]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.120ns  (logic 0.254ns (4.960%)  route 4.866ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.866    17.206    sfp_reset_in
    SLICE_X183Y477       FDCE                                         f  rx_timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X183Y477       FDCE                                         r  rx_timer_reg[22]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X183Y477       FDCE (Recov_fdce_C_CLR)     -0.206    12.811    rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.395ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[23]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.120ns  (logic 0.254ns (4.960%)  route 4.866ns (95.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.866    17.206    sfp_reset_in
    SLICE_X183Y477       FDCE                                         f  rx_timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X183Y477       FDCE                                         r  rx_timer_reg[23]/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X183Y477       FDCE (Recov_fdce_C_CLR)     -0.206    12.811    rx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -4.395    

Slack (VIOLATED) :        -4.394ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_blink_enable_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.180ns  (logic 0.254ns (4.903%)  route 4.926ns (95.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 13.171 - 8.000 ) 
    Source Clock Delay      (SCD):    5.686ns = ( 12.086 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216    12.086    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254    12.340 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         4.926    17.266    sfp_reset_in
    SLICE_X184Y477       FDCE                                         f  rx_blink_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.501    13.171    clk_125mhz_int
    SLICE_X184Y477       FDCE                                         r  rx_blink_enable_reg/C
                         clock pessimism              0.000    13.171    
                         clock uncertainty           -0.154    13.017    
    SLICE_X184Y477       FDCE (Recov_fdce_C_CLR)     -0.145    12.872    rx_blink_enable_reg
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                 -4.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[10]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[10]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[11]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[11]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[12]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[13]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[13]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[14]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[14]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[15]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[15]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[16]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[16]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.390ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[17]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.118ns (4.578%)  route 2.459ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.459     4.940    sfp_reset_in
    SLICE_X162Y442       FDCE                                         f  rx_timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.114     3.446    clk_125mhz_int
    SLICE_X162Y442       FDCE                                         r  rx_timer_reg[17]/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty            0.154     3.600    
    SLICE_X162Y442       FDCE (Remov_fdce_C_CLR)     -0.050     3.550    rx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.118ns (4.617%)  route 2.438ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.438     4.918    sfp_reset_in
    SLICE_X140Y412       FDCE                                         f  blink_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.072     3.404    clk_125mhz_int
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.000     3.404    
                         clock uncertainty            0.154     3.558    
    SLICE_X140Y412       FDCE (Remov_fdce_C_CLR)     -0.050     3.508    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.118ns (4.617%)  route 2.438ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.590     2.363    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.118     2.481 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.438     4.918    sfp_reset_in
    SLICE_X140Y412       FDCE                                         f  blink_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.072     3.404    clk_125mhz_int
    SLICE_X140Y412       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.000     3.404    
                         clock uncertainty            0.154     3.558    
    SLICE_X140Y412       FDCE (Remov_fdce_C_CLR)     -0.050     3.508    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           4.918    
  -------------------------------------------------------------------
                         slack                                  1.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.198ns (41.830%)  route 0.275ns (58.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 7.028 - 3.103 ) 
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X218Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.198     4.755 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.275     5.030    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X219Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     7.028    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X219Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.613     7.641    
                         clock uncertainty           -0.035     7.606    
    SLICE_X219Y498       FDCE (Recov_fdce_C_CLR)     -0.284     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  2.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.091ns (40.928%)  route 0.131ns (59.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X218Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.091     2.631 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.131     2.762    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X219Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X219Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.380     2.551    
    SLICE_X219Y498       FDCE (Remov_fdce_C_CLR)     -0.107     2.444    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.216ns (10.544%)  route 1.833ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 11.333 - 6.400 ) 
    Source Clock Delay      (SCD):    6.393ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.923     6.393    sync_reset_156mhz_inst/coreclk_out
    SLICE_X189Y478       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y478       FDPE (Prop_fdpe_C_Q)         0.216     6.609 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=857, routed)         1.833     8.441    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X175Y473       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.497    11.333    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X175Y473       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.740    
                         clock uncertainty           -0.035    12.704    
    SLICE_X175Y473       FDPE (Recov_fdpe_C_PRE)     -0.171    12.533    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  4.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.100ns (9.358%)  route 0.969ns (90.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.963     2.736    sync_reset_156mhz_inst/coreclk_out
    SLICE_X189Y478       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y478       FDPE (Prop_fdpe_C_Q)         0.100     2.836 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=857, routed)         0.969     3.804    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X175Y473       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.243     3.405    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X175Y473       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.763    
    SLICE_X175Y473       FDPE (Remov_fdpe_C_PRE)     -0.072     2.691    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  1.114    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 2.085ns (26.939%)  route 5.654ns (73.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.269     5.279    clk_125mhz_int
    SLICE_X107Y309       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y309       FDCE (Prop_fdce_C_Q)         0.216     5.495 r  blink_5hz_reg/Q
                         net (fo=3, routed)           4.011     9.506    blink_5hz
    SLICE_X185Y476       LUT3 (Prop_lut3_I1_O)        0.043     9.549 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.644    11.192    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    13.018 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.018    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.613ns  (logic 2.210ns (29.037%)  route 5.402ns (70.963%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.269     5.279    clk_125mhz_int
    SLICE_X107Y309       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y309       FDCE (Prop_fdce_C_Q)         0.216     5.495 r  blink_5hz_reg/Q
                         net (fo=3, routed)           4.011     9.506    blink_5hz
    SLICE_X185Y476       LUT3 (Prop_lut3_I0_O)        0.053     9.559 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.392    10.951    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.941    12.892 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.892    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 2.084ns (31.090%)  route 4.620ns (68.910%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.232     5.242    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.458 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.620    10.078    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    11.946 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.946    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 1.974ns (51.986%)  route 1.823ns (48.014%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.535     5.545    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y102        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDSE (Prop_fdse_C_Q)         0.216     5.761 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.823     7.585    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     9.343 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.343    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.972ns  (logic 2.200ns (55.394%)  route 1.772ns (44.606%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.232     5.242    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.458 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.772     7.230    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.214 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.214    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.206ns  (logic 1.971ns (61.484%)  route 1.235ns (38.516%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.535     5.545    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y100        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDSE (Prop_fdse_C_Q)         0.216     5.761 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.235     6.996    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.751 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.751    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.442ns (34.333%)  route 0.845ns (65.666%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.729     2.849    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y100        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDSE (Prop_fdse_C_Q)         0.100     2.949 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.845     3.795    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.137 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.137    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 0.442ns (26.350%)  route 1.235ns (73.650%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.729     2.849    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y102        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDSE (Prop_fdse_C_Q)         0.100     2.949 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.235     4.185    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.527 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.527    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.403ns (63.293%)  route 0.814ns (36.707%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.814     3.638    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     4.941 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     4.941    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.345ns (61.336%)  route 0.848ns (38.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.959     3.079    clk_125mhz_int
    SLICE_X185Y474       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y474       FDCE (Prop_fdce_C_Q)         0.100     3.179 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.238     3.417    tx_blink_enable
    SLICE_X185Y476       LUT3 (Prop_lut3_I1_O)        0.030     3.447 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.610     4.057    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.215     5.271 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.271    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.292ns (56.009%)  route 1.015ns (43.991%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.961     3.081    clk_125mhz_int
    SLICE_X184Y477       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y477       FDCE (Prop_fdce_C_Q)         0.118     3.199 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.237     3.437    rx_blink_enable
    SLICE_X185Y476       LUT3 (Prop_lut3_I0_O)        0.028     3.465 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.778     4.242    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.388 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.388    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.683ns  (logic 1.270ns (34.469%)  route 2.414ns (65.531%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.414     5.238    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.408 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.408    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 2.195ns (25.411%)  route 6.442ns (74.589%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.655     6.125    core_inst/coreclk_out
    SLICE_X160Y416       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y416       FDRE (Prop_fdre_C_Q)         0.254     6.379 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          6.442    12.821    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    14.762 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.762    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 2.166ns (27.540%)  route 5.698ns (72.460%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.977     6.447    <hidden>
    SLICE_X201Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.216     6.663 r  <hidden>
                         net (fo=1, routed)           5.698    12.361    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.311 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.311    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 2.177ns (29.058%)  route 5.316ns (70.942%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.994     6.464    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.254     6.718 r  <hidden>
                         net (fo=1, routed)           5.316    12.034    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    13.957 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.957    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.098ns  (logic 2.216ns (31.215%)  route 4.883ns (68.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    <hidden>
    SLICE_X212Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y444       FDRE (Prop_fdre_C_Q)         0.254     6.565 r  <hidden>
                         net (fo=1, routed)           4.883    11.447    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    13.409 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.409    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 2.194ns (31.629%)  route 4.742ns (68.371%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.705     6.175    core_inst/coreclk_out
    SLICE_X162Y418       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y418       FDRE (Prop_fdre_C_Q)         0.254     6.429 r  core_inst/rx_loopb_reg/Q
                         net (fo=173, routed)         4.742    11.171    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.940    13.111 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.111    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.129ns  (logic 2.123ns (51.405%)  route 2.007ns (48.595%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.927     6.397    <hidden>
    SLICE_X188Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481       FDRE (Prop_fdre_C_Q)         0.254     6.651 r  <hidden>
                         net (fo=2, routed)           0.363     7.014    sfp_1_status_vector[256]
    SLICE_X185Y476       LUT3 (Prop_lut3_I2_O)        0.043     7.057 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.644     8.701    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.526 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.526    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 2.249ns (56.176%)  route 1.755ns (43.824%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.927     6.397    <hidden>
    SLICE_X188Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481       FDRE (Prop_fdre_C_Q)         0.254     6.651 r  <hidden>
                         net (fo=2, routed)           0.363     7.014    sfp_1_status_vector[256]
    SLICE_X185Y476       LUT3 (Prop_lut3_I2_O)        0.054     7.068 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.392     8.460    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.941    10.401 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.401    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.366ns (62.801%)  route 0.809ns (37.199%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.966     2.739    <hidden>
    SLICE_X188Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481       FDRE (Prop_fdre_C_Q)         0.118     2.857 r  <hidden>
                         net (fo=2, routed)           0.199     3.056    sfp_1_status_vector[256]
    SLICE_X185Y476       LUT3 (Prop_lut3_I2_O)        0.033     3.089 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.610     3.699    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.215     4.913 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.913    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.292ns (56.952%)  route 0.977ns (43.048%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.966     2.739    <hidden>
    SLICE_X188Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y481       FDRE (Prop_fdre_C_Q)         0.118     2.857 r  <hidden>
                         net (fo=2, routed)           0.199     3.056    sfp_1_status_vector[256]
    SLICE_X185Y476       LUT3 (Prop_lut3_I2_O)        0.028     3.084 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.778     3.862    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.008 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.008    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.752ns  (logic 1.377ns (36.700%)  route 2.375ns (63.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.840     2.613    core_inst/coreclk_out
    SLICE_X162Y418       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y418       FDRE (Prop_fdre_C_Q)         0.118     2.731 r  core_inst/rx_loopb_reg/Q
                         net (fo=173, routed)         2.375     5.106    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.259     6.365 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.365    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.988ns  (logic 1.399ns (35.072%)  route 2.590ns (64.928%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.930     2.703    <hidden>
    SLICE_X212Y444       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y444       FDRE (Prop_fdre_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=1, routed)           2.590     5.410    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.691 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.691    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.117ns  (logic 1.361ns (33.056%)  route 2.756ns (66.944%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.008     2.781    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y489       FDRE (Prop_fdre_C_Q)         0.118     2.899 r  <hidden>
                         net (fo=1, routed)           2.756     5.655    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     6.898 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.898    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.296ns  (logic 1.369ns (31.871%)  route 2.926ns (68.129%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.996     2.769    <hidden>
    SLICE_X201Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.100     2.869 r  <hidden>
                         net (fo=1, routed)           2.926     5.795    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.064 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.064    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.950ns  (logic 1.378ns (27.837%)  route 3.572ns (72.163%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.813     2.586    core_inst/coreclk_out
    SLICE_X160Y416       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y416       FDRE (Prop_fdre_C_Q)         0.118     2.704 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          3.572     6.276    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     7.536 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.536    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.243ns  (logic 0.518ns (41.680%)  route 0.725ns (58.320%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.725     1.243    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X51Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.409     5.079    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X51Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.521ns (42.073%)  route 0.718ns (57.927%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.718     1.239    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X49Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.409     5.079    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.061ns (11.901%)  route 0.449ns (88.099%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.449     0.509    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X49Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.970     3.302    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X49Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.058ns (11.142%)  route 0.460ns (88.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.460     0.518    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X51Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.970     3.302    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X51Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.043ns (2.325%)  route 1.806ns (97.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.335     1.849    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.043ns (2.325%)  route 1.806ns (97.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.335     1.849    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.043ns (2.325%)  route 1.806ns (97.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.335     1.849    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.043ns (2.325%)  route 1.806ns (97.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.335     1.849    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.043ns (2.325%)  route 1.806ns (97.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.335     1.849    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.028ns (2.810%)  route 0.968ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.800     0.800    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.028     0.828 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.168     0.996    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.028ns (2.810%)  route 0.968ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.800     0.800    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.028     0.828 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.168     0.996    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.028ns (2.810%)  route 0.968ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.800     0.800    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.028     0.828 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.168     0.996    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.028ns (2.810%)  route 0.968ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.800     0.800    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.028     0.828 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.168     0.996    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.028ns (2.810%)  route 0.968ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.800     0.800    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.028     0.828 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.168     0.996    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X209Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.608     1.246    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 1.044ns (49.991%)  route 1.044ns (50.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.670     3.979    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X211Y494       LUT2 (Prop_lut2_I0_O)        0.043     4.022 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.374     4.396    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.991ns  (logic 1.044ns (52.438%)  route 0.947ns (47.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.670     3.979    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X211Y494       LUT2 (Prop_lut2_I0_O)        0.043     4.022 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.276     4.299    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.241ns  (logic 0.216ns (17.399%)  route 1.025ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X201Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=147, routed)         1.025     3.386    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.691     1.890    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.542ns  (logic 0.254ns (46.853%)  route 0.288ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y494       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.288     2.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.747     1.946    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.307%)  route 0.261ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.802     2.154    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y494       FDRE (Prop_fdre_C_Q)         0.254     2.408 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.261     2.669    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.392ns  (logic 0.216ns (55.065%)  route 0.176ns (44.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.801     2.153    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y491       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.176     2.545    <hidden>
    SLICE_X206Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.749     1.948    <hidden>
    SLICE_X206Y491       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.952%)  route 0.096ns (49.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.450     0.988    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X209Y491       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y491       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.096     1.184    <hidden>
    SLICE_X206Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.606     1.244    <hidden>
    SLICE_X206Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.069%)  route 0.138ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y494       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.138     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X207Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.098%)  route 0.169ns (58.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y494       FDRE (Prop_fdre_C_Q)         0.118     1.107 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.169     1.276    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X204Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.451%)  route 0.307ns (70.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y495       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.156     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X211Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.273 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.150     1.424    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.128ns (26.333%)  route 0.358ns (73.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X209Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y495       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.156     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X211Y494       LUT2 (Prop_lut2_I1_O)        0.028     1.273 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.202     1.475    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.607     1.245    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X206Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.849%)  route 0.573ns (85.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    <hidden>
    SLICE_X201Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y489       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=147, routed)         0.573     1.656    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.570     1.208    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 0.254ns (3.339%)  route 7.353ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.353    13.293    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X209Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 0.254ns (3.339%)  route 7.353ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.353    13.293    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X209Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 0.254ns (3.339%)  route 7.353ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.353    13.293    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X209Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 0.254ns (3.339%)  route 7.353ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.353    13.293    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X209Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.607ns  (logic 0.254ns (3.339%)  route 7.353ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.353    13.293    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X209Y494       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.753     1.952    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X209Y494       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.254ns (31.154%)  route 0.561ns (68.846%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    6.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.928     6.398    <hidden>
    SLICE_X190Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y482       FDRE (Prop_fdre_C_Q)         0.254     6.652 r  <hidden>
                         net (fo=1, routed)           0.561     7.213    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.691     1.890    <hidden>
    SLICE_X191Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.917%)  route 0.367ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X216Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/Q
                         net (fo=6, routed)           0.367     7.090    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.917%)  route 0.367ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X216Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/Q
                         net (fo=6, routed)           0.367     7.090    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.917%)  route 0.367ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X216Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/Q
                         net (fo=6, routed)           0.367     7.090    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.254ns (40.917%)  route 0.367ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/sync1_r_reg[4]
    SLICE_X216Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.254     6.723 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_reg/Q
                         net (fo=6, routed)           0.367     7.090    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.755     1.954    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.059%)  route 0.104ns (46.941%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.960     2.733    <hidden>
    SLICE_X178Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  <hidden>
                         net (fo=1, routed)           0.104     2.955    <hidden>
    SLICE_X176Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X176Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.957     2.730    <hidden>
    SLICE_X177Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y475       FDRE (Prop_fdre_C_Q)         0.100     2.830 r  <hidden>
                         net (fo=1, routed)           0.127     2.957    <hidden>
    SLICE_X177Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.554     1.192    <hidden>
    SLICE_X177Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.100ns (43.326%)  route 0.131ns (56.674%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.962     2.735    <hidden>
    SLICE_X181Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y479       FDSE (Prop_fdse_C_Q)         0.100     2.835 r  <hidden>
                         net (fo=1, routed)           0.131     2.966    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.560     1.198    <hidden>
    SLICE_X183Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.107ns (45.384%)  route 0.129ns (54.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.962     2.735    <hidden>
    SLICE_X180Y479       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y479       FDSE (Prop_fdse_C_Q)         0.107     2.842 r  <hidden>
                         net (fo=1, routed)           0.129     2.971    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.561     1.199    <hidden>
    SLICE_X183Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.758%)  route 0.138ns (56.242%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.961     2.734    <hidden>
    SLICE_X176Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y479       FDRE (Prop_fdre_C_Q)         0.107     2.841 r  <hidden>
                         net (fo=1, routed)           0.138     2.978    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.558     1.196    <hidden>
    SLICE_X177Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.043%)  route 0.138ns (53.957%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.960     2.733    <hidden>
    SLICE_X178Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y477       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  <hidden>
                         net (fo=1, routed)           0.138     2.989    <hidden>
    SLICE_X176Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.556     1.194    <hidden>
    SLICE_X176Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.077%)  route 0.143ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.973     2.746    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X185Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y498       FDRE (Prop_fdre_C_Q)         0.100     2.846 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X185Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X185Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.077%)  route 0.143ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.973     2.746    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X185Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y498       FDRE (Prop_fdre_C_Q)         0.100     2.846 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X185Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X185Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.077%)  route 0.143ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.973     2.746    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X185Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y498       FDRE (Prop_fdre_C_Q)         0.100     2.846 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X185Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X185Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.077%)  route 0.143ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        -1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    2.746ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.973     2.746    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X185Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y498       FDRE (Prop_fdre_C_Q)         0.100     2.846 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X185Y496       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.571     1.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X185Y496       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.043ns (1.911%)  route 2.207ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.367     2.250    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.043ns (1.911%)  route 2.207ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.367     2.250    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.043ns (1.911%)  route 2.207ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.367     2.250    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.043ns (1.911%)  route 2.207ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.367     2.250    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.043ns (1.911%)  route 2.207ns (98.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.367     2.250    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X219Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X219Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.043ns (2.044%)  route 2.060ns (97.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.589     2.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X194Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X194Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.043ns (2.044%)  route 2.060ns (97.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.589     2.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X194Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X194Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.043ns (2.044%)  route 2.060ns (97.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.589     2.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X194Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X194Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.043ns (2.044%)  route 2.060ns (97.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.589     2.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X194Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X194Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.043ns (2.044%)  route 2.060ns (97.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.589     2.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X194Y496       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X194Y496       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.028ns (3.443%)  route 0.785ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.329     0.813    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X214Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.028ns (3.443%)  route 0.785ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.329     0.813    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X214Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.028ns (3.443%)  route 0.785ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.329     0.813    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X214Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.028ns (3.443%)  route 0.785ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.329     0.813    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X214Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.028ns (3.443%)  route 0.785ns (96.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.329     0.813    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X214Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.028ns (3.233%)  route 0.838ns (96.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.260     0.866    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y472       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y472       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.028ns (3.233%)  route 0.838ns (96.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.260     0.866    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y472       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y472       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.028ns (3.233%)  route 0.838ns (96.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.260     0.866    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y472       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y472       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.028ns (3.233%)  route 0.838ns (96.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.260     0.866    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y472       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y472       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.028ns (3.233%)  route 0.838ns (96.767%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.260     0.866    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X205Y472       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X205Y472       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.194ns  (logic 1.022ns (46.582%)  route 1.172ns (53.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.172     6.858    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X188Y496       LUT2 (Prop_lut2_I0_O)        0.043     6.901 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.901    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.994ns  (logic 1.022ns (51.256%)  route 0.972ns (48.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.972     6.649    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X204Y472       LUT2 (Prop_lut2_I0_O)        0.043     6.692 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.692    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.554     3.904    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.940ns  (logic 1.022ns (52.694%)  route 0.918ns (47.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.918     6.594    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X218Y498       LUT2 (Prop_lut2_I0_O)        0.043     6.637 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.637    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.687ns  (logic 1.022ns (60.574%)  route 0.665ns (39.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.665     6.351    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X214Y448       LUT2 (Prop_lut2_I0_O)        0.043     6.394 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.394    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.472ns  (logic 0.216ns (45.779%)  route 0.256ns (54.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.216     4.773 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.256     5.029    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.975     4.533    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y472       FDRE (Prop_fdre_C_Q)         0.254     4.787 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.887    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.554     3.904    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.938     4.496    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y496       FDRE (Prop_fdre_C_Q)         0.254     4.750 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.515     3.865    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.321ns  (logic 0.216ns (67.361%)  route 0.105ns (32.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.216     4.616 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.105     4.721    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.633%)  route 0.060ns (37.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.060     2.620    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.973     2.501    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y496       FDRE (Prop_fdre_C_Q)         0.118     2.619 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.674    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.262     2.891    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y472       FDRE (Prop_fdre_C_Q)         0.118     2.639 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.694    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.701%)  route 0.129ns (56.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.129     2.769    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.393%)  route 0.181ns (58.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.181     2.741    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X214Y448       LUT2 (Prop_lut2_I1_O)        0.028     2.769 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.769    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.973     2.501    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y496       FDRE (Prop_fdre_C_Q)         0.118     2.619 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.805    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X188Y496       LUT2 (Prop_lut2_I1_O)        0.028     2.833 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.833    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.262     2.891    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.993     2.521    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y472       FDRE (Prop_fdre_C_Q)         0.118     2.639 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.825    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X204Y472       LUT2 (Prop_lut2_I1_O)        0.028     2.853 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.853    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.280     2.909    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.037%)  route 0.218ns (62.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.218     2.858    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X218Y498       LUT2 (Prop_lut2_I1_O)        0.028     2.886 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.886    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[5]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.658ns  (logic 0.216ns (13.031%)  route 1.442ns (86.969%))
  Logic Levels:           0  
  Clock Path Skew:        -2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X211Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y445       FDRE (Prop_fdre_C_Q)         0.216     6.527 f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=26, routed)          1.442     7.968    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X220Y445       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y445       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[6]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.685ns (52.597%)  route 0.617ns (47.403%))
  Logic Levels:           0  
  Clock Path Skew:        -2.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.990     6.460    <hidden>
    SLICE_X204Y456       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y456       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     7.145 r  <hidden>
                         net (fo=1, routed)           0.617     7.762    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.680ns (54.092%)  route 0.577ns (45.908%))
  Logic Levels:           0  
  Clock Path Skew:        -2.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns
    Source Clock Delay      (SCD):    6.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.996     6.466    <hidden>
    SLICE_X208Y455       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y455       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     7.146 r  <hidden>
                         net (fo=1, routed)           0.577     7.723    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.571     3.921    <hidden>
    SLICE_X216Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.236ns  (logic 0.680ns (55.006%)  route 0.556ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -2.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns
    Source Clock Delay      (SCD):    6.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.990     6.460    <hidden>
    SLICE_X204Y456       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y456       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     7.140 r  <hidden>
                         net (fo=1, routed)           0.556     7.696    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.574     3.924    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.118ns (69.163%)  route 0.053ns (30.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.930     2.703    <hidden>
    SLICE_X220Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y440       FDRE (Prop_fdre_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=2, routed)           0.053     2.873    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.200     2.829    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.693%)  route 0.090ns (47.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.928     2.701    <hidden>
    SLICE_X218Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y437       FDRE (Prop_fdre_C_Q)         0.100     2.801 r  <hidden>
                         net (fo=2, routed)           0.090     2.891    <hidden>
    SLICE_X219Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.199     2.828    <hidden>
    SLICE_X219Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.118ns (56.538%)  route 0.091ns (43.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.930     2.703    <hidden>
    SLICE_X220Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y440       FDSE (Prop_fdse_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=2, routed)           0.091     2.912    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.200     2.829    <hidden>
    SLICE_X221Y440       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.118ns (56.322%)  route 0.092ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.930     2.703    <hidden>
    SLICE_X220Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y440       FDSE (Prop_fdse_C_Q)         0.118     2.821 r  <hidden>
                         net (fo=2, routed)           0.092     2.912    <hidden>
    SLICE_X221Y441       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.200     2.829    <hidden>
    SLICE_X221Y441       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.847%)  route 0.057ns (36.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.990     2.763    <hidden>
    SLICE_X193Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y478       FDSE (Prop_fdse_C_Q)         0.100     2.863 r  <hidden>
                         net (fo=2, routed)           0.057     2.919    <hidden>
    SLICE_X192Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.278     2.907    <hidden>
    SLICE_X192Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.525%)  route 0.055ns (35.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.012     2.785    <hidden>
    SLICE_X221Y497       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y497       FDRE (Prop_fdre_C_Q)         0.100     2.885 r  <hidden>
                         net (fo=1, routed)           0.055     2.940    <hidden>
    SLICE_X220Y497       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    <hidden>
    SLICE_X220Y497       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.603%)  route 0.090ns (47.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    <hidden>
    SLICE_X218Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y476       FDRE (Prop_fdre_C_Q)         0.100     2.872 r  <hidden>
                         net (fo=1, routed)           0.090     2.962    <hidden>
    SLICE_X219Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    <hidden>
    SLICE_X219Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.740%)  route 0.104ns (53.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.001     2.774    <hidden>
    SLICE_X202Y462       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y462       FDSE (Prop_fdse_C_Q)         0.091     2.865 r  <hidden>
                         net (fo=2, routed)           0.104     2.969    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.287     2.916    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.671%)  route 0.097ns (49.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.007     2.780    <hidden>
    SLICE_X219Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y464       FDRE (Prop_fdre_C_Q)         0.100     2.880 r  <hidden>
                         net (fo=1, routed)           0.097     2.977    <hidden>
    SLICE_X220Y464       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.296     2.925    <hidden>
    SLICE_X220Y464       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.391%)  route 0.148ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.962     2.735    <hidden>
    SLICE_X191Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y477       FDRE (Prop_fdre_C_Q)         0.100     2.835 r  <hidden>
                         net (fo=2, routed)           0.148     2.982    <hidden>
    SLICE_X192Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.277     2.906    <hidden>
    SLICE_X192Y477       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 0.043ns (1.934%)  route 2.180ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     2.223    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 0.043ns (1.934%)  route 2.180ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     2.223    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 0.043ns (1.934%)  route 2.180ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     2.223    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 0.043ns (1.934%)  route 2.180ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     2.223    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 0.043ns (1.934%)  route 2.180ns (98.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.340     2.223    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.754     1.953    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.028ns (2.296%)  route 1.191ns (97.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.026     1.026    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.028     1.054 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.165     1.219    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.028ns (2.296%)  route 1.191ns (97.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.026     1.026    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.028     1.054 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.165     1.219    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.028ns (2.296%)  route 1.191ns (97.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.026     1.026    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.028     1.054 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.165     1.219    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.028ns (2.296%)  route 1.191ns (97.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.026     1.026    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.028     1.054 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.165     1.219    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.028ns (2.296%)  route 1.191ns (97.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.026     1.026    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.028     1.054 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.165     1.219    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X219Y493       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y493       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.783ns  (logic 1.044ns (58.563%)  route 0.739ns (41.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.412     3.714    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X220Y487       LUT2 (Prop_lut2_I0_O)        0.043     3.757 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.327     4.084    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.740ns  (logic 1.044ns (60.015%)  route 0.696ns (39.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.412     3.714    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X220Y487       LUT2 (Prop_lut2_I0_O)        0.043     3.757 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.284     4.040    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 0.254ns (16.064%)  route 1.327ns (83.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y478       FDRE (Prop_fdre_C_Q)         0.254     2.394 r  <hidden>
                         net (fo=131, routed)         1.327     3.721    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.749     1.948    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.797ns  (logic 0.216ns (27.118%)  route 0.581ns (72.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y488       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.581     2.950    <hidden>
    SLICE_X205Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    <hidden>
    SLICE_X205Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.692%)  route 0.420ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y489       FDRE (Prop_fdre_C_Q)         0.254     2.409 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.420     2.829    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.752     1.951    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.216ns (42.305%)  route 0.295ns (57.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.295     2.669    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.158     1.250    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.718%)  route 0.222ns (65.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y489       FDRE (Prop_fdre_C_Q)         0.118     1.108 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.222     1.330    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.100ns (22.098%)  route 0.353ns (77.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X214Y488       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y488       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.353     1.443    <hidden>
    SLICE_X205Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X205Y483       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.128ns (20.735%)  route 0.489ns (79.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y492       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.339     1.430    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X220Y487       LUT2 (Prop_lut2_I1_O)        0.028     1.458 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.150     1.608    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X220Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.128ns (19.986%)  route 0.512ns (80.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X219Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y492       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.339     1.430    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X220Y487       LUT2 (Prop_lut2_I1_O)        0.028     1.458 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.173     1.631    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.118ns (13.702%)  route 0.743ns (86.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y478       FDRE (Prop_fdre_C_Q)         0.118     1.097 r  <hidden>
                         net (fo=131, routed)         0.743     1.840    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.254ns (3.486%)  route 7.031ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.031    12.971    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.254ns (3.486%)  route 7.031ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.031    12.971    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.254ns (3.486%)  route 7.031ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.031    12.971    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.254ns (3.486%)  route 7.031ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.031    12.971    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.285ns  (logic 0.254ns (3.486%)  route 7.031ns (96.514%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.031    12.971    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.807%)  route 0.534ns (71.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X217Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.219    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.807%)  route 0.534ns (71.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X217Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.219    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.807%)  route 0.534ns (71.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X217Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.219    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.807%)  route 0.534ns (71.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X217Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.219    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.750ns  (logic 0.216ns (28.807%)  route 0.534ns (71.193%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X217Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.534     7.219    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.845%)  route 0.132ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.010     2.783    <hidden>
    SLICE_X215Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y491       FDRE (Prop_fdre_C_Q)         0.091     2.874 r  <hidden>
                         net (fo=1, routed)           0.132     3.006    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X215Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.154     3.038    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.154     3.038    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.154     3.038    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.154     3.038    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.316%)  route 0.154ns (60.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y493       FDRE (Prop_fdre_C_Q)         0.100     2.884 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.154     3.038    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.683%)  route 0.165ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.008     2.781    <hidden>
    SLICE_X213Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y489       FDRE (Prop_fdre_C_Q)         0.100     2.881 r  <hidden>
                         net (fo=1, routed)           0.165     3.046    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X213Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.501%)  route 0.174ns (63.499%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.004     2.777    <hidden>
    SLICE_X209Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y486       FDRE (Prop_fdre_C_Q)         0.100     2.877 r  <hidden>
                         net (fo=1, routed)           0.174     3.051    <hidden>
    SLICE_X210Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.604     1.242    <hidden>
    SLICE_X210Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.107ns (38.182%)  route 0.173ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.107     2.891 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.173     3.064    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.107ns (38.182%)  route 0.173ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.784ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.011     2.784    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X216Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y496       FDRE (Prop_fdre_C_Q)         0.107     2.891 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.173     3.064    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y493       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.043ns (3.056%)  route 1.364ns (96.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.049     1.049    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.043     1.092 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.407    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.043ns (3.056%)  route 1.364ns (96.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.049     1.049    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.043     1.092 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.407    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.043ns (3.056%)  route 1.364ns (96.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.049     1.049    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.043     1.092 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.407    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.043ns (3.056%)  route 1.364ns (96.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.049     1.049    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.043     1.092 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.407    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.407ns  (logic 0.043ns (3.056%)  route 1.364ns (96.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.049     1.049    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.043     1.092 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.315     1.407    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.735     1.934    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.594%)  route 0.751ns (96.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.779    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.594%)  route 0.751ns (96.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.779    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.594%)  route 0.751ns (96.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.779    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.594%)  route 0.751ns (96.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.779    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.028ns (3.594%)  route 0.751ns (96.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.173     0.779    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 1.044ns (50.850%)  route 1.009ns (49.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.483     3.781    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y470       LUT2 (Prop_lut2_I0_O)        0.043     3.824 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.526     4.350    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 1.044ns (52.986%)  route 0.926ns (47.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.483     3.781    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y470       LUT2 (Prop_lut2_I0_O)        0.043     3.824 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.444     4.267    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.216ns (20.412%)  route 0.842ns (79.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y466       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=131, routed)         0.842     3.203    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.216ns (39.667%)  route 0.329ns (60.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.329     2.684    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.254ns (49.125%)  route 0.263ns (50.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y470       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.263     2.659    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y472       FDRE (Prop_fdre_C_Q)         0.216     2.356 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.547    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y472       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.184    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.905%)  route 0.139ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X208Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y470       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.139     1.237    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    <hidden>
    SLICE_X207Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.519%)  route 0.167ns (62.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.167     1.246    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.100ns (17.507%)  route 0.471ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    <hidden>
    SLICE_X207Y466       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y466       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  <hidden>
                         net (fo=131, routed)         0.471     1.555    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    <hidden>
    SLICE_X204Y469       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.128ns (15.913%)  route 0.676ns (84.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.420     1.499    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y470       LUT2 (Prop_lut2_I1_O)        0.028     1.527 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.257     1.783    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X213Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.128ns (15.021%)  route 0.724ns (84.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.420     1.499    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y470       LUT2 (Prop_lut2_I1_O)        0.028     1.527 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.304     1.831    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.595     1.233    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.254ns (3.749%)  route 6.522ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.522    12.462    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.254ns (3.749%)  route 6.522ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.522    12.462    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.254ns (3.749%)  route 6.522ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.522    12.462    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.254ns (3.749%)  route 6.522ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.522    12.462    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.776ns  (logic 0.254ns (3.749%)  route 6.522ns (96.251%))
  Logic Levels:           0  
  Clock Path Skew:        -3.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         6.522    12.462    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.216ns (31.054%)  route 0.480ns (68.946%))
  Logic Levels:           0  
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.987     6.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y469       FDRE (Prop_fdre_C_Q)         0.216     6.673 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.480     7.152    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.216ns (31.054%)  route 0.480ns (68.946%))
  Logic Levels:           0  
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.987     6.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y469       FDRE (Prop_fdre_C_Q)         0.216     6.673 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.480     7.152    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.216ns (31.054%)  route 0.480ns (68.946%))
  Logic Levels:           0  
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.987     6.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y469       FDRE (Prop_fdre_C_Q)         0.216     6.673 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.480     7.152    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.216ns (31.054%)  route 0.480ns (68.946%))
  Logic Levels:           0  
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.987     6.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y469       FDRE (Prop_fdre_C_Q)         0.216     6.673 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.480     7.152    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.216ns (31.054%)  route 0.480ns (68.946%))
  Logic Levels:           0  
  Clock Path Skew:        -4.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    6.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.987     6.457    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y469       FDRE (Prop_fdre_C_Q)         0.216     6.673 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.480     7.152    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.742     1.941    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.603%)  route 0.090ns (47.397%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.994     2.767    <hidden>
    SLICE_X198Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y471       FDRE (Prop_fdre_C_Q)         0.100     2.867 r  <hidden>
                         net (fo=1, routed)           0.090     2.957    <hidden>
    SLICE_X199Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.590     1.228    <hidden>
    SLICE_X199Y471       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.135%)  route 0.136ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.996     2.769    <hidden>
    SLICE_X201Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y469       FDRE (Prop_fdre_C_Q)         0.091     2.860 r  <hidden>
                         net (fo=1, routed)           0.136     2.996    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.466%)  route 0.147ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.147     3.019    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y473       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.466%)  route 0.147ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.147     3.019    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y473       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.466%)  route 0.147ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.147     3.019    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y473       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.466%)  route 0.147ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.147     3.019    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y473       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.466%)  route 0.147ns (59.534%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.999     2.772    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y473       FDRE (Prop_fdre_C_Q)         0.100     2.872 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.147     3.019    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y473       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y473       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.417%)  route 0.142ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.996     2.769    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y469       FDRE (Prop_fdre_C_Q)         0.118     2.887 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.142     3.029    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X200Y470       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X200Y470       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.417%)  route 0.142ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.996     2.769    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y469       FDRE (Prop_fdre_C_Q)         0.118     2.887 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.142     3.029    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X200Y470       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X200Y470       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.118ns (45.417%)  route 0.142ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        -1.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.996     2.769    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y469       FDRE (Prop_fdre_C_Q)         0.118     2.887 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.142     3.029    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X200Y470       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.591     1.229    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X200Y470       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.043ns (3.341%)  route 1.244ns (96.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.891     0.891    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.043     0.934 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     1.287    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.043ns (3.341%)  route 1.244ns (96.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.891     0.891    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.043     0.934 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     1.287    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.043ns (3.341%)  route 1.244ns (96.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.891     0.891    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.043     0.934 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     1.287    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.043ns (3.341%)  route 1.244ns (96.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.891     0.891    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.043     0.934 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     1.287    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.287ns  (logic 0.043ns (3.341%)  route 1.244ns (96.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.891     0.891    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.043     0.934 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.353     1.287    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.656    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.656    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.656    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.656    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.172     0.656    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X216Y452       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.848ns  (logic 1.044ns (56.508%)  route 0.804ns (43.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.531     3.839    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.882 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.273     4.154    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.832ns  (logic 1.044ns (56.999%)  route 0.788ns (43.001%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.531     3.839    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X216Y453       LUT2 (Prop_lut2_I0_O)        0.043     3.882 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.257     4.139    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.254ns (37.686%)  route 0.420ns (62.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    <hidden>
    SLICE_X212Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y455       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  <hidden>
                         net (fo=131, routed)         0.420     2.830    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.216ns (33.252%)  route 0.434ns (66.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y454       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.434     2.808    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.254ns (49.096%)  route 0.263ns (50.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.263     2.675    <hidden>
    SLICE_X214Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    <hidden>
    SLICE_X214Y451       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.487ns  (logic 0.216ns (44.384%)  route 0.271ns (55.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.271     2.645    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.380%)  route 0.142ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y453       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.142     1.234    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.497%)  route 0.141ns (54.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y453       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.141     1.251    <hidden>
    SLICE_X214Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    <hidden>
    SLICE_X214Y451       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.157%)  route 0.232ns (69.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y454       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.232     1.324    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.224%)  route 0.217ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X212Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y455       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  <hidden>
                         net (fo=131, routed)         0.217     1.326    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.587%)  route 0.372ns (74.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X214Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.239     1.332    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y453       LUT2 (Prop_lut2_I1_O)        0.028     1.360 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.134     1.493    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y454       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.128ns (25.189%)  route 0.380ns (74.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X214Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.239     1.332    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X216Y453       LUT2 (Prop_lut2_I1_O)        0.028     1.360 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.142     1.501    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 0.254ns (4.158%)  route 5.854ns (95.842%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.854    11.794    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 0.254ns (4.158%)  route 5.854ns (95.842%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.854    11.794    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 0.254ns (4.158%)  route 5.854ns (95.842%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.854    11.794    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 0.254ns (4.158%)  route 5.854ns (95.842%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.854    11.794    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.108ns  (logic 0.254ns (4.158%)  route 5.854ns (95.842%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.854    11.794    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X217Y452       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y452       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.254ns (28.191%)  route 0.647ns (71.809%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.841     6.311    <hidden>
    SLICE_X212Y446       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y446       FDRE (Prop_fdre_C_Q)         0.254     6.565 r  <hidden>
                         net (fo=1, routed)           0.647     7.212    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y454       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.216ns (32.020%)  route 0.459ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y449       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.459     6.987    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.216ns (32.020%)  route 0.459ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y449       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.459     6.987    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.216ns (32.020%)  route 0.459ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y449       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.459     6.987    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.216ns (32.020%)  route 0.459ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y449       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.459     6.987    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X219Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X219Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.218%)  route 0.121ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X217Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y447       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.121     2.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y453       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y453       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.218%)  route 0.121ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X217Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y447       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.121     2.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y453       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y453       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.218%)  route 0.121ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X217Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y447       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.121     2.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y453       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y453       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.218%)  route 0.121ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X217Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y447       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.121     2.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y453       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y453       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.218%)  route 0.121ns (54.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X217Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y447       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.121     2.926    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y453       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X217Y453       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.454%)  route 0.174ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.174     2.979    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.454%)  route 0.174ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.174     2.979    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.454%)  route 0.174ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.174     2.979    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.454%)  route 0.174ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.174     2.979    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.454%)  route 0.174ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y449       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.174     2.979    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X217Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X217Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.285     2.168    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.285     2.168    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.285     2.168    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.285     2.168    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.168ns  (logic 0.043ns (1.983%)  route 2.125ns (98.017%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.840     1.840    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X219Y496       LUT1 (Prop_lut1_I0_O)        0.043     1.883 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.285     2.168    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X219Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X219Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.043ns (2.208%)  route 1.904ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.433     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X215Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.043ns (2.208%)  route 1.904ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.433     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X215Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.043ns (2.208%)  route 1.904ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.433     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X215Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.043ns (2.208%)  route 1.904ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.433     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X215Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.043ns (2.208%)  route 1.904ns (97.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.471     1.471    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X206Y497       LUT1 (Prop_lut1_I0_O)        0.043     1.514 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.433     1.947    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X215Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.028ns (3.758%)  route 0.717ns (96.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.745    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.028ns (3.758%)  route 0.717ns (96.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.745    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.028ns (3.758%)  route 0.717ns (96.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.745    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.028ns (3.758%)  route 0.717ns (96.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.745    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.028ns (3.758%)  route 0.717ns (96.242%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.578     0.578    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X206Y471       LUT1 (Prop_lut1_I0_O)        0.028     0.606 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.139     0.745    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X206Y471       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.285     3.447    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X206Y471       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.028ns (3.451%)  route 0.783ns (96.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.327     0.811    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.028ns (3.451%)  route 0.783ns (96.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.327     0.811    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.028ns (3.451%)  route 0.783ns (96.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.327     0.811    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.028ns (3.451%)  route 0.783ns (96.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.327     0.811    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.028ns (3.451%)  route 0.783ns (96.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.456     0.456    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X216Y456       LUT1 (Prop_lut1_I0_O)        0.028     0.484 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.327     0.811    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X215Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X215Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.259ns (11.655%)  route 1.963ns (88.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.366     5.376    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.216     5.592 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.681     7.274    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.317 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.598    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.259ns (11.655%)  route 1.963ns (88.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.366     5.376    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.216     5.592 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.681     7.274    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.317 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.598    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.259ns (11.655%)  route 1.963ns (88.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.366     5.376    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.216     5.592 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.681     7.274    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.317 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.598    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.259ns (11.655%)  route 1.963ns (88.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.366     5.376    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X55Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y160        FDRE (Prop_fdre_C_Q)         0.216     5.592 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.681     7.274    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X56Y256        LUT2 (Prop_lut2_I0_O)        0.043     7.317 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.598    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.091     4.527    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.724%)  route 0.805ns (86.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.668     3.492    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.520 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.657    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.797     2.959    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.724%)  route 0.805ns (86.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.668     3.492    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.520 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.657    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.797     2.959    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.724%)  route 0.805ns (86.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.668     3.492    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.520 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.657    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.797     2.959    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.128ns (13.724%)  route 0.805ns (86.276%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.604     2.724    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X51Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.824 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.668     3.492    si5324_i2c_init_inst/Q[0]
    SLICE_X56Y256        LUT2 (Prop_lut2_I1_O)        0.028     3.520 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.657    sync_reset_sfp_inst/AS[0]
    SLICE_X56Y256        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.797     2.959    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.440ns  (logic 0.680ns (47.227%)  route 0.760ns (52.773%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.733     2.085    <hidden>
    SLICE_X174Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.765 r  <hidden>
                         net (fo=1, routed)           0.760     3.525    <hidden>
    SLICE_X171Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.463     4.899    <hidden>
    SLICE_X171Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.685ns (59.429%)  route 0.468ns (40.571%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.773 r  <hidden>
                         net (fo=1, routed)           0.468     3.241    <hidden>
    SLICE_X171Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.465     4.901    <hidden>
    SLICE_X171Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.680ns (59.211%)  route 0.468ns (40.789%))
  Logic Levels:           0  
  Clock Path Skew:        2.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.729     2.081    <hidden>
    SLICE_X176Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.761 r  <hidden>
                         net (fo=1, routed)           0.468     3.229    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.460     4.896    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.685ns (61.390%)  route 0.431ns (38.610%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.771 r  <hidden>
                         net (fo=1, routed)           0.431     3.202    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.504     4.940    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.685ns (61.596%)  route 0.427ns (38.404%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X174Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.773 r  <hidden>
                         net (fo=1, routed)           0.427     3.200    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.507     4.943    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.688ns (61.845%)  route 0.424ns (38.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.771 r  <hidden>
                         net (fo=1, routed)           0.424     3.195    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.460     4.896    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.685ns (61.910%)  route 0.421ns (38.090%))
  Logic Levels:           0  
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X178Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.685     2.768 r  <hidden>
                         net (fo=1, routed)           0.421     3.189    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.460     4.896    <hidden>
    SLICE_X173Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.101ns  (logic 0.673ns (61.143%)  route 0.428ns (38.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X178Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.756 r  <hidden>
                         net (fo=1, routed)           0.428     3.184    <hidden>
    SLICE_X175Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.502     4.938    <hidden>
    SLICE_X175Y480       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.096ns  (logic 0.673ns (61.406%)  route 0.423ns (38.594%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.731     2.083    <hidden>
    SLICE_X180Y480       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y480       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.756 r  <hidden>
                         net (fo=1, routed)           0.423     3.179    <hidden>
    SLICE_X172Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.461     4.897    <hidden>
    SLICE_X172Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.091ns  (logic 0.688ns (63.049%)  route 0.403ns (36.951%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.733     2.085    <hidden>
    SLICE_X176Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.773 r  <hidden>
                         net (fo=1, routed)           0.403     3.176    <hidden>
    SLICE_X171Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.463     4.899    <hidden>
    SLICE_X171Y484       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.785%)  route 0.094ns (44.215%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X180Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478       FDSE (Prop_fdse_C_Q)         0.118     1.060 r  <hidden>
                         net (fo=2, routed)           0.094     1.154    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.247     3.409    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.244%)  route 0.100ns (45.756%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X180Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.118     1.060 r  <hidden>
                         net (fo=2, routed)           0.100     1.160    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.245     3.407    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.550%)  route 0.139ns (60.450%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X181Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y478       FDSE (Prop_fdse_C_Q)         0.091     1.033 r  <hidden>
                         net (fo=2, routed)           0.139     1.172    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.248     3.410    <hidden>
    SLICE_X179Y478       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.118ns (45.492%)  route 0.141ns (54.508%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X180Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.118     1.060 r  <hidden>
                         net (fo=2, routed)           0.141     1.201    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.247     3.409    <hidden>
    SLICE_X180Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.689%)  route 0.173ns (63.311%))
  Logic Levels:           0  
  Clock Path Skew:        2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.406     0.944    <hidden>
    SLICE_X175Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y482       FDRE (Prop_fdre_C_Q)         0.100     1.044 r  <hidden>
                         net (fo=1, routed)           0.173     1.217    <hidden>
    SLICE_X173Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.224     3.386    <hidden>
    SLICE_X173Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.118ns (41.026%)  route 0.170ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.404     0.942    <hidden>
    SLICE_X180Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y478       FDRE (Prop_fdre_C_Q)         0.118     1.060 r  <hidden>
                         net (fo=2, routed)           0.170     1.230    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.245     3.407    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.091%)  route 0.185ns (64.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.453     0.991    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X211Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y496       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.185     1.276    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X211Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.300     3.462    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X211Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.297ns (76.999%)  route 0.089ns (23.001%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X174Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y485       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.243 r  <hidden>
                         net (fo=1, routed)           0.089     1.332    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.253     3.415    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.297ns (75.686%)  route 0.095ns (24.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X178Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.244 r  <hidden>
                         net (fo=1, routed)           0.095     1.339    <hidden>
    SLICE_X178Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.251     3.413    <hidden>
    SLICE_X178Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.296ns (74.891%)  route 0.099ns (25.109%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.407     0.945    <hidden>
    SLICE_X176Y482       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y482       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.241 r  <hidden>
                         net (fo=1, routed)           0.099     1.340    <hidden>
    SLICE_X174Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.249     3.411    <hidden>
    SLICE_X174Y481       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.232ns (41.993%)  route 0.320ns (58.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.938     4.496    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X188Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y496       FDRE (Prop_fdre_C_Q)         0.232     4.728 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.320     5.048    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X184Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X184Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.481ns  (logic 0.216ns (44.862%)  route 0.265ns (55.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    4.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.999     4.557    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X218Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y498       FDRE (Prop_fdre_C_Q)         0.216     4.773 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.265     5.038    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X217Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X217Y498       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.232ns (46.645%)  route 0.265ns (53.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    4.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.975     4.533    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X204Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y472       FDRE (Prop_fdre_C_Q)         0.232     4.765 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.265     5.030    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X201Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.556     4.992    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X201Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.551ns  (logic 0.198ns (35.957%)  route 0.353ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.842     4.400    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.198     4.598 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.353     4.951    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X212Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.491     4.927    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X212Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.147%)  route 0.125ns (57.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    <hidden>
    SLICE_X221Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y439       FDRE (Prop_fdre_C_Q)         0.091     2.548 r  <hidden>
                         net (fo=1, routed)           0.125     2.673    <hidden>
    SLICE_X220Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.199     3.361    <hidden>
    SLICE_X220Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.038%)  route 0.131ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    <hidden>
    SLICE_X219Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y439       FDRE (Prop_fdre_C_Q)         0.091     2.548 r  <hidden>
                         net (fo=1, routed)           0.131     2.679    <hidden>
    SLICE_X219Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.197     3.359    <hidden>
    SLICE_X219Y437       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.091ns (41.071%)  route 0.131ns (58.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X219Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y440       FDSE (Prop_fdse_C_Q)         0.091     2.549 r  <hidden>
                         net (fo=1, routed)           0.131     2.680    <hidden>
    SLICE_X218Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.199     3.361    <hidden>
    SLICE_X218Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.455%)  route 0.130ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    <hidden>
    SLICE_X221Y439       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y439       FDSE (Prop_fdse_C_Q)         0.100     2.557 r  <hidden>
                         net (fo=1, routed)           0.130     2.687    <hidden>
    SLICE_X220Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.199     3.361    <hidden>
    SLICE_X220Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.232%)  route 0.135ns (55.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    <hidden>
    SLICE_X220Y439       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y439       FDSE (Prop_fdse_C_Q)         0.107     2.564 r  <hidden>
                         net (fo=1, routed)           0.135     2.699    <hidden>
    SLICE_X219Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.197     3.359    <hidden>
    SLICE_X219Y437       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.100ns (53.799%)  route 0.086ns (46.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.001     2.529    <hidden>
    SLICE_X201Y462       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y462       FDSE (Prop_fdse_C_Q)         0.100     2.629 r  <hidden>
                         net (fo=1, routed)           0.086     2.715    <hidden>
    SLICE_X199Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.288     3.450    <hidden>
    SLICE_X199Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.581%)  route 0.135ns (57.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.992     2.520    <hidden>
    SLICE_X195Y478       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y478       FDSE (Prop_fdse_C_Q)         0.100     2.620 r  <hidden>
                         net (fo=1, routed)           0.135     2.755    <hidden>
    SLICE_X192Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.279     3.441    <hidden>
    SLICE_X192Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.091ns (39.369%)  route 0.140ns (60.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    <hidden>
    SLICE_X202Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y461       FDRE (Prop_fdre_C_Q)         0.091     2.621 r  <hidden>
                         net (fo=1, routed)           0.140     2.761    <hidden>
    SLICE_X203Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.291     3.453    <hidden>
    SLICE_X203Y461       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.223%)  route 0.143ns (58.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.991     2.519    <hidden>
    SLICE_X195Y477       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y477       FDSE (Prop_fdse_C_Q)         0.100     2.619 r  <hidden>
                         net (fo=1, routed)           0.143     2.762    <hidden>
    SLICE_X192Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.279     3.441    <hidden>
    SLICE_X192Y479       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.091ns (29.675%)  route 0.216ns (70.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.216     2.767    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X212Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.199     3.361    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X212Y445       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.678ns  (logic 0.254ns (37.456%)  route 0.424ns (62.544%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y492       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.424     2.835    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.216ns (35.418%)  route 0.394ns (64.582%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y485       FDRE (Prop_fdre_C_Q)         0.216     2.363 r  <hidden>
                         net (fo=2, routed)           0.394     2.757    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X209Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.570     5.006    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X209Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.216ns (36.316%)  route 0.379ns (63.684%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.796     2.148    <hidden>
    SLICE_X209Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y485       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  <hidden>
                         net (fo=5, routed)           0.379     2.743    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.570     5.006    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.254ns (45.118%)  route 0.309ns (54.882%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y490       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.309     2.719    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.574     5.010    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.458ns  (logic 0.216ns (47.149%)  route 0.242ns (52.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.242     2.616    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.127     1.219    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X219Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.555%)  route 0.173ns (59.445%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y490       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.173     1.282    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X221Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.811%)  route 0.205ns (67.190%))
  Logic Levels:           0  
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X209Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y485       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=5, routed)           0.205     1.290    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.297     3.459    <hidden>
    SLICE_X212Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.272%)  route 0.210ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        2.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.447     0.985    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y485       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  <hidden>
                         net (fo=2, routed)           0.210     1.295    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X209Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.296     3.458    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X209Y489       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.895%)  route 0.230ns (66.105%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y492       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y492       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.230     1.339    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X221Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.300     3.462    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X221Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.216ns (36.056%)  route 0.383ns (63.944%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.383     2.738    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X202Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.558     4.994    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X202Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.216ns (36.056%)  route 0.383ns (63.944%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    <hidden>
    SLICE_X205Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y469       FDRE (Prop_fdre_C_Q)         0.216     2.354 r  <hidden>
                         net (fo=2, routed)           0.383     2.737    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.565ns  (logic 0.216ns (38.231%)  route 0.349ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y472       FDRE (Prop_fdre_C_Q)         0.216     2.358 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.349     2.707    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X215Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X215Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.216ns (43.495%)  route 0.281ns (56.505%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y473       FDRE (Prop_fdre_C_Q)         0.216     2.356 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.281     2.637    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.486ns  (logic 0.216ns (44.483%)  route 0.270ns (55.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.785     2.137    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y470       FDRE (Prop_fdre_C_Q)         0.216     2.353 r  <hidden>
                         net (fo=5, routed)           0.270     2.623    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.558     4.994    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.555%)  route 0.147ns (59.445%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.438     0.976    <hidden>
    SLICE_X205Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y470       FDRE (Prop_fdre_C_Q)         0.100     1.076 r  <hidden>
                         net (fo=5, routed)           0.147     1.223    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.284     3.446    <hidden>
    SLICE_X205Y468       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.224%)  route 0.162ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y473       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y473       FDRE (Prop_fdre_C_Q)         0.100     1.080 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.162     1.242    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.247%)  route 0.192ns (65.753%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y472       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.192     1.273    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X215Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.289     3.451    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X215Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.439%)  route 0.218ns (68.561%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X207Y471       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.218     1.297    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X202Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.283     3.445    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X202Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.050%)  route 0.222ns (68.950%))
  Logic Levels:           0  
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.439     0.977    <hidden>
    SLICE_X205Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y469       FDRE (Prop_fdre_C_Q)         0.100     1.077 r  <hidden>
                         net (fo=2, routed)           0.222     1.299    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.289     3.451    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X207Y467       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.216ns (29.442%)  route 0.518ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y452       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.518     2.892    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.254ns (36.511%)  route 0.442ns (63.489%))
  Logic Levels:           0  
  Clock Path Skew:        2.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y452       FDRE (Prop_fdre_C_Q)         0.254     2.410 r  <hidden>
                         net (fo=2, routed)           0.442     2.852    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X215Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X215Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.216ns (35.401%)  route 0.394ns (64.599%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    <hidden>
    SLICE_X211Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y452       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  <hidden>
                         net (fo=5, routed)           0.394     2.766    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.491     4.927    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.216ns (35.686%)  route 0.389ns (64.314%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y452       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.389     2.763    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.435ns  (logic 0.216ns (49.701%)  route 0.219ns (50.299%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.219     2.593    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.100ns (43.178%)  route 0.132ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y450       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.132     1.225    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.303%)  route 0.200ns (66.697%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.200     1.293    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.730%)  route 0.215ns (68.270%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X211Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y452       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  <hidden>
                         net (fo=5, routed)           0.215     1.307    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.200     3.362    <hidden>
    SLICE_X211Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.244%)  route 0.260ns (68.756%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y452       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  <hidden>
                         net (fo=2, routed)           0.260     1.370    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X215Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X215Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.100ns (26.271%)  route 0.281ns (73.729%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.281     1.374    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X219Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 0.254ns (3.032%)  route 8.122ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         8.122    14.062    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X182Y495       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X182Y495       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 0.254ns (3.032%)  route 8.122ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         8.122    14.062    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X182Y495       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X182Y495       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 0.254ns (3.032%)  route 8.122ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         8.122    14.062    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X182Y495       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X182Y495       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 0.254ns (3.032%)  route 8.122ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         8.122    14.062    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X182Y495       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X182Y495       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.376ns  (logic 0.254ns (3.032%)  route 8.122ns (96.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         8.122    14.062    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X182Y495       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.514     4.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X182Y495       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 0.254ns (3.444%)  route 7.122ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.122    13.062    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X216Y495       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X216Y495       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 0.254ns (3.444%)  route 7.122ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.122    13.062    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X216Y495       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X216Y495       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 0.254ns (3.444%)  route 7.122ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.122    13.062    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X216Y495       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X216Y495       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 0.254ns (3.444%)  route 7.122ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.122    13.062    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X216Y495       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X216Y495       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 0.254ns (3.444%)  route 7.122ns (96.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    5.686ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.216     5.686    sync_reset_sfp_inst/coreclk_out
    SLICE_X56Y256        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y256        FDPE (Prop_fdpe_C_Q)         0.254     5.940 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         7.122    13.062    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X216Y495       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X216Y495       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.932     2.705    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X168Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y455       FDRE (Prop_fdre_C_Q)         0.107     2.812 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.890    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X168Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.219     3.381    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X168Y455       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.957     2.730    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X174Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y473       FDRE (Prop_fdre_C_Q)         0.107     2.837 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.915    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X174Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.243     3.405    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X174Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.630%)  route 0.098ns (49.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.957     2.730    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X175Y473       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y473       FDPE (Prop_fdpe_C_Q)         0.100     2.830 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.098     2.927    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg_0
    SLICE_X176Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.244     3.406    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X176Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.388%)  route 0.125ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.943     2.716    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X173Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y453       FDRE (Prop_fdre_C_Q)         0.100     2.816 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[13]/Q
                         net (fo=1, routed)           0.125     2.941    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[13]
    SLICE_X171Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.232     3.394    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y453       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[13]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.028%)  route 0.127ns (55.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.944     2.717    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y452       FDRE (Prop_fdre_C_Q)         0.100     2.817 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.127     2.944    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X172Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.233     3.395    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X172Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.259%)  route 0.141ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.958     2.731    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X177Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y473       FDRE (Prop_fdre_C_Q)         0.091     2.822 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.141     2.963    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[12]
    SLICE_X178Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.248     3.410    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X178Y471       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.398%)  route 0.146ns (61.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.736ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.963     2.736    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X177Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y468       FDRE (Prop_fdre_C_Q)         0.091     2.827 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.146     2.973    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[4]
    SLICE_X179Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.249     3.411    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X179Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.118ns (48.937%)  route 0.123ns (51.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X178Y472       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y472       FDRE (Prop_fdre_C_Q)         0.118     2.851 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.123     2.974    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[5]
    SLICE_X179Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.249     3.411    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X179Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.091ns (35.074%)  route 0.168ns (64.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.944     2.717    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y452       FDRE (Prop_fdre_C_Q)         0.091     2.808 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.168     2.976    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X172Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.233     3.395    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X172Y452       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.189%)  route 0.149ns (59.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.958     2.731    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X177Y473       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y473       FDRE (Prop_fdre_C_Q)         0.100     2.831 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.149     2.980    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[11]
    SLICE_X175Y472       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.245     3.407    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X175Y472       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.841ns  (logic 2.737ns (21.315%)  route 10.104ns (78.685%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.740     0.740 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=4, routed)           4.792     5.532    core_inst/JA_FPGA_IN_IBUF[3]
    SLICE_X158Y413       LUT6 (Prop_lut6_I0_O)        0.043     5.575 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.325     5.900    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]
    SLICE_X158Y413       LUT6 (Prop_lut6_I1_O)        0.043     5.943 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.987    10.930    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    12.841 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.841    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.728ns  (logic 2.737ns (21.501%)  route 9.991ns (78.499%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           4.666     5.410    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X160Y412       LUT6 (Prop_lut6_I2_O)        0.043     5.453 r  core_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.401     5.853    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]
    SLICE_X160Y412       LUT6 (Prop_lut6_I1_O)        0.043     5.896 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.925    10.821    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    12.728 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.728    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.454ns  (logic 2.745ns (22.040%)  route 9.709ns (77.960%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.751     0.751 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           4.529     5.280    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X159Y412       LUT6 (Prop_lut6_I1_O)        0.043     5.323 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.434     5.757    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_2_n_0
    SLICE_X158Y412       LUT6 (Prop_lut6_I0_O)        0.043     5.800 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.746    10.547    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    12.454 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.454    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.204ns  (logic 2.759ns (22.605%)  route 9.445ns (77.395%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.750     0.750 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           4.509     5.259    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X160Y413       LUT6 (Prop_lut6_I0_O)        0.043     5.302 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.095     5.397    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X160Y413       LUT6 (Prop_lut6_I0_O)        0.043     5.440 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.841    10.281    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    12.204 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.204    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[0]
                            (input port)
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.308ns  (logic 1.463ns (23.194%)  route 4.845ns (76.806%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW18                                              0.000     0.000 r  JA_FPGA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[0]
    AW18                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  JA_FPGA_IN_IBUF[0]_inst/O
                         net (fo=4, routed)           2.397     2.562    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[0]
    SLICE_X160Y413       LUT6 (Prop_lut6_I1_O)        0.028     2.590 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.053     2.642    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_2_n_0
    SLICE_X160Y413       LUT6 (Prop_lut6_I0_O)        0.028     2.670 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.395     5.065    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.308 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.308    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.317ns  (logic 1.440ns (22.797%)  route 4.877ns (77.203%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.371     2.528    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X158Y412       LUT6 (Prop_lut6_I2_O)        0.028     2.556 r  core_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.167     2.723    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]
    SLICE_X158Y412       LUT6 (Prop_lut6_I1_O)        0.028     2.751 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.339     5.090    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.317 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.317    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[1]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.378ns  (logic 1.446ns (22.669%)  route 4.932ns (77.331%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW17                                              0.000     0.000 r  JA_FPGA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[1]
    AW17                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  JA_FPGA_IN_IBUF[1]_inst/O
                         net (fo=4, routed)           2.435     2.598    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_IN_IBUF[1]
    SLICE_X160Y412       LUT6 (Prop_lut6_I0_O)        0.028     2.626 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.053     2.679    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_2_n_0
    SLICE_X160Y412       LUT6 (Prop_lut6_I0_O)        0.028     2.707 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.445     5.151    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.378 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.378    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.513ns  (logic 1.443ns (22.162%)  route 5.069ns (77.838%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.157     0.157 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=4, routed)           2.414     2.571    core_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X158Y413       LUT6 (Prop_lut6_I2_O)        0.028     2.599 r  core_inst/JA_FPGA_OUT_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.167     2.766    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]
    SLICE_X158Y413       LUT6 (Prop_lut6_I1_O)        0.028     2.794 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.488     5.283    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.513 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.513    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.945ns  (logic 2.841ns (23.783%)  route 9.104ns (76.217%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.641     6.111    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X146Y424       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y424       FDRE (Prop_fdre_C_Q)         0.254     6.365 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.969     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]
    SLICE_X143Y426       LUT6 (Prop_lut6_I5_O)        0.043     7.377 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.377    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1_n_0
    SLICE_X143Y426       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.628 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X143Y427       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.755 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=43, routed)          1.725     9.480    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X163Y420       LUT5 (Prop_lut5_I0_O)        0.130     9.610 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=14, routed)          0.849    10.458    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tready
    SLICE_X159Y412       LUT6 (Prop_lut6_I4_O)        0.043    10.501 r  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.217    10.718    core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_6_n_0
    SLICE_X159Y412       LUT6 (Prop_lut6_I5_O)        0.043    10.761 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.421    11.182    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[0]_0
    SLICE_X160Y412       LUT6 (Prop_lut6_I3_O)        0.043    11.225 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.925    16.149    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    18.056 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.056    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.778ns  (logic 2.857ns (24.256%)  route 8.921ns (75.744%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.641     6.111    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X146Y424       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y424       FDRE (Prop_fdre_C_Q)         0.254     6.365 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.969     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]
    SLICE_X143Y426       LUT6 (Prop_lut6_I5_O)        0.043     7.377 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.377    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1_n_0
    SLICE_X143Y426       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.628 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X143Y427       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.755 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=43, routed)          1.725     9.480    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X163Y420       LUT5 (Prop_lut5_I0_O)        0.130     9.610 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=14, routed)          0.864    10.474    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tready
    SLICE_X159Y413       LUT6 (Prop_lut6_I5_O)        0.043    10.517 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.217    10.733    core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_6_n_0
    SLICE_X159Y413       LUT6 (Prop_lut6_I0_O)        0.043    10.776 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.305    11.082    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_1
    SLICE_X160Y413       LUT6 (Prop_lut6_I3_O)        0.043    11.125 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.841    15.966    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    17.889 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.889    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.300ns  (logic 2.845ns (25.175%)  route 8.455ns (74.825%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.641     6.111    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X146Y424       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y424       FDRE (Prop_fdre_C_Q)         0.254     6.365 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.969     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]
    SLICE_X143Y426       LUT6 (Prop_lut6_I5_O)        0.043     7.377 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.377    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1_n_0
    SLICE_X143Y426       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.628 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X143Y427       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.755 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=43, routed)          1.725     9.480    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X163Y420       LUT5 (Prop_lut5_I0_O)        0.130     9.610 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=14, routed)          0.581    10.191    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tready
    SLICE_X158Y413       LUT6 (Prop_lut6_I4_O)        0.043    10.234 r  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.095    10.328    core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_6_n_0
    SLICE_X158Y413       LUT6 (Prop_lut6_I5_O)        0.043    10.371 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.098    10.470    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[2]_0
    SLICE_X158Y413       LUT6 (Prop_lut6_I3_O)        0.043    10.513 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.987    15.500    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    17.410 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.410    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 2.841ns (25.269%)  route 8.404ns (74.731%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        1.641     6.111    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X146Y424       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y424       FDRE (Prop_fdre_C_Q)         0.254     6.365 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]/Q
                         net (fo=23, routed)          0.969     7.334    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[2]
    SLICE_X143Y426       LUT6 (Prop_lut6_I5_O)        0.043     7.377 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1/O
                         net (fo=1, routed)           0.000     7.377    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_i_4__1_n_0
    SLICE_X143Y426       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.628 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.628    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry_n_0
    SLICE_X143Y427       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     7.755 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_wr_carry__0/CO[0]
                         net (fo=43, routed)          1.725     9.480    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/CO[0]
    SLICE_X163Y420       LUT5 (Prop_lut5_I0_O)        0.130     9.610 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/mem_reg_0_i_9/O
                         net (fo=14, routed)          0.771    10.380    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tready
    SLICE_X158Y412       LUT6 (Prop_lut6_I5_O)        0.043    10.423 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.095    10.518    core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_6_n_0
    SLICE_X158Y412       LUT6 (Prop_lut6_I0_O)        0.043    10.561 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.098    10.659    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[1]_0
    SLICE_X158Y412       LUT6 (Prop_lut6_I3_O)        0.043    10.702 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.746    15.448    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    17.356 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.356    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.846ns  (logic 1.373ns (35.699%)  route 2.473ns (64.301%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.815     2.588    core_inst/coreclk_out
    SLICE_X158Y412       FDSE                                         r  core_inst/debug_signals_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y412       FDSE (Prop_fdse_C_Q)         0.118     2.706 r  core_inst/debug_signals_reg[6]/Q
                         net (fo=3, routed)           0.134     2.840    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[6]
    SLICE_X158Y412       LUT6 (Prop_lut6_I4_O)        0.028     2.868 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.339     5.207    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.434 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.434    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.881ns  (logic 1.355ns (34.902%)  route 2.527ns (65.098%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.815     2.588    core_inst/coreclk_out
    SLICE_X161Y412       FDRE                                         r  core_inst/debug_signals_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y412       FDRE (Prop_fdre_C_Q)         0.100     2.688 r  core_inst/debug_signals_reg[3]/Q
                         net (fo=1, routed)           0.082     2.770    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[3]
    SLICE_X160Y412       LUT6 (Prop_lut6_I2_O)        0.028     2.798 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.445     5.242    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     6.469 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.469    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.973ns  (logic 1.388ns (34.941%)  route 2.585ns (65.059%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.814     2.587    core_inst/coreclk_out
    SLICE_X160Y413       FDSE                                         r  core_inst/debug_signals_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y413       FDSE (Prop_fdse_C_Q)         0.118     2.705 r  core_inst/debug_signals_reg[15]/Q
                         net (fo=1, routed)           0.190     2.894    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[15]
    SLICE_X160Y413       LUT6 (Prop_lut6_I2_O)        0.028     2.922 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.395     5.318    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.560 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.560    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.980ns  (logic 1.376ns (34.575%)  route 2.604ns (65.425%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9912, routed)        0.814     2.587    core_inst/coreclk_out
    SLICE_X158Y413       FDRE                                         r  core_inst/debug_signals_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y413       FDRE (Prop_fdre_C_Q)         0.118     2.705 r  core_inst/debug_signals_reg[11]/Q
                         net (fo=1, routed)           0.116     2.821    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0[11]
    SLICE_X158Y413       LUT6 (Prop_lut6_I2_O)        0.028     2.849 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.488     5.337    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.567 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.567    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





