
sensor_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08005ea4  08005ea4  00006ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f50  08005f50  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f50  08005f50  00006f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f58  08005f58  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f58  08005f58  00006f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f5c  08005f5c  00006f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005f60  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  20000060  08005fc0  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bbc  08005fc0  00007bbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001597e  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000373f  00000000  00000000  0001ca0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  00020150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e4b  00000000  00000000  000213e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000543f  00000000  00000000  0002222b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001883d  00000000  00000000  0002766a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d592f  00000000  00000000  0003fea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001157d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050b4  00000000  00000000  0011581c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0011a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000060 	.word	0x20000060
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005e8c 	.word	0x08005e8c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000064 	.word	0x20000064
 800020c:	08005e8c 	.word	0x08005e8c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <myapp>:
#include <string.h>
#include "usart.h"
#include "print.h"


void myapp(int i){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(Test_LED_GPIO_Port,Test_LED_Pin);
 80005f4:	2120      	movs	r1, #32
 80005f6:	4807      	ldr	r0, [pc, #28]	@ (8000614 <myapp+0x28>)
 80005f8:	f000 fe35 	bl	8001266 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80005fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000600:	f000 fb7a 	bl	8000cf8 <HAL_Delay>
	print("this is the %i print\n", i);
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	4804      	ldr	r0, [pc, #16]	@ (8000618 <myapp+0x2c>)
 8000608:	f000 f808 	bl	800061c <print>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40020000 	.word	0x40020000
 8000618:	08005ea4 	.word	0x08005ea4

0800061c <print>:
#include <string.h>


//funksjon med variabler sopm pointer til adressen til variabel textene
void print(char *str, ...)
{
 800061c:	b40f      	push	{r0, r1, r2, r3}
 800061e:	b580      	push	{r7, lr}
 8000620:	b0c2      	sub	sp, #264	@ 0x108
 8000622:	af00      	add	r7, sp, #0
    char buffer[256];
    //type object som holder informasjon om variablene
    va_list variables;
    //mapper starten og slutten av str listen i stacken til variables
    va_start(variables, str);
 8000624:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000628:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800062c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000630:	601a      	str	r2, [r3, #0]
    //mapper str texten basert på start og slutten av variables til buffer
    vsnprintf(buffer, 256, str, variables);
 8000632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000636:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063a:	1d38      	adds	r0, r7, #4
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000642:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000646:	f004 ff95 	bl	8005574 <vsniprintf>
    //avslutter slik at vi ikke trenger å bruke extra ressurser
    va_end(variables);

    uint16_t size_of_buffer=strlen(buffer);
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff fddf 	bl	8000210 <strlen>
 8000652:	4603      	mov	r3, r0
 8000654:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106

    //transmitter texten via uart2
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, size_of_buffer, HAL_MAX_DELAY);
 8000658:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 800065c:	1d39      	adds	r1, r7, #4
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <print+0x5c>)
 8000664:	f001 fde6 	bl	8002234 <HAL_UART_Transmit>
}
 8000668:	bf00      	nop
 800066a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800066e:	46bd      	mov	sp, r7
 8000670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000674:	b004      	add	sp, #16
 8000676:	4770      	bx	lr
 8000678:	200000d8 	.word	0x200000d8

0800067c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000680:	4a04      	ldr	r2, [pc, #16]	@ (8000694 <MX_FREERTOS_Init+0x18>)
 8000682:	2100      	movs	r1, #0
 8000684:	4804      	ldr	r0, [pc, #16]	@ (8000698 <MX_FREERTOS_Init+0x1c>)
 8000686:	f002 fa0f 	bl	8002aa8 <osThreadNew>
 800068a:	4603      	mov	r3, r0
 800068c:	4a03      	ldr	r2, [pc, #12]	@ (800069c <MX_FREERTOS_Init+0x20>)
 800068e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000690:	bf00      	nop
 8000692:	bd80      	pop	{r7, pc}
 8000694:	08005ee0 	.word	0x08005ee0
 8000698:	080006a1 	.word	0x080006a1
 800069c:	2000007c 	.word	0x2000007c

080006a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006a8:	2001      	movs	r0, #1
 80006aa:	f002 fa8f 	bl	8002bcc <osDelay>
 80006ae:	e7fb      	b.n	80006a8 <StartDefaultTask+0x8>

080006b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08a      	sub	sp, #40	@ 0x28
 80006b4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
 80006c2:	60da      	str	r2, [r3, #12]
 80006c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006c6:	2300      	movs	r3, #0
 80006c8:	613b      	str	r3, [r7, #16]
 80006ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ce:	4a2c      	ldr	r2, [pc, #176]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006d0:	f043 0304 	orr.w	r3, r3, #4
 80006d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	f003 0304 	and.w	r3, r3, #4
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	60fb      	str	r3, [r7, #12]
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	4a25      	ldr	r2, [pc, #148]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f2:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <MX_GPIO_Init+0xd0>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006fa:	60fb      	str	r3, [r7, #12]
 80006fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fe:	2300      	movs	r3, #0
 8000700:	60bb      	str	r3, [r7, #8]
 8000702:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <MX_GPIO_Init+0xd0>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000706:	4a1e      	ldr	r2, [pc, #120]	@ (8000780 <MX_GPIO_Init+0xd0>)
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6313      	str	r3, [r2, #48]	@ 0x30
 800070e:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <MX_GPIO_Init+0xd0>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	f003 0301 	and.w	r3, r3, #1
 8000716:	60bb      	str	r3, [r7, #8]
 8000718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_GPIO_Init+0xd0>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a17      	ldr	r2, [pc, #92]	@ (8000780 <MX_GPIO_Init+0xd0>)
 8000724:	f043 0302 	orr.w	r3, r3, #2
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <MX_GPIO_Init+0xd0>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0302 	and.w	r3, r3, #2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_LED_GPIO_Port, Test_LED_Pin, GPIO_PIN_RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	2120      	movs	r1, #32
 800073a:	4812      	ldr	r0, [pc, #72]	@ (8000784 <MX_GPIO_Init+0xd4>)
 800073c:	f000 fd7a 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000740:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000746:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800074a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000750:	f107 0314 	add.w	r3, r7, #20
 8000754:	4619      	mov	r1, r3
 8000756:	480c      	ldr	r0, [pc, #48]	@ (8000788 <MX_GPIO_Init+0xd8>)
 8000758:	f000 fbd8 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_LED_Pin */
  GPIO_InitStruct.Pin = Test_LED_Pin;
 800075c:	2320      	movs	r3, #32
 800075e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000760:	2301      	movs	r3, #1
 8000762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000764:	2301      	movs	r3, #1
 8000766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000768:	2300      	movs	r3, #0
 800076a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Test_LED_GPIO_Port, &GPIO_InitStruct);
 800076c:	f107 0314 	add.w	r3, r7, #20
 8000770:	4619      	mov	r1, r3
 8000772:	4804      	ldr	r0, [pc, #16]	@ (8000784 <MX_GPIO_Init+0xd4>)
 8000774:	f000 fbca 	bl	8000f0c <HAL_GPIO_Init>

}
 8000778:	bf00      	nop
 800077a:	3728      	adds	r7, #40	@ 0x28
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40023800 	.word	0x40023800
 8000784:	40020000 	.word	0x40020000
 8000788:	40020800 	.word	0x40020800

0800078c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000790:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <MX_I2C1_Init+0x50>)
 8000792:	4a13      	ldr	r2, [pc, #76]	@ (80007e0 <MX_I2C1_Init+0x54>)
 8000794:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_I2C1_Init+0x50>)
 8000798:	4a12      	ldr	r2, [pc, #72]	@ (80007e4 <MX_I2C1_Init+0x58>)
 800079a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800079c:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <MX_I2C1_Init+0x50>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007bc:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c8:	4804      	ldr	r0, [pc, #16]	@ (80007dc <MX_I2C1_Init+0x50>)
 80007ca:	f000 fd67 	bl	800129c <HAL_I2C_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007d4:	f000 f8e0 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	20000080 	.word	0x20000080
 80007e0:	40005400 	.word	0x40005400
 80007e4:	000186a0 	.word	0x000186a0

080007e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b08a      	sub	sp, #40	@ 0x28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f0:	f107 0314 	add.w	r3, r7, #20
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
 80007fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a19      	ldr	r2, [pc, #100]	@ (800086c <HAL_I2C_MspInit+0x84>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d12c      	bne.n	8000864 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b18      	ldr	r3, [pc, #96]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a17      	ldr	r2, [pc, #92]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 8000814:	f043 0302 	orr.w	r3, r3, #2
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
 800081a:	4b15      	ldr	r3, [pc, #84]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	f003 0302 	and.w	r3, r3, #2
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000826:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800082a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800082c:	2312      	movs	r3, #18
 800082e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000838:	2304      	movs	r3, #4
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	4619      	mov	r1, r3
 8000842:	480c      	ldr	r0, [pc, #48]	@ (8000874 <HAL_I2C_MspInit+0x8c>)
 8000844:	f000 fb62 	bl	8000f0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000850:	4a07      	ldr	r2, [pc, #28]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 8000852:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000856:	6413      	str	r3, [r2, #64]	@ 0x40
 8000858:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <HAL_I2C_MspInit+0x88>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000860:	60fb      	str	r3, [r7, #12]
 8000862:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000864:	bf00      	nop
 8000866:	3728      	adds	r7, #40	@ 0x28
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40005400 	.word	0x40005400
 8000870:	40023800 	.word	0x40023800
 8000874:	40020400 	.word	0x40020400

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087e:	f000 f9c9 	bl	8000c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000882:	f000 f817 	bl	80008b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000886:	f7ff ff13 	bl	80006b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800088a:	f000 f927 	bl	8000adc <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800088e:	f7ff ff7d 	bl	800078c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  int i=0;
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000896:	f002 f8bd 	bl	8002a14 <osKernelInitialize>
  MX_FREERTOS_Init();
 800089a:	f7ff feef 	bl	800067c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800089e:	f002 f8dd 	bl	8002a5c <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  i+=1;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3301      	adds	r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
	  myapp(i);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff fe9f 	bl	80005ec <myapp>
	  i+=1;
 80008ae:	bf00      	nop
 80008b0:	e7f7      	b.n	80008a2 <main+0x2a>
	...

080008b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b094      	sub	sp, #80	@ 0x50
 80008b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ba:	f107 031c 	add.w	r3, r7, #28
 80008be:	2234      	movs	r2, #52	@ 0x34
 80008c0:	2100      	movs	r1, #0
 80008c2:	4618      	mov	r0, r3
 80008c4:	f004 fe64 	bl	8005590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c8:	f107 0308 	add.w	r3, r7, #8
 80008cc:	2200      	movs	r2, #0
 80008ce:	601a      	str	r2, [r3, #0]
 80008d0:	605a      	str	r2, [r3, #4]
 80008d2:	609a      	str	r2, [r3, #8]
 80008d4:	60da      	str	r2, [r3, #12]
 80008d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000990 <SystemClock_Config+0xdc>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	4a2b      	ldr	r2, [pc, #172]	@ (8000990 <SystemClock_Config+0xdc>)
 80008e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e8:	4b29      	ldr	r3, [pc, #164]	@ (8000990 <SystemClock_Config+0xdc>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f4:	2300      	movs	r3, #0
 80008f6:	603b      	str	r3, [r7, #0]
 80008f8:	4b26      	ldr	r3, [pc, #152]	@ (8000994 <SystemClock_Config+0xe0>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a25      	ldr	r2, [pc, #148]	@ (8000994 <SystemClock_Config+0xe0>)
 80008fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000902:	6013      	str	r3, [r2, #0]
 8000904:	4b23      	ldr	r3, [pc, #140]	@ (8000994 <SystemClock_Config+0xe0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000910:	2302      	movs	r3, #2
 8000912:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000914:	2301      	movs	r3, #1
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000918:	2310      	movs	r3, #16
 800091a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091c:	2302      	movs	r3, #2
 800091e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000920:	2300      	movs	r3, #0
 8000922:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000924:	2308      	movs	r3, #8
 8000926:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000928:	23b4      	movs	r3, #180	@ 0xb4
 800092a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800092c:	2302      	movs	r3, #2
 800092e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000930:	2302      	movs	r3, #2
 8000932:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000934:	2302      	movs	r3, #2
 8000936:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4618      	mov	r0, r3
 800093e:	f001 f98b 	bl	8001c58 <HAL_RCC_OscConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000948:	f000 f826 	bl	8000998 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800094c:	f000 fdea 	bl	8001524 <HAL_PWREx_EnableOverDrive>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000956:	f000 f81f 	bl	8000998 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095a:	230f      	movs	r3, #15
 800095c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800095e:	2302      	movs	r3, #2
 8000960:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000962:	2300      	movs	r3, #0
 8000964:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000966:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800096a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800096c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000970:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000972:	f107 0308 	add.w	r3, r7, #8
 8000976:	2105      	movs	r1, #5
 8000978:	4618      	mov	r0, r3
 800097a:	f000 fe23 	bl	80015c4 <HAL_RCC_ClockConfig>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000984:	f000 f808 	bl	8000998 <Error_Handler>
  }
}
 8000988:	bf00      	nop
 800098a:	3750      	adds	r7, #80	@ 0x50
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40023800 	.word	0x40023800
 8000994:	40007000 	.word	0x40007000

08000998 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800099c:	b672      	cpsid	i
}
 800099e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <Error_Handler+0x8>

080009a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
 80009ae:	4b12      	ldr	r3, [pc, #72]	@ (80009f8 <HAL_MspInit+0x54>)
 80009b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009b2:	4a11      	ldr	r2, [pc, #68]	@ (80009f8 <HAL_MspInit+0x54>)
 80009b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009ba:	4b0f      	ldr	r3, [pc, #60]	@ (80009f8 <HAL_MspInit+0x54>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <HAL_MspInit+0x54>)
 80009cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ce:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <HAL_MspInit+0x54>)
 80009d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <HAL_MspInit+0x54>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009de:	603b      	str	r3, [r7, #0]
 80009e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009e2:	2200      	movs	r2, #0
 80009e4:	210f      	movs	r1, #15
 80009e6:	f06f 0001 	mvn.w	r0, #1
 80009ea:	f000 fa66 	bl	8000eba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40023800 	.word	0x40023800

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <NMI_Handler+0x4>

08000a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <HardFault_Handler+0x4>

08000a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <MemManage_Handler+0x4>

08000a14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <BusFault_Handler+0x4>

08000a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <UsageFault_Handler+0x4>

08000a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a32:	b580      	push	{r7, lr}
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a36:	f000 f93f 	bl	8000cb8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a3a:	f003 fcef 	bl	800441c <xTaskGetSchedulerState>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d001      	beq.n	8000a48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000a44:	f004 fae8 	bl	8005018 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a54:	4a14      	ldr	r2, [pc, #80]	@ (8000aa8 <_sbrk+0x5c>)
 8000a56:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <_sbrk+0x60>)
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a60:	4b13      	ldr	r3, [pc, #76]	@ (8000ab0 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d102      	bne.n	8000a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <_sbrk+0x64>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	@ (8000ab4 <_sbrk+0x68>)
 8000a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6e:	4b10      	ldr	r3, [pc, #64]	@ (8000ab0 <_sbrk+0x64>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4413      	add	r3, r2
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d207      	bcs.n	8000a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a7c:	f004 fd90 	bl	80055a0 <__errno>
 8000a80:	4603      	mov	r3, r0
 8000a82:	220c      	movs	r2, #12
 8000a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8a:	e009      	b.n	8000aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a8c:	4b08      	ldr	r3, [pc, #32]	@ (8000ab0 <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a92:	4b07      	ldr	r3, [pc, #28]	@ (8000ab0 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	4a05      	ldr	r2, [pc, #20]	@ (8000ab0 <_sbrk+0x64>)
 8000a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20020000 	.word	0x20020000
 8000aac:	00000400 	.word	0x00000400
 8000ab0:	200000d4 	.word	0x200000d4
 8000ab4:	20004bc0 	.word	0x20004bc0

08000ab8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000abc:	4b06      	ldr	r3, [pc, #24]	@ (8000ad8 <SystemInit+0x20>)
 8000abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ac2:	4a05      	ldr	r2, [pc, #20]	@ (8000ad8 <SystemInit+0x20>)
 8000ac4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ac8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae0:	4b11      	ldr	r3, [pc, #68]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000ae2:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <MX_USART2_UART_Init+0x50>)
 8000ae4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ae6:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000ae8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b00:	4b09      	ldr	r3, [pc, #36]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b02:	220c      	movs	r2, #12
 8000b04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b12:	4805      	ldr	r0, [pc, #20]	@ (8000b28 <MX_USART2_UART_Init+0x4c>)
 8000b14:	f001 fb3e 	bl	8002194 <HAL_UART_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b1e:	f7ff ff3b 	bl	8000998 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200000d8 	.word	0x200000d8
 8000b2c:	40004400 	.word	0x40004400

08000b30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08a      	sub	sp, #40	@ 0x28
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a19      	ldr	r2, [pc, #100]	@ (8000bb4 <HAL_UART_MspInit+0x84>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d12b      	bne.n	8000baa <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	4b18      	ldr	r3, [pc, #96]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5a:	4a17      	ldr	r2, [pc, #92]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b62:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b6a:	613b      	str	r3, [r7, #16]
 8000b6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]
 8000b72:	4b11      	ldr	r3, [pc, #68]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	4a10      	ldr	r2, [pc, #64]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <HAL_UART_MspInit+0x88>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 8000b8a:	230c      	movs	r3, #12
 8000b8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b96:	2303      	movs	r3, #3
 8000b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b9a:	2307      	movs	r3, #7
 8000b9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9e:	f107 0314 	add.w	r3, r7, #20
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	@ (8000bbc <HAL_UART_MspInit+0x8c>)
 8000ba6:	f000 f9b1 	bl	8000f0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	@ 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40004400 	.word	0x40004400
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020000 	.word	0x40020000

08000bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bc0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bf8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bc4:	f7ff ff78 	bl	8000ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bc8:	480c      	ldr	r0, [pc, #48]	@ (8000bfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bca:	490d      	ldr	r1, [pc, #52]	@ (8000c00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000be0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bee:	f004 fcdd 	bl	80055ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf2:	f7ff fe41 	bl	8000878 <main>
  bx  lr    
 8000bf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c00:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000c04:	08005f60 	.word	0x08005f60
  ldr r2, =_sbss
 8000c08:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000c0c:	20004bbc 	.word	0x20004bbc

08000c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c10:	e7fe      	b.n	8000c10 <ADC_IRQHandler>
	...

08000c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c18:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <HAL_Init+0x40>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c54 <HAL_Init+0x40>)
 8000c1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c24:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <HAL_Init+0x40>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0a      	ldr	r2, [pc, #40]	@ (8000c54 <HAL_Init+0x40>)
 8000c2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <HAL_Init+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <HAL_Init+0x40>)
 8000c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c3c:	2003      	movs	r0, #3
 8000c3e:	f000 f931 	bl	8000ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c42:	200f      	movs	r0, #15
 8000c44:	f000 f808 	bl	8000c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c48:	f7ff feac 	bl	80009a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023c00 	.word	0x40023c00

08000c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c60:	4b12      	ldr	r3, [pc, #72]	@ (8000cac <HAL_InitTick+0x54>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <HAL_InitTick+0x58>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f93b 	bl	8000ef2 <HAL_SYSTICK_Config>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e00e      	b.n	8000ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2b0f      	cmp	r3, #15
 8000c8a:	d80a      	bhi.n	8000ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	f04f 30ff 	mov.w	r0, #4294967295
 8000c94:	f000 f911 	bl	8000eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c98:	4a06      	ldr	r2, [pc, #24]	@ (8000cb4 <HAL_InitTick+0x5c>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e000      	b.n	8000ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000004 	.word	0x20000004

08000cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_IncTick+0x20>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_IncTick+0x24>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <HAL_IncTick+0x24>)
 8000cca:	6013      	str	r3, [r2, #0]
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	20000120 	.word	0x20000120

08000ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce4:	4b03      	ldr	r3, [pc, #12]	@ (8000cf4 <HAL_GetTick+0x14>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	20000120 	.word	0x20000120

08000cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d00:	f7ff ffee 	bl	8000ce0 <HAL_GetTick>
 8000d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d10:	d005      	beq.n	8000d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d12:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <HAL_Delay+0x44>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d1e:	bf00      	nop
 8000d20:	f7ff ffde 	bl	8000ce0 <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d8f7      	bhi.n	8000d20 <HAL_Delay+0x28>
  {
  }
}
 8000d30:	bf00      	nop
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000008 	.word	0x20000008

08000d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d72:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	60d3      	str	r3, [r2, #12]
}
 8000d78:	bf00      	nop
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <__NVIC_GetPriorityGrouping+0x18>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	0a1b      	lsrs	r3, r3, #8
 8000d92:	f003 0307 	and.w	r3, r3, #7
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	6039      	str	r1, [r7, #0]
 8000dae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	db0a      	blt.n	8000dce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	b2da      	uxtb	r2, r3
 8000dbc:	490c      	ldr	r1, [pc, #48]	@ (8000df0 <__NVIC_SetPriority+0x4c>)
 8000dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc2:	0112      	lsls	r2, r2, #4
 8000dc4:	b2d2      	uxtb	r2, r2
 8000dc6:	440b      	add	r3, r1
 8000dc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dcc:	e00a      	b.n	8000de4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	4908      	ldr	r1, [pc, #32]	@ (8000df4 <__NVIC_SetPriority+0x50>)
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	f003 030f 	and.w	r3, r3, #15
 8000dda:	3b04      	subs	r3, #4
 8000ddc:	0112      	lsls	r2, r2, #4
 8000dde:	b2d2      	uxtb	r2, r2
 8000de0:	440b      	add	r3, r1
 8000de2:	761a      	strb	r2, [r3, #24]
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	e000e100 	.word	0xe000e100
 8000df4:	e000ed00 	.word	0xe000ed00

08000df8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b089      	sub	sp, #36	@ 0x24
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	60b9      	str	r1, [r7, #8]
 8000e02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	f003 0307 	and.w	r3, r3, #7
 8000e0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	f1c3 0307 	rsb	r3, r3, #7
 8000e12:	2b04      	cmp	r3, #4
 8000e14:	bf28      	it	cs
 8000e16:	2304      	movcs	r3, #4
 8000e18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3304      	adds	r3, #4
 8000e1e:	2b06      	cmp	r3, #6
 8000e20:	d902      	bls.n	8000e28 <NVIC_EncodePriority+0x30>
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3b03      	subs	r3, #3
 8000e26:	e000      	b.n	8000e2a <NVIC_EncodePriority+0x32>
 8000e28:	2300      	movs	r3, #0
 8000e2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e30:	69bb      	ldr	r3, [r7, #24]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43da      	mvns	r2, r3
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	401a      	ands	r2, r3
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e40:	f04f 31ff 	mov.w	r1, #4294967295
 8000e44:	697b      	ldr	r3, [r7, #20]
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	43d9      	mvns	r1, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	4313      	orrs	r3, r2
         );
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3724      	adds	r7, #36	@ 0x24
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
	...

08000e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e70:	d301      	bcc.n	8000e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e72:	2301      	movs	r3, #1
 8000e74:	e00f      	b.n	8000e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <SysTick_Config+0x40>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7e:	210f      	movs	r1, #15
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
 8000e84:	f7ff ff8e 	bl	8000da4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e88:	4b05      	ldr	r3, [pc, #20]	@ (8000ea0 <SysTick_Config+0x40>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8e:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <SysTick_Config+0x40>)
 8000e90:	2207      	movs	r2, #7
 8000e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	e000e010 	.word	0xe000e010

08000ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f7ff ff47 	bl	8000d40 <__NVIC_SetPriorityGrouping>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b086      	sub	sp, #24
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	60b9      	str	r1, [r7, #8]
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ecc:	f7ff ff5c 	bl	8000d88 <__NVIC_GetPriorityGrouping>
 8000ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	6978      	ldr	r0, [r7, #20]
 8000ed8:	f7ff ff8e 	bl	8000df8 <NVIC_EncodePriority>
 8000edc:	4602      	mov	r2, r0
 8000ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff5d 	bl	8000da4 <__NVIC_SetPriority>
}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000efa:	6878      	ldr	r0, [r7, #4]
 8000efc:	f7ff ffb0 	bl	8000e60 <SysTick_Config>
 8000f00:	4603      	mov	r3, r0
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	@ 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
 8000f26:	e165      	b.n	80011f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f28:	2201      	movs	r2, #1
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	697a      	ldr	r2, [r7, #20]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	f040 8154 	bne.w	80011ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d005      	beq.n	8000f5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d130      	bne.n	8000fc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	689b      	ldr	r3, [r3, #8]
 8000f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	2203      	movs	r2, #3
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43db      	mvns	r3, r3
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	4013      	ands	r3, r2
 8000f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	68da      	ldr	r2, [r3, #12]
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f94:	2201      	movs	r2, #1
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	091b      	lsrs	r3, r3, #4
 8000faa:	f003 0201 	and.w	r2, r3, #1
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	f003 0303 	and.w	r3, r3, #3
 8000fc8:	2b03      	cmp	r3, #3
 8000fca:	d017      	beq.n	8000ffc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	2203      	movs	r2, #3
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	689a      	ldr	r2, [r3, #8]
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	2b02      	cmp	r3, #2
 8001006:	d123      	bne.n	8001050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	69ba      	ldr	r2, [r7, #24]
 8001028:	4013      	ands	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	69b9      	ldr	r1, [r7, #24]
 800104c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0203 	and.w	r2, r3, #3
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	4313      	orrs	r3, r2
 800107c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800108c:	2b00      	cmp	r3, #0
 800108e:	f000 80ae 	beq.w	80011ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <HAL_GPIO_Init+0x300>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109a:	4a5c      	ldr	r2, [pc, #368]	@ (800120c <HAL_GPIO_Init+0x300>)
 800109c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010a2:	4b5a      	ldr	r3, [pc, #360]	@ (800120c <HAL_GPIO_Init+0x300>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ae:	4a58      	ldr	r2, [pc, #352]	@ (8001210 <HAL_GPIO_Init+0x304>)
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	089b      	lsrs	r3, r3, #2
 80010b4:	3302      	adds	r3, #2
 80010b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	f003 0303 	and.w	r3, r3, #3
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	220f      	movs	r2, #15
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4f      	ldr	r2, [pc, #316]	@ (8001214 <HAL_GPIO_Init+0x308>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d025      	beq.n	8001126 <HAL_GPIO_Init+0x21a>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4e      	ldr	r2, [pc, #312]	@ (8001218 <HAL_GPIO_Init+0x30c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d01f      	beq.n	8001122 <HAL_GPIO_Init+0x216>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4d      	ldr	r2, [pc, #308]	@ (800121c <HAL_GPIO_Init+0x310>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d019      	beq.n	800111e <HAL_GPIO_Init+0x212>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4c      	ldr	r2, [pc, #304]	@ (8001220 <HAL_GPIO_Init+0x314>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d013      	beq.n	800111a <HAL_GPIO_Init+0x20e>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001224 <HAL_GPIO_Init+0x318>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d00d      	beq.n	8001116 <HAL_GPIO_Init+0x20a>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4a      	ldr	r2, [pc, #296]	@ (8001228 <HAL_GPIO_Init+0x31c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d007      	beq.n	8001112 <HAL_GPIO_Init+0x206>
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a49      	ldr	r2, [pc, #292]	@ (800122c <HAL_GPIO_Init+0x320>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d101      	bne.n	800110e <HAL_GPIO_Init+0x202>
 800110a:	2306      	movs	r3, #6
 800110c:	e00c      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800110e:	2307      	movs	r3, #7
 8001110:	e00a      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001112:	2305      	movs	r3, #5
 8001114:	e008      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001116:	2304      	movs	r3, #4
 8001118:	e006      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800111a:	2303      	movs	r3, #3
 800111c:	e004      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 800111e:	2302      	movs	r3, #2
 8001120:	e002      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <HAL_GPIO_Init+0x21c>
 8001126:	2300      	movs	r3, #0
 8001128:	69fa      	ldr	r2, [r7, #28]
 800112a:	f002 0203 	and.w	r2, r2, #3
 800112e:	0092      	lsls	r2, r2, #2
 8001130:	4093      	lsls	r3, r2
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001138:	4935      	ldr	r1, [pc, #212]	@ (8001210 <HAL_GPIO_Init+0x304>)
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	089b      	lsrs	r3, r3, #2
 800113e:	3302      	adds	r3, #2
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001146:	4b3a      	ldr	r3, [pc, #232]	@ (8001230 <HAL_GPIO_Init+0x324>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	43db      	mvns	r3, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4013      	ands	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800116a:	4a31      	ldr	r2, [pc, #196]	@ (8001230 <HAL_GPIO_Init+0x324>)
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001170:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <HAL_GPIO_Init+0x324>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	43db      	mvns	r3, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4013      	ands	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d003      	beq.n	8001194 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001194:	4a26      	ldr	r2, [pc, #152]	@ (8001230 <HAL_GPIO_Init+0x324>)
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800119a:	4b25      	ldr	r3, [pc, #148]	@ (8001230 <HAL_GPIO_Init+0x324>)
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011be:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <HAL_GPIO_Init+0x324>)
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001230 <HAL_GPIO_Init+0x324>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011e8:	4a11      	ldr	r2, [pc, #68]	@ (8001230 <HAL_GPIO_Init+0x324>)
 80011ea:	69bb      	ldr	r3, [r7, #24]
 80011ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	3301      	adds	r3, #1
 80011f2:	61fb      	str	r3, [r7, #28]
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	2b0f      	cmp	r3, #15
 80011f8:	f67f ae96 	bls.w	8000f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3724      	adds	r7, #36	@ 0x24
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40013800 	.word	0x40013800
 8001214:	40020000 	.word	0x40020000
 8001218:	40020400 	.word	0x40020400
 800121c:	40020800 	.word	0x40020800
 8001220:	40020c00 	.word	0x40020c00
 8001224:	40021000 	.word	0x40021000
 8001228:	40021400 	.word	0x40021400
 800122c:	40021800 	.word	0x40021800
 8001230:	40013c00 	.word	0x40013c00

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	619a      	str	r2, [r3, #24]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001266:	b480      	push	{r7}
 8001268:	b085      	sub	sp, #20
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
 800126e:	460b      	mov	r3, r1
 8001270:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	695b      	ldr	r3, [r3, #20]
 8001276:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001278:	887a      	ldrh	r2, [r7, #2]
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	4013      	ands	r3, r2
 800127e:	041a      	lsls	r2, r3, #16
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	43d9      	mvns	r1, r3
 8001284:	887b      	ldrh	r3, [r7, #2]
 8001286:	400b      	ands	r3, r1
 8001288:	431a      	orrs	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	619a      	str	r2, [r3, #24]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
	...

0800129c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d101      	bne.n	80012ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e12b      	b.n	8001506 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d106      	bne.n	80012c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff fa90 	bl	80007e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2224      	movs	r2, #36	@ 0x24
 80012cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f022 0201 	bic.w	r2, r2, #1
 80012de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80012ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80012fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001300:	f000 fa52 	bl	80017a8 <HAL_RCC_GetPCLK1Freq>
 8001304:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	4a81      	ldr	r2, [pc, #516]	@ (8001510 <HAL_I2C_Init+0x274>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d807      	bhi.n	8001320 <HAL_I2C_Init+0x84>
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4a80      	ldr	r2, [pc, #512]	@ (8001514 <HAL_I2C_Init+0x278>)
 8001314:	4293      	cmp	r3, r2
 8001316:	bf94      	ite	ls
 8001318:	2301      	movls	r3, #1
 800131a:	2300      	movhi	r3, #0
 800131c:	b2db      	uxtb	r3, r3
 800131e:	e006      	b.n	800132e <HAL_I2C_Init+0x92>
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4a7d      	ldr	r2, [pc, #500]	@ (8001518 <HAL_I2C_Init+0x27c>)
 8001324:	4293      	cmp	r3, r2
 8001326:	bf94      	ite	ls
 8001328:	2301      	movls	r3, #1
 800132a:	2300      	movhi	r3, #0
 800132c:	b2db      	uxtb	r3, r3
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e0e7      	b.n	8001506 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4a78      	ldr	r2, [pc, #480]	@ (800151c <HAL_I2C_Init+0x280>)
 800133a:	fba2 2303 	umull	r2, r3, r2, r3
 800133e:	0c9b      	lsrs	r3, r3, #18
 8001340:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	68ba      	ldr	r2, [r7, #8]
 8001352:	430a      	orrs	r2, r1
 8001354:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	6a1b      	ldr	r3, [r3, #32]
 800135c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	4a6a      	ldr	r2, [pc, #424]	@ (8001510 <HAL_I2C_Init+0x274>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d802      	bhi.n	8001370 <HAL_I2C_Init+0xd4>
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	3301      	adds	r3, #1
 800136e:	e009      	b.n	8001384 <HAL_I2C_Init+0xe8>
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001376:	fb02 f303 	mul.w	r3, r2, r3
 800137a:	4a69      	ldr	r2, [pc, #420]	@ (8001520 <HAL_I2C_Init+0x284>)
 800137c:	fba2 2303 	umull	r2, r3, r2, r3
 8001380:	099b      	lsrs	r3, r3, #6
 8001382:	3301      	adds	r3, #1
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6812      	ldr	r2, [r2, #0]
 8001388:	430b      	orrs	r3, r1
 800138a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001396:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	495c      	ldr	r1, [pc, #368]	@ (8001510 <HAL_I2C_Init+0x274>)
 80013a0:	428b      	cmp	r3, r1
 80013a2:	d819      	bhi.n	80013d8 <HAL_I2C_Init+0x13c>
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	1e59      	subs	r1, r3, #1
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80013b2:	1c59      	adds	r1, r3, #1
 80013b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80013b8:	400b      	ands	r3, r1
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d00a      	beq.n	80013d4 <HAL_I2C_Init+0x138>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	1e59      	subs	r1, r3, #1
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80013cc:	3301      	adds	r3, #1
 80013ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013d2:	e051      	b.n	8001478 <HAL_I2C_Init+0x1dc>
 80013d4:	2304      	movs	r3, #4
 80013d6:	e04f      	b.n	8001478 <HAL_I2C_Init+0x1dc>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d111      	bne.n	8001404 <HAL_I2C_Init+0x168>
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	1e58      	subs	r0, r3, #1
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6859      	ldr	r1, [r3, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	440b      	add	r3, r1
 80013ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80013f2:	3301      	adds	r3, #1
 80013f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	bf0c      	ite	eq
 80013fc:	2301      	moveq	r3, #1
 80013fe:	2300      	movne	r3, #0
 8001400:	b2db      	uxtb	r3, r3
 8001402:	e012      	b.n	800142a <HAL_I2C_Init+0x18e>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	1e58      	subs	r0, r3, #1
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6859      	ldr	r1, [r3, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	0099      	lsls	r1, r3, #2
 8001414:	440b      	add	r3, r1
 8001416:	fbb0 f3f3 	udiv	r3, r0, r3
 800141a:	3301      	adds	r3, #1
 800141c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001420:	2b00      	cmp	r3, #0
 8001422:	bf0c      	ite	eq
 8001424:	2301      	moveq	r3, #1
 8001426:	2300      	movne	r3, #0
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <HAL_I2C_Init+0x196>
 800142e:	2301      	movs	r3, #1
 8001430:	e022      	b.n	8001478 <HAL_I2C_Init+0x1dc>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d10e      	bne.n	8001458 <HAL_I2C_Init+0x1bc>
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	1e58      	subs	r0, r3, #1
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6859      	ldr	r1, [r3, #4]
 8001442:	460b      	mov	r3, r1
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	440b      	add	r3, r1
 8001448:	fbb0 f3f3 	udiv	r3, r0, r3
 800144c:	3301      	adds	r3, #1
 800144e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001456:	e00f      	b.n	8001478 <HAL_I2C_Init+0x1dc>
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1e58      	subs	r0, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6859      	ldr	r1, [r3, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	440b      	add	r3, r1
 8001466:	0099      	lsls	r1, r3, #2
 8001468:	440b      	add	r3, r1
 800146a:	fbb0 f3f3 	udiv	r3, r0, r3
 800146e:	3301      	adds	r3, #1
 8001470:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001474:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001478:	6879      	ldr	r1, [r7, #4]
 800147a:	6809      	ldr	r1, [r1, #0]
 800147c:	4313      	orrs	r3, r2
 800147e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	69da      	ldr	r2, [r3, #28]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	431a      	orrs	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	430a      	orrs	r2, r1
 800149a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80014a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80014aa:	687a      	ldr	r2, [r7, #4]
 80014ac:	6911      	ldr	r1, [r2, #16]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	68d2      	ldr	r2, [r2, #12]
 80014b2:	4311      	orrs	r1, r2
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	430b      	orrs	r3, r1
 80014ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	699b      	ldr	r3, [r3, #24]
 80014ce:	431a      	orrs	r2, r3
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	430a      	orrs	r2, r1
 80014d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f042 0201 	orr.w	r2, r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2200      	movs	r2, #0
 80014ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2220      	movs	r2, #32
 80014f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	000186a0 	.word	0x000186a0
 8001514:	001e847f 	.word	0x001e847f
 8001518:	003d08ff 	.word	0x003d08ff
 800151c:	431bde83 	.word	0x431bde83
 8001520:	10624dd3 	.word	0x10624dd3

08001524 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	603b      	str	r3, [r7, #0]
 8001532:	4b20      	ldr	r3, [pc, #128]	@ (80015b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	4a1f      	ldr	r2, [pc, #124]	@ (80015b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153c:	6413      	str	r3, [r2, #64]	@ 0x40
 800153e:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <HAL_PWREx_EnableOverDrive+0x90>)
 8001540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800154a:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <HAL_PWREx_EnableOverDrive+0x94>)
 800154c:	2201      	movs	r2, #1
 800154e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001550:	f7ff fbc6 	bl	8000ce0 <HAL_GetTick>
 8001554:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001556:	e009      	b.n	800156c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001558:	f7ff fbc2 	bl	8000ce0 <HAL_GetTick>
 800155c:	4602      	mov	r2, r0
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001566:	d901      	bls.n	800156c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e01f      	b.n	80015ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800156c:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <HAL_PWREx_EnableOverDrive+0x98>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001574:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001578:	d1ee      	bne.n	8001558 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800157c:	2201      	movs	r2, #1
 800157e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001580:	f7ff fbae 	bl	8000ce0 <HAL_GetTick>
 8001584:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001586:	e009      	b.n	800159c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001588:	f7ff fbaa 	bl	8000ce0 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001596:	d901      	bls.n	800159c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e007      	b.n	80015ac <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <HAL_PWREx_EnableOverDrive+0x98>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80015a8:	d1ee      	bne.n	8001588 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40023800 	.word	0x40023800
 80015b8:	420e0040 	.word	0x420e0040
 80015bc:	40007000 	.word	0x40007000
 80015c0:	420e0044 	.word	0x420e0044

080015c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d101      	bne.n	80015d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e0cc      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015d8:	4b68      	ldr	r3, [pc, #416]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 030f 	and.w	r3, r3, #15
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d90c      	bls.n	8001600 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e6:	4b65      	ldr	r3, [pc, #404]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015ee:	4b63      	ldr	r3, [pc, #396]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	683a      	ldr	r2, [r7, #0]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d001      	beq.n	8001600 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015fc:	2301      	movs	r3, #1
 80015fe:	e0b8      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0302 	and.w	r3, r3, #2
 8001608:	2b00      	cmp	r3, #0
 800160a:	d020      	beq.n	800164e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001618:	4b59      	ldr	r3, [pc, #356]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	4a58      	ldr	r2, [pc, #352]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800161e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001622:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	2b00      	cmp	r3, #0
 800162e:	d005      	beq.n	800163c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001630:	4b53      	ldr	r3, [pc, #332]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4a52      	ldr	r2, [pc, #328]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001636:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800163a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800163c:	4b50      	ldr	r3, [pc, #320]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	494d      	ldr	r1, [pc, #308]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800164a:	4313      	orrs	r3, r2
 800164c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d044      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b01      	cmp	r3, #1
 8001660:	d107      	bne.n	8001672 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001662:	4b47      	ldr	r3, [pc, #284]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d119      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e07f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b02      	cmp	r3, #2
 8001678:	d003      	beq.n	8001682 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800167e:	2b03      	cmp	r3, #3
 8001680:	d107      	bne.n	8001692 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001682:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d109      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e06f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001692:	4b3b      	ldr	r3, [pc, #236]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e067      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a2:	4b37      	ldr	r3, [pc, #220]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f023 0203 	bic.w	r2, r3, #3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	4934      	ldr	r1, [pc, #208]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016b0:	4313      	orrs	r3, r2
 80016b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b4:	f7ff fb14 	bl	8000ce0 <HAL_GetTick>
 80016b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016ba:	e00a      	b.n	80016d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016bc:	f7ff fb10 	bl	8000ce0 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e04f      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 020c 	and.w	r2, r3, #12
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d1eb      	bne.n	80016bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016e4:	4b25      	ldr	r3, [pc, #148]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 030f 	and.w	r3, r3, #15
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d20c      	bcs.n	800170c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f2:	4b22      	ldr	r3, [pc, #136]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	b2d2      	uxtb	r2, r2
 80016f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fa:	4b20      	ldr	r3, [pc, #128]	@ (800177c <HAL_RCC_ClockConfig+0x1b8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	429a      	cmp	r2, r3
 8001706:	d001      	beq.n	800170c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e032      	b.n	8001772 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	d008      	beq.n	800172a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001718:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4916      	ldr	r1, [pc, #88]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001726:	4313      	orrs	r3, r2
 8001728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0308 	and.w	r3, r3, #8
 8001732:	2b00      	cmp	r3, #0
 8001734:	d009      	beq.n	800174a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	00db      	lsls	r3, r3, #3
 8001744:	490e      	ldr	r1, [pc, #56]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001746:	4313      	orrs	r3, r2
 8001748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800174a:	f000 f855 	bl	80017f8 <HAL_RCC_GetSysClockFreq>
 800174e:	4602      	mov	r2, r0
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <HAL_RCC_ClockConfig+0x1bc>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	091b      	lsrs	r3, r3, #4
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	490a      	ldr	r1, [pc, #40]	@ (8001784 <HAL_RCC_ClockConfig+0x1c0>)
 800175c:	5ccb      	ldrb	r3, [r1, r3]
 800175e:	fa22 f303 	lsr.w	r3, r2, r3
 8001762:	4a09      	ldr	r2, [pc, #36]	@ (8001788 <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <HAL_RCC_ClockConfig+0x1c8>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fa74 	bl	8000c58 <HAL_InitTick>

  return HAL_OK;
 8001770:	2300      	movs	r3, #0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023c00 	.word	0x40023c00
 8001780:	40023800 	.word	0x40023800
 8001784:	08005f04 	.word	0x08005f04
 8001788:	20000000 	.word	0x20000000
 800178c:	20000004 	.word	0x20000004

08001790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001794:	4b03      	ldr	r3, [pc, #12]	@ (80017a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001796:	681b      	ldr	r3, [r3, #0]
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	20000000 	.word	0x20000000

080017a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80017ac:	f7ff fff0 	bl	8001790 <HAL_RCC_GetHCLKFreq>
 80017b0:	4602      	mov	r2, r0
 80017b2:	4b05      	ldr	r3, [pc, #20]	@ (80017c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	0a9b      	lsrs	r3, r3, #10
 80017b8:	f003 0307 	and.w	r3, r3, #7
 80017bc:	4903      	ldr	r1, [pc, #12]	@ (80017cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80017be:	5ccb      	ldrb	r3, [r1, r3]
 80017c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40023800 	.word	0x40023800
 80017cc:	08005f14 	.word	0x08005f14

080017d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80017d4:	f7ff ffdc 	bl	8001790 <HAL_RCC_GetHCLKFreq>
 80017d8:	4602      	mov	r2, r0
 80017da:	4b05      	ldr	r3, [pc, #20]	@ (80017f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	0b5b      	lsrs	r3, r3, #13
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	4903      	ldr	r1, [pc, #12]	@ (80017f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80017e6:	5ccb      	ldrb	r3, [r1, r3]
 80017e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	08005f14 	.word	0x08005f14

080017f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017fc:	b0ae      	sub	sp, #184	@ 0xb8
 80017fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001800:	2300      	movs	r3, #0
 8001802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800181e:	4bcb      	ldr	r3, [pc, #812]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 030c 	and.w	r3, r3, #12
 8001826:	2b0c      	cmp	r3, #12
 8001828:	f200 8206 	bhi.w	8001c38 <HAL_RCC_GetSysClockFreq+0x440>
 800182c:	a201      	add	r2, pc, #4	@ (adr r2, 8001834 <HAL_RCC_GetSysClockFreq+0x3c>)
 800182e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001832:	bf00      	nop
 8001834:	08001869 	.word	0x08001869
 8001838:	08001c39 	.word	0x08001c39
 800183c:	08001c39 	.word	0x08001c39
 8001840:	08001c39 	.word	0x08001c39
 8001844:	08001871 	.word	0x08001871
 8001848:	08001c39 	.word	0x08001c39
 800184c:	08001c39 	.word	0x08001c39
 8001850:	08001c39 	.word	0x08001c39
 8001854:	08001879 	.word	0x08001879
 8001858:	08001c39 	.word	0x08001c39
 800185c:	08001c39 	.word	0x08001c39
 8001860:	08001c39 	.word	0x08001c39
 8001864:	08001a69 	.word	0x08001a69
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001868:	4bb9      	ldr	r3, [pc, #740]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x358>)
 800186a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800186e:	e1e7      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001870:	4bb8      	ldr	r3, [pc, #736]	@ (8001b54 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001872:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001876:	e1e3      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001878:	4bb4      	ldr	r3, [pc, #720]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001880:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001884:	4bb1      	ldr	r3, [pc, #708]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d071      	beq.n	8001974 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001890:	4bae      	ldr	r3, [pc, #696]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	099b      	lsrs	r3, r3, #6
 8001896:	2200      	movs	r2, #0
 8001898:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800189c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80018a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80018a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80018ac:	2300      	movs	r3, #0
 80018ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80018b6:	4622      	mov	r2, r4
 80018b8:	462b      	mov	r3, r5
 80018ba:	f04f 0000 	mov.w	r0, #0
 80018be:	f04f 0100 	mov.w	r1, #0
 80018c2:	0159      	lsls	r1, r3, #5
 80018c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018c8:	0150      	lsls	r0, r2, #5
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4621      	mov	r1, r4
 80018d0:	1a51      	subs	r1, r2, r1
 80018d2:	6439      	str	r1, [r7, #64]	@ 0x40
 80018d4:	4629      	mov	r1, r5
 80018d6:	eb63 0301 	sbc.w	r3, r3, r1
 80018da:	647b      	str	r3, [r7, #68]	@ 0x44
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80018e8:	4649      	mov	r1, r9
 80018ea:	018b      	lsls	r3, r1, #6
 80018ec:	4641      	mov	r1, r8
 80018ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018f2:	4641      	mov	r1, r8
 80018f4:	018a      	lsls	r2, r1, #6
 80018f6:	4641      	mov	r1, r8
 80018f8:	1a51      	subs	r1, r2, r1
 80018fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80018fc:	4649      	mov	r1, r9
 80018fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001902:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001904:	f04f 0200 	mov.w	r2, #0
 8001908:	f04f 0300 	mov.w	r3, #0
 800190c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001910:	4649      	mov	r1, r9
 8001912:	00cb      	lsls	r3, r1, #3
 8001914:	4641      	mov	r1, r8
 8001916:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800191a:	4641      	mov	r1, r8
 800191c:	00ca      	lsls	r2, r1, #3
 800191e:	4610      	mov	r0, r2
 8001920:	4619      	mov	r1, r3
 8001922:	4603      	mov	r3, r0
 8001924:	4622      	mov	r2, r4
 8001926:	189b      	adds	r3, r3, r2
 8001928:	633b      	str	r3, [r7, #48]	@ 0x30
 800192a:	462b      	mov	r3, r5
 800192c:	460a      	mov	r2, r1
 800192e:	eb42 0303 	adc.w	r3, r2, r3
 8001932:	637b      	str	r3, [r7, #52]	@ 0x34
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001940:	4629      	mov	r1, r5
 8001942:	024b      	lsls	r3, r1, #9
 8001944:	4621      	mov	r1, r4
 8001946:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800194a:	4621      	mov	r1, r4
 800194c:	024a      	lsls	r2, r1, #9
 800194e:	4610      	mov	r0, r2
 8001950:	4619      	mov	r1, r3
 8001952:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001956:	2200      	movs	r2, #0
 8001958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800195c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001960:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001964:	f7fe fcac 	bl	80002c0 <__aeabi_uldivmod>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4613      	mov	r3, r2
 800196e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001972:	e067      	b.n	8001a44 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001974:	4b75      	ldr	r3, [pc, #468]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	099b      	lsrs	r3, r3, #6
 800197a:	2200      	movs	r2, #0
 800197c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001980:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001984:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001988:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800198c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800198e:	2300      	movs	r3, #0
 8001990:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001992:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001996:	4622      	mov	r2, r4
 8001998:	462b      	mov	r3, r5
 800199a:	f04f 0000 	mov.w	r0, #0
 800199e:	f04f 0100 	mov.w	r1, #0
 80019a2:	0159      	lsls	r1, r3, #5
 80019a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019a8:	0150      	lsls	r0, r2, #5
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	4621      	mov	r1, r4
 80019b0:	1a51      	subs	r1, r2, r1
 80019b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80019b4:	4629      	mov	r1, r5
 80019b6:	eb63 0301 	sbc.w	r3, r3, r1
 80019ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019bc:	f04f 0200 	mov.w	r2, #0
 80019c0:	f04f 0300 	mov.w	r3, #0
 80019c4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80019c8:	4649      	mov	r1, r9
 80019ca:	018b      	lsls	r3, r1, #6
 80019cc:	4641      	mov	r1, r8
 80019ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019d2:	4641      	mov	r1, r8
 80019d4:	018a      	lsls	r2, r1, #6
 80019d6:	4641      	mov	r1, r8
 80019d8:	ebb2 0a01 	subs.w	sl, r2, r1
 80019dc:	4649      	mov	r1, r9
 80019de:	eb63 0b01 	sbc.w	fp, r3, r1
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	f04f 0300 	mov.w	r3, #0
 80019ea:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80019ee:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80019f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80019f6:	4692      	mov	sl, r2
 80019f8:	469b      	mov	fp, r3
 80019fa:	4623      	mov	r3, r4
 80019fc:	eb1a 0303 	adds.w	r3, sl, r3
 8001a00:	623b      	str	r3, [r7, #32]
 8001a02:	462b      	mov	r3, r5
 8001a04:	eb4b 0303 	adc.w	r3, fp, r3
 8001a08:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a0a:	f04f 0200 	mov.w	r2, #0
 8001a0e:	f04f 0300 	mov.w	r3, #0
 8001a12:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001a16:	4629      	mov	r1, r5
 8001a18:	028b      	lsls	r3, r1, #10
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a20:	4621      	mov	r1, r4
 8001a22:	028a      	lsls	r2, r1, #10
 8001a24:	4610      	mov	r0, r2
 8001a26:	4619      	mov	r1, r3
 8001a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001a30:	677a      	str	r2, [r7, #116]	@ 0x74
 8001a32:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001a36:	f7fe fc43 	bl	80002c0 <__aeabi_uldivmod>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4613      	mov	r3, r2
 8001a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a44:	4b41      	ldr	r3, [pc, #260]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	0c1b      	lsrs	r3, r3, #16
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	3301      	adds	r3, #1
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001a56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001a5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001a66:	e0eb      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a68:	4b38      	ldr	r3, [pc, #224]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a74:	4b35      	ldr	r3, [pc, #212]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d06b      	beq.n	8001b58 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a80:	4b32      	ldr	r3, [pc, #200]	@ (8001b4c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	099b      	lsrs	r3, r3, #6
 8001a86:	2200      	movs	r2, #0
 8001a88:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a92:	663b      	str	r3, [r7, #96]	@ 0x60
 8001a94:	2300      	movs	r3, #0
 8001a96:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a98:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001a9c:	4622      	mov	r2, r4
 8001a9e:	462b      	mov	r3, r5
 8001aa0:	f04f 0000 	mov.w	r0, #0
 8001aa4:	f04f 0100 	mov.w	r1, #0
 8001aa8:	0159      	lsls	r1, r3, #5
 8001aaa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aae:	0150      	lsls	r0, r2, #5
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	4621      	mov	r1, r4
 8001ab6:	1a51      	subs	r1, r2, r1
 8001ab8:	61b9      	str	r1, [r7, #24]
 8001aba:	4629      	mov	r1, r5
 8001abc:	eb63 0301 	sbc.w	r3, r3, r1
 8001ac0:	61fb      	str	r3, [r7, #28]
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	f04f 0300 	mov.w	r3, #0
 8001aca:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001ace:	4659      	mov	r1, fp
 8001ad0:	018b      	lsls	r3, r1, #6
 8001ad2:	4651      	mov	r1, sl
 8001ad4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ad8:	4651      	mov	r1, sl
 8001ada:	018a      	lsls	r2, r1, #6
 8001adc:	4651      	mov	r1, sl
 8001ade:	ebb2 0801 	subs.w	r8, r2, r1
 8001ae2:	4659      	mov	r1, fp
 8001ae4:	eb63 0901 	sbc.w	r9, r3, r1
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001af4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001af8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001afc:	4690      	mov	r8, r2
 8001afe:	4699      	mov	r9, r3
 8001b00:	4623      	mov	r3, r4
 8001b02:	eb18 0303 	adds.w	r3, r8, r3
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	462b      	mov	r3, r5
 8001b0a:	eb49 0303 	adc.w	r3, r9, r3
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	f04f 0300 	mov.w	r3, #0
 8001b18:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	024b      	lsls	r3, r1, #9
 8001b20:	4621      	mov	r1, r4
 8001b22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b26:	4621      	mov	r1, r4
 8001b28:	024a      	lsls	r2, r1, #9
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b32:	2200      	movs	r2, #0
 8001b34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001b36:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001b38:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001b3c:	f7fe fbc0 	bl	80002c0 <__aeabi_uldivmod>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4613      	mov	r3, r2
 8001b46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001b4a:	e065      	b.n	8001c18 <HAL_RCC_GetSysClockFreq+0x420>
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b58:	4b3d      	ldr	r3, [pc, #244]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	099b      	lsrs	r3, r3, #6
 8001b5e:	2200      	movs	r2, #0
 8001b60:	4618      	mov	r0, r3
 8001b62:	4611      	mov	r1, r2
 8001b64:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b68:	653b      	str	r3, [r7, #80]	@ 0x50
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b6e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001b72:	4642      	mov	r2, r8
 8001b74:	464b      	mov	r3, r9
 8001b76:	f04f 0000 	mov.w	r0, #0
 8001b7a:	f04f 0100 	mov.w	r1, #0
 8001b7e:	0159      	lsls	r1, r3, #5
 8001b80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b84:	0150      	lsls	r0, r2, #5
 8001b86:	4602      	mov	r2, r0
 8001b88:	460b      	mov	r3, r1
 8001b8a:	4641      	mov	r1, r8
 8001b8c:	1a51      	subs	r1, r2, r1
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	4649      	mov	r1, r9
 8001b92:	eb63 0301 	sbc.w	r3, r3, r1
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	f04f 0300 	mov.w	r3, #0
 8001ba0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001ba4:	4659      	mov	r1, fp
 8001ba6:	018b      	lsls	r3, r1, #6
 8001ba8:	4651      	mov	r1, sl
 8001baa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bae:	4651      	mov	r1, sl
 8001bb0:	018a      	lsls	r2, r1, #6
 8001bb2:	4651      	mov	r1, sl
 8001bb4:	1a54      	subs	r4, r2, r1
 8001bb6:	4659      	mov	r1, fp
 8001bb8:	eb63 0501 	sbc.w	r5, r3, r1
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	f04f 0300 	mov.w	r3, #0
 8001bc4:	00eb      	lsls	r3, r5, #3
 8001bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bca:	00e2      	lsls	r2, r4, #3
 8001bcc:	4614      	mov	r4, r2
 8001bce:	461d      	mov	r5, r3
 8001bd0:	4643      	mov	r3, r8
 8001bd2:	18e3      	adds	r3, r4, r3
 8001bd4:	603b      	str	r3, [r7, #0]
 8001bd6:	464b      	mov	r3, r9
 8001bd8:	eb45 0303 	adc.w	r3, r5, r3
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	f04f 0200 	mov.w	r2, #0
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bea:	4629      	mov	r1, r5
 8001bec:	028b      	lsls	r3, r1, #10
 8001bee:	4621      	mov	r1, r4
 8001bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bf4:	4621      	mov	r1, r4
 8001bf6:	028a      	lsls	r2, r1, #10
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001c00:	2200      	movs	r2, #0
 8001c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001c04:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001c06:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c0a:	f7fe fb59 	bl	80002c0 <__aeabi_uldivmod>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	460b      	mov	r3, r1
 8001c12:	4613      	mov	r3, r2
 8001c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c18:	4b0d      	ldr	r3, [pc, #52]	@ (8001c50 <HAL_RCC_GetSysClockFreq+0x458>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	0f1b      	lsrs	r3, r3, #28
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001c2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c36:	e003      	b.n	8001c40 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001c3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001c3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	37b8      	adds	r7, #184	@ 0xb8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c4e:	bf00      	nop
 8001c50:	40023800 	.word	0x40023800
 8001c54:	00f42400 	.word	0x00f42400

08001c58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d101      	bne.n	8001c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e28d      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f000 8083 	beq.w	8001d7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001c78:	4b94      	ldr	r3, [pc, #592]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f003 030c 	and.w	r3, r3, #12
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d019      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c84:	4b91      	ldr	r3, [pc, #580]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	d106      	bne.n	8001c9e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001c90:	4b8e      	ldr	r3, [pc, #568]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c9c:	d00c      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ca6:	2b0c      	cmp	r3, #12
 8001ca8:	d112      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001caa:	4b88      	ldr	r3, [pc, #544]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cb6:	d10b      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb8:	4b84      	ldr	r3, [pc, #528]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d05b      	beq.n	8001d7c <HAL_RCC_OscConfig+0x124>
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d157      	bne.n	8001d7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e25a      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cd8:	d106      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x90>
 8001cda:	4b7c      	ldr	r3, [pc, #496]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a7b      	ldr	r2, [pc, #492]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce4:	6013      	str	r3, [r2, #0]
 8001ce6:	e01d      	b.n	8001d24 <HAL_RCC_OscConfig+0xcc>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cf0:	d10c      	bne.n	8001d0c <HAL_RCC_OscConfig+0xb4>
 8001cf2:	4b76      	ldr	r3, [pc, #472]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a75      	ldr	r2, [pc, #468]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001cf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	4b73      	ldr	r3, [pc, #460]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a72      	ldr	r2, [pc, #456]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	e00b      	b.n	8001d24 <HAL_RCC_OscConfig+0xcc>
 8001d0c:	4b6f      	ldr	r3, [pc, #444]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a6e      	ldr	r2, [pc, #440]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	4b6c      	ldr	r3, [pc, #432]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a6b      	ldr	r2, [pc, #428]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d013      	beq.n	8001d54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7fe ffd8 	bl	8000ce0 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d34:	f7fe ffd4 	bl	8000ce0 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b64      	cmp	r3, #100	@ 0x64
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e21f      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d46:	4b61      	ldr	r3, [pc, #388]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0xdc>
 8001d52:	e014      	b.n	8001d7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d54:	f7fe ffc4 	bl	8000ce0 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d5c:	f7fe ffc0 	bl	8000ce0 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b64      	cmp	r3, #100	@ 0x64
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e20b      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d6e:	4b57      	ldr	r3, [pc, #348]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x104>
 8001d7a:	e000      	b.n	8001d7e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d06f      	beq.n	8001e6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d8a:	4b50      	ldr	r3, [pc, #320]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f003 030c 	and.w	r3, r3, #12
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d017      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001d96:	4b4d      	ldr	r3, [pc, #308]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001d9e:	2b08      	cmp	r3, #8
 8001da0:	d105      	bne.n	8001dae <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001da2:	4b4a      	ldr	r3, [pc, #296]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00b      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dae:	4b47      	ldr	r3, [pc, #284]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001db6:	2b0c      	cmp	r3, #12
 8001db8:	d11c      	bne.n	8001df4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dba:	4b44      	ldr	r3, [pc, #272]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d116      	bne.n	8001df4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dc6:	4b41      	ldr	r3, [pc, #260]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d005      	beq.n	8001dde <HAL_RCC_OscConfig+0x186>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d001      	beq.n	8001dde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e1d3      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dde:	4b3b      	ldr	r3, [pc, #236]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	691b      	ldr	r3, [r3, #16]
 8001dea:	00db      	lsls	r3, r3, #3
 8001dec:	4937      	ldr	r1, [pc, #220]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001df2:	e03a      	b.n	8001e6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d020      	beq.n	8001e3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001dfc:	4b34      	ldr	r3, [pc, #208]	@ (8001ed0 <HAL_RCC_OscConfig+0x278>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e02:	f7fe ff6d 	bl	8000ce0 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e0a:	f7fe ff69 	bl	8000ce0 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e1b4      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e1c:	4b2b      	ldr	r3, [pc, #172]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d0f0      	beq.n	8001e0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e28:	4b28      	ldr	r3, [pc, #160]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	4925      	ldr	r1, [pc, #148]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	600b      	str	r3, [r1, #0]
 8001e3c:	e015      	b.n	8001e6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e3e:	4b24      	ldr	r3, [pc, #144]	@ (8001ed0 <HAL_RCC_OscConfig+0x278>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e44:	f7fe ff4c 	bl	8000ce0 <HAL_GetTick>
 8001e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e4a:	e008      	b.n	8001e5e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e4c:	f7fe ff48 	bl	8000ce0 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e193      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d1f0      	bne.n	8001e4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0308 	and.w	r3, r3, #8
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d036      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	695b      	ldr	r3, [r3, #20]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d016      	beq.n	8001eac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ed4 <HAL_RCC_OscConfig+0x27c>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e84:	f7fe ff2c 	bl	8000ce0 <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e8c:	f7fe ff28 	bl	8000ce0 <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e173      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <HAL_RCC_OscConfig+0x274>)
 8001ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ea2:	f003 0302 	and.w	r3, r3, #2
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d0f0      	beq.n	8001e8c <HAL_RCC_OscConfig+0x234>
 8001eaa:	e01b      	b.n	8001ee4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eac:	4b09      	ldr	r3, [pc, #36]	@ (8001ed4 <HAL_RCC_OscConfig+0x27c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb2:	f7fe ff15 	bl	8000ce0 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001eb8:	e00e      	b.n	8001ed8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eba:	f7fe ff11 	bl	8000ce0 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d907      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001ec8:	2303      	movs	r3, #3
 8001eca:	e15c      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	42470000 	.word	0x42470000
 8001ed4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed8:	4b8a      	ldr	r3, [pc, #552]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001eda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d1ea      	bne.n	8001eba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 8097 	beq.w	8002020 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ef6:	4b83      	ldr	r3, [pc, #524]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10f      	bne.n	8001f22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	4b7f      	ldr	r3, [pc, #508]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	4a7e      	ldr	r2, [pc, #504]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f10:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f12:	4b7c      	ldr	r3, [pc, #496]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f22:	4b79      	ldr	r3, [pc, #484]	@ (8002108 <HAL_RCC_OscConfig+0x4b0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d118      	bne.n	8001f60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f2e:	4b76      	ldr	r3, [pc, #472]	@ (8002108 <HAL_RCC_OscConfig+0x4b0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a75      	ldr	r2, [pc, #468]	@ (8002108 <HAL_RCC_OscConfig+0x4b0>)
 8001f34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f3a:	f7fe fed1 	bl	8000ce0 <HAL_GetTick>
 8001f3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f40:	e008      	b.n	8001f54 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f42:	f7fe fecd 	bl	8000ce0 <HAL_GetTick>
 8001f46:	4602      	mov	r2, r0
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d901      	bls.n	8001f54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001f50:	2303      	movs	r3, #3
 8001f52:	e118      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f54:	4b6c      	ldr	r3, [pc, #432]	@ (8002108 <HAL_RCC_OscConfig+0x4b0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0f0      	beq.n	8001f42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d106      	bne.n	8001f76 <HAL_RCC_OscConfig+0x31e>
 8001f68:	4b66      	ldr	r3, [pc, #408]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f6c:	4a65      	ldr	r2, [pc, #404]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f74:	e01c      	b.n	8001fb0 <HAL_RCC_OscConfig+0x358>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b05      	cmp	r3, #5
 8001f7c:	d10c      	bne.n	8001f98 <HAL_RCC_OscConfig+0x340>
 8001f7e:	4b61      	ldr	r3, [pc, #388]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f82:	4a60      	ldr	r2, [pc, #384]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f8e:	4a5d      	ldr	r2, [pc, #372]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f96:	e00b      	b.n	8001fb0 <HAL_RCC_OscConfig+0x358>
 8001f98:	4b5a      	ldr	r3, [pc, #360]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9c:	4a59      	ldr	r2, [pc, #356]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001f9e:	f023 0301 	bic.w	r3, r3, #1
 8001fa2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fa4:	4b57      	ldr	r3, [pc, #348]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fa8:	4a56      	ldr	r2, [pc, #344]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001faa:	f023 0304 	bic.w	r3, r3, #4
 8001fae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d015      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb8:	f7fe fe92 	bl	8000ce0 <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbe:	e00a      	b.n	8001fd6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fc0:	f7fe fe8e 	bl	8000ce0 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e0d7      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8001fd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0ee      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x368>
 8001fe2:	e014      	b.n	800200e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fe4:	f7fe fe7c 	bl	8000ce0 <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fea:	e00a      	b.n	8002002 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fec:	f7fe fe78 	bl	8000ce0 <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e0c1      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002002:	4b40      	ldr	r3, [pc, #256]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8002004:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1ee      	bne.n	8001fec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800200e:	7dfb      	ldrb	r3, [r7, #23]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d105      	bne.n	8002020 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002014:	4b3b      	ldr	r3, [pc, #236]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8002016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002018:	4a3a      	ldr	r2, [pc, #232]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 800201a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800201e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	2b00      	cmp	r3, #0
 8002026:	f000 80ad 	beq.w	8002184 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800202a:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f003 030c 	and.w	r3, r3, #12
 8002032:	2b08      	cmp	r3, #8
 8002034:	d060      	beq.n	80020f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	2b02      	cmp	r3, #2
 800203c:	d145      	bne.n	80020ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203e:	4b33      	ldr	r3, [pc, #204]	@ (800210c <HAL_RCC_OscConfig+0x4b4>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002044:	f7fe fe4c 	bl	8000ce0 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800204c:	f7fe fe48 	bl	8000ce0 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e093      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205e:	4b29      	ldr	r3, [pc, #164]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	69da      	ldr	r2, [r3, #28]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002078:	019b      	lsls	r3, r3, #6
 800207a:	431a      	orrs	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002080:	085b      	lsrs	r3, r3, #1
 8002082:	3b01      	subs	r3, #1
 8002084:	041b      	lsls	r3, r3, #16
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208c:	061b      	lsls	r3, r3, #24
 800208e:	431a      	orrs	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002094:	071b      	lsls	r3, r3, #28
 8002096:	491b      	ldr	r1, [pc, #108]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 8002098:	4313      	orrs	r3, r2
 800209a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800209c:	4b1b      	ldr	r3, [pc, #108]	@ (800210c <HAL_RCC_OscConfig+0x4b4>)
 800209e:	2201      	movs	r2, #1
 80020a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a2:	f7fe fe1d 	bl	8000ce0 <HAL_GetTick>
 80020a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020a8:	e008      	b.n	80020bc <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020aa:	f7fe fe19 	bl	8000ce0 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d901      	bls.n	80020bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80020b8:	2303      	movs	r3, #3
 80020ba:	e064      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020bc:	4b11      	ldr	r3, [pc, #68]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d0f0      	beq.n	80020aa <HAL_RCC_OscConfig+0x452>
 80020c8:	e05c      	b.n	8002184 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <HAL_RCC_OscConfig+0x4b4>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d0:	f7fe fe06 	bl	8000ce0 <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020d8:	f7fe fe02 	bl	8000ce0 <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e04d      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ea:	4b06      	ldr	r3, [pc, #24]	@ (8002104 <HAL_RCC_OscConfig+0x4ac>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d1f0      	bne.n	80020d8 <HAL_RCC_OscConfig+0x480>
 80020f6:	e045      	b.n	8002184 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d107      	bne.n	8002110 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e040      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
 8002104:	40023800 	.word	0x40023800
 8002108:	40007000 	.word	0x40007000
 800210c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002110:	4b1f      	ldr	r3, [pc, #124]	@ (8002190 <HAL_RCC_OscConfig+0x538>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	699b      	ldr	r3, [r3, #24]
 800211a:	2b01      	cmp	r3, #1
 800211c:	d030      	beq.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002128:	429a      	cmp	r2, r3
 800212a:	d129      	bne.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002136:	429a      	cmp	r2, r3
 8002138:	d122      	bne.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002140:	4013      	ands	r3, r2
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002146:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002148:	4293      	cmp	r3, r2
 800214a:	d119      	bne.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002156:	085b      	lsrs	r3, r3, #1
 8002158:	3b01      	subs	r3, #1
 800215a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800215c:	429a      	cmp	r2, r3
 800215e:	d10f      	bne.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800216c:	429a      	cmp	r2, r3
 800216e:	d107      	bne.n	8002180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e000      	b.n	8002186 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800

08002194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e042      	b.n	800222c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d106      	bne.n	80021c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7fe fcb8 	bl	8000b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2224      	movs	r2, #36	@ 0x24
 80021c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 f973 	bl	80024c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800220c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2220      	movs	r2, #32
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2220      	movs	r2, #32
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af02      	add	r7, sp, #8
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b20      	cmp	r3, #32
 8002252:	d175      	bne.n	8002340 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <HAL_UART_Transmit+0x2c>
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e06e      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2221      	movs	r2, #33	@ 0x21
 800226e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002272:	f7fe fd35 	bl	8000ce0 <HAL_GetTick>
 8002276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	88fa      	ldrh	r2, [r7, #6]
 800227c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	88fa      	ldrh	r2, [r7, #6]
 8002282:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800228c:	d108      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d104      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	e003      	b.n	80022a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022a8:	e02e      	b.n	8002308 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	2200      	movs	r2, #0
 80022b2:	2180      	movs	r1, #128	@ 0x80
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 f848 	bl	800234a <UART_WaitOnFlagUntilTimeout>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e03a      	b.n	8002342 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	3302      	adds	r3, #2
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	e007      	b.n	80022fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	3301      	adds	r3, #1
 80022f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1cb      	bne.n	80022aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2200      	movs	r2, #0
 800231a:	2140      	movs	r1, #64	@ 0x40
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 f814 	bl	800234a <UART_WaitOnFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e006      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	e000      	b.n	8002342 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
  }
}
 8002342:	4618      	mov	r0, r3
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	603b      	str	r3, [r7, #0]
 8002356:	4613      	mov	r3, r2
 8002358:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800235a:	e03b      	b.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002362:	d037      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002364:	f7fe fcbc 	bl	8000ce0 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	6a3a      	ldr	r2, [r7, #32]
 8002370:	429a      	cmp	r2, r3
 8002372:	d302      	bcc.n	800237a <UART_WaitOnFlagUntilTimeout+0x30>
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800237a:	2303      	movs	r3, #3
 800237c:	e03a      	b.n	80023f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b00      	cmp	r3, #0
 800238a:	d023      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b80      	cmp	r3, #128	@ 0x80
 8002390:	d020      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2b40      	cmp	r3, #64	@ 0x40
 8002396:	d01d      	beq.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	2b08      	cmp	r3, #8
 80023a4:	d116      	bne.n	80023d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	617b      	str	r3, [r7, #20]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f000 f81d 	bl	80023fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2208      	movs	r2, #8
 80023c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e00f      	b.n	80023f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d0b4      	beq.n	800235c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b095      	sub	sp, #84	@ 0x54
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	330c      	adds	r3, #12
 800240a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800240e:	e853 3f00 	ldrex	r3, [r3]
 8002412:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002416:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800241a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	330c      	adds	r3, #12
 8002422:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002424:	643a      	str	r2, [r7, #64]	@ 0x40
 8002426:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002428:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800242a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800242c:	e841 2300 	strex	r3, r2, [r1]
 8002430:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e5      	bne.n	8002404 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	3314      	adds	r3, #20
 800243e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	e853 3f00 	ldrex	r3, [r3]
 8002446:	61fb      	str	r3, [r7, #28]
   return(result);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f023 0301 	bic.w	r3, r3, #1
 800244e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	3314      	adds	r3, #20
 8002456:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002458:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800245c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800245e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002460:	e841 2300 	strex	r3, r2, [r1]
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1e5      	bne.n	8002438 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002470:	2b01      	cmp	r3, #1
 8002472:	d119      	bne.n	80024a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	330c      	adds	r3, #12
 800247a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	e853 3f00 	ldrex	r3, [r3]
 8002482:	60bb      	str	r3, [r7, #8]
   return(result);
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	f023 0310 	bic.w	r3, r3, #16
 800248a:	647b      	str	r3, [r7, #68]	@ 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	330c      	adds	r3, #12
 8002492:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002494:	61ba      	str	r2, [r7, #24]
 8002496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002498:	6979      	ldr	r1, [r7, #20]
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	e841 2300 	strex	r3, r2, [r1]
 80024a0:	613b      	str	r3, [r7, #16]
   return(result);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e5      	bne.n	8002474 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2220      	movs	r2, #32
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80024b6:	bf00      	nop
 80024b8:	3754      	adds	r7, #84	@ 0x54
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024c8:	b0c0      	sub	sp, #256	@ 0x100
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e0:	68d9      	ldr	r1, [r3, #12]
 80024e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	ea40 0301 	orr.w	r3, r0, r1
 80024ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	431a      	orrs	r2, r3
 80024fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002500:	695b      	ldr	r3, [r3, #20]
 8002502:	431a      	orrs	r2, r3
 8002504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	4313      	orrs	r3, r2
 800250c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800251c:	f021 010c 	bic.w	r1, r1, #12
 8002520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800252a:	430b      	orrs	r3, r1
 800252c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800252e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800253a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253e:	6999      	ldr	r1, [r3, #24]
 8002540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	ea40 0301 	orr.w	r3, r0, r1
 800254a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800254c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	4b8f      	ldr	r3, [pc, #572]	@ (8002790 <UART_SetConfig+0x2cc>)
 8002554:	429a      	cmp	r2, r3
 8002556:	d005      	beq.n	8002564 <UART_SetConfig+0xa0>
 8002558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4b8d      	ldr	r3, [pc, #564]	@ (8002794 <UART_SetConfig+0x2d0>)
 8002560:	429a      	cmp	r2, r3
 8002562:	d104      	bne.n	800256e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002564:	f7ff f934 	bl	80017d0 <HAL_RCC_GetPCLK2Freq>
 8002568:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800256c:	e003      	b.n	8002576 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800256e:	f7ff f91b 	bl	80017a8 <HAL_RCC_GetPCLK1Freq>
 8002572:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002580:	f040 810c 	bne.w	800279c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002584:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002588:	2200      	movs	r2, #0
 800258a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800258e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002592:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002596:	4622      	mov	r2, r4
 8002598:	462b      	mov	r3, r5
 800259a:	1891      	adds	r1, r2, r2
 800259c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800259e:	415b      	adcs	r3, r3
 80025a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025a6:	4621      	mov	r1, r4
 80025a8:	eb12 0801 	adds.w	r8, r2, r1
 80025ac:	4629      	mov	r1, r5
 80025ae:	eb43 0901 	adc.w	r9, r3, r1
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	f04f 0300 	mov.w	r3, #0
 80025ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80025be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80025c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025c6:	4690      	mov	r8, r2
 80025c8:	4699      	mov	r9, r3
 80025ca:	4623      	mov	r3, r4
 80025cc:	eb18 0303 	adds.w	r3, r8, r3
 80025d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025d4:	462b      	mov	r3, r5
 80025d6:	eb49 0303 	adc.w	r3, r9, r3
 80025da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025f2:	460b      	mov	r3, r1
 80025f4:	18db      	adds	r3, r3, r3
 80025f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80025f8:	4613      	mov	r3, r2
 80025fa:	eb42 0303 	adc.w	r3, r2, r3
 80025fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002600:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002604:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002608:	f7fd fe5a 	bl	80002c0 <__aeabi_uldivmod>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4b61      	ldr	r3, [pc, #388]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002612:	fba3 2302 	umull	r2, r3, r3, r2
 8002616:	095b      	lsrs	r3, r3, #5
 8002618:	011c      	lsls	r4, r3, #4
 800261a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800261e:	2200      	movs	r2, #0
 8002620:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002624:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002628:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800262c:	4642      	mov	r2, r8
 800262e:	464b      	mov	r3, r9
 8002630:	1891      	adds	r1, r2, r2
 8002632:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002634:	415b      	adcs	r3, r3
 8002636:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002638:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800263c:	4641      	mov	r1, r8
 800263e:	eb12 0a01 	adds.w	sl, r2, r1
 8002642:	4649      	mov	r1, r9
 8002644:	eb43 0b01 	adc.w	fp, r3, r1
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002654:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800265c:	4692      	mov	sl, r2
 800265e:	469b      	mov	fp, r3
 8002660:	4643      	mov	r3, r8
 8002662:	eb1a 0303 	adds.w	r3, sl, r3
 8002666:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800266a:	464b      	mov	r3, r9
 800266c:	eb4b 0303 	adc.w	r3, fp, r3
 8002670:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002680:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002684:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002688:	460b      	mov	r3, r1
 800268a:	18db      	adds	r3, r3, r3
 800268c:	643b      	str	r3, [r7, #64]	@ 0x40
 800268e:	4613      	mov	r3, r2
 8002690:	eb42 0303 	adc.w	r3, r2, r3
 8002694:	647b      	str	r3, [r7, #68]	@ 0x44
 8002696:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800269a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800269e:	f7fd fe0f 	bl	80002c0 <__aeabi_uldivmod>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4611      	mov	r1, r2
 80026a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002798 <UART_SetConfig+0x2d4>)
 80026aa:	fba3 2301 	umull	r2, r3, r3, r1
 80026ae:	095b      	lsrs	r3, r3, #5
 80026b0:	2264      	movs	r2, #100	@ 0x64
 80026b2:	fb02 f303 	mul.w	r3, r2, r3
 80026b6:	1acb      	subs	r3, r1, r3
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80026be:	4b36      	ldr	r3, [pc, #216]	@ (8002798 <UART_SetConfig+0x2d4>)
 80026c0:	fba3 2302 	umull	r2, r3, r3, r2
 80026c4:	095b      	lsrs	r3, r3, #5
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026cc:	441c      	add	r4, r3
 80026ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026e0:	4642      	mov	r2, r8
 80026e2:	464b      	mov	r3, r9
 80026e4:	1891      	adds	r1, r2, r2
 80026e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026e8:	415b      	adcs	r3, r3
 80026ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026f0:	4641      	mov	r1, r8
 80026f2:	1851      	adds	r1, r2, r1
 80026f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80026f6:	4649      	mov	r1, r9
 80026f8:	414b      	adcs	r3, r1
 80026fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80026fc:	f04f 0200 	mov.w	r2, #0
 8002700:	f04f 0300 	mov.w	r3, #0
 8002704:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002708:	4659      	mov	r1, fp
 800270a:	00cb      	lsls	r3, r1, #3
 800270c:	4651      	mov	r1, sl
 800270e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002712:	4651      	mov	r1, sl
 8002714:	00ca      	lsls	r2, r1, #3
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	4603      	mov	r3, r0
 800271c:	4642      	mov	r2, r8
 800271e:	189b      	adds	r3, r3, r2
 8002720:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002724:	464b      	mov	r3, r9
 8002726:	460a      	mov	r2, r1
 8002728:	eb42 0303 	adc.w	r3, r2, r3
 800272c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800273c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002740:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002744:	460b      	mov	r3, r1
 8002746:	18db      	adds	r3, r3, r3
 8002748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800274a:	4613      	mov	r3, r2
 800274c:	eb42 0303 	adc.w	r3, r2, r3
 8002750:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002752:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002756:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800275a:	f7fd fdb1 	bl	80002c0 <__aeabi_uldivmod>
 800275e:	4602      	mov	r2, r0
 8002760:	460b      	mov	r3, r1
 8002762:	4b0d      	ldr	r3, [pc, #52]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002764:	fba3 1302 	umull	r1, r3, r3, r2
 8002768:	095b      	lsrs	r3, r3, #5
 800276a:	2164      	movs	r1, #100	@ 0x64
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	3332      	adds	r3, #50	@ 0x32
 8002776:	4a08      	ldr	r2, [pc, #32]	@ (8002798 <UART_SetConfig+0x2d4>)
 8002778:	fba2 2303 	umull	r2, r3, r2, r3
 800277c:	095b      	lsrs	r3, r3, #5
 800277e:	f003 0207 	and.w	r2, r3, #7
 8002782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4422      	add	r2, r4
 800278a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800278c:	e106      	b.n	800299c <UART_SetConfig+0x4d8>
 800278e:	bf00      	nop
 8002790:	40011000 	.word	0x40011000
 8002794:	40011400 	.word	0x40011400
 8002798:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800279c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027ae:	4642      	mov	r2, r8
 80027b0:	464b      	mov	r3, r9
 80027b2:	1891      	adds	r1, r2, r2
 80027b4:	6239      	str	r1, [r7, #32]
 80027b6:	415b      	adcs	r3, r3
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027be:	4641      	mov	r1, r8
 80027c0:	1854      	adds	r4, r2, r1
 80027c2:	4649      	mov	r1, r9
 80027c4:	eb43 0501 	adc.w	r5, r3, r1
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	f04f 0300 	mov.w	r3, #0
 80027d0:	00eb      	lsls	r3, r5, #3
 80027d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027d6:	00e2      	lsls	r2, r4, #3
 80027d8:	4614      	mov	r4, r2
 80027da:	461d      	mov	r5, r3
 80027dc:	4643      	mov	r3, r8
 80027de:	18e3      	adds	r3, r4, r3
 80027e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027e4:	464b      	mov	r3, r9
 80027e6:	eb45 0303 	adc.w	r3, r5, r3
 80027ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027fe:	f04f 0200 	mov.w	r2, #0
 8002802:	f04f 0300 	mov.w	r3, #0
 8002806:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800280a:	4629      	mov	r1, r5
 800280c:	008b      	lsls	r3, r1, #2
 800280e:	4621      	mov	r1, r4
 8002810:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002814:	4621      	mov	r1, r4
 8002816:	008a      	lsls	r2, r1, #2
 8002818:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800281c:	f7fd fd50 	bl	80002c0 <__aeabi_uldivmod>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	4b60      	ldr	r3, [pc, #384]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002826:	fba3 2302 	umull	r2, r3, r3, r2
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	011c      	lsls	r4, r3, #4
 800282e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002832:	2200      	movs	r2, #0
 8002834:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002838:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800283c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002840:	4642      	mov	r2, r8
 8002842:	464b      	mov	r3, r9
 8002844:	1891      	adds	r1, r2, r2
 8002846:	61b9      	str	r1, [r7, #24]
 8002848:	415b      	adcs	r3, r3
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002850:	4641      	mov	r1, r8
 8002852:	1851      	adds	r1, r2, r1
 8002854:	6139      	str	r1, [r7, #16]
 8002856:	4649      	mov	r1, r9
 8002858:	414b      	adcs	r3, r1
 800285a:	617b      	str	r3, [r7, #20]
 800285c:	f04f 0200 	mov.w	r2, #0
 8002860:	f04f 0300 	mov.w	r3, #0
 8002864:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002868:	4659      	mov	r1, fp
 800286a:	00cb      	lsls	r3, r1, #3
 800286c:	4651      	mov	r1, sl
 800286e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002872:	4651      	mov	r1, sl
 8002874:	00ca      	lsls	r2, r1, #3
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	4603      	mov	r3, r0
 800287c:	4642      	mov	r2, r8
 800287e:	189b      	adds	r3, r3, r2
 8002880:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002884:	464b      	mov	r3, r9
 8002886:	460a      	mov	r2, r1
 8002888:	eb42 0303 	adc.w	r3, r2, r3
 800288c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	67bb      	str	r3, [r7, #120]	@ 0x78
 800289a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800289c:	f04f 0200 	mov.w	r2, #0
 80028a0:	f04f 0300 	mov.w	r3, #0
 80028a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028a8:	4649      	mov	r1, r9
 80028aa:	008b      	lsls	r3, r1, #2
 80028ac:	4641      	mov	r1, r8
 80028ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028b2:	4641      	mov	r1, r8
 80028b4:	008a      	lsls	r2, r1, #2
 80028b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80028ba:	f7fd fd01 	bl	80002c0 <__aeabi_uldivmod>
 80028be:	4602      	mov	r2, r0
 80028c0:	460b      	mov	r3, r1
 80028c2:	4611      	mov	r1, r2
 80028c4:	4b38      	ldr	r3, [pc, #224]	@ (80029a8 <UART_SetConfig+0x4e4>)
 80028c6:	fba3 2301 	umull	r2, r3, r3, r1
 80028ca:	095b      	lsrs	r3, r3, #5
 80028cc:	2264      	movs	r2, #100	@ 0x64
 80028ce:	fb02 f303 	mul.w	r3, r2, r3
 80028d2:	1acb      	subs	r3, r1, r3
 80028d4:	011b      	lsls	r3, r3, #4
 80028d6:	3332      	adds	r3, #50	@ 0x32
 80028d8:	4a33      	ldr	r2, [pc, #204]	@ (80029a8 <UART_SetConfig+0x4e4>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	095b      	lsrs	r3, r3, #5
 80028e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028e4:	441c      	add	r4, r3
 80028e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028ea:	2200      	movs	r2, #0
 80028ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80028ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80028f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028f4:	4642      	mov	r2, r8
 80028f6:	464b      	mov	r3, r9
 80028f8:	1891      	adds	r1, r2, r2
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	415b      	adcs	r3, r3
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002904:	4641      	mov	r1, r8
 8002906:	1851      	adds	r1, r2, r1
 8002908:	6039      	str	r1, [r7, #0]
 800290a:	4649      	mov	r1, r9
 800290c:	414b      	adcs	r3, r1
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	f04f 0200 	mov.w	r2, #0
 8002914:	f04f 0300 	mov.w	r3, #0
 8002918:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800291c:	4659      	mov	r1, fp
 800291e:	00cb      	lsls	r3, r1, #3
 8002920:	4651      	mov	r1, sl
 8002922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002926:	4651      	mov	r1, sl
 8002928:	00ca      	lsls	r2, r1, #3
 800292a:	4610      	mov	r0, r2
 800292c:	4619      	mov	r1, r3
 800292e:	4603      	mov	r3, r0
 8002930:	4642      	mov	r2, r8
 8002932:	189b      	adds	r3, r3, r2
 8002934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002936:	464b      	mov	r3, r9
 8002938:	460a      	mov	r2, r1
 800293a:	eb42 0303 	adc.w	r3, r2, r3
 800293e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002940:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	663b      	str	r3, [r7, #96]	@ 0x60
 800294a:	667a      	str	r2, [r7, #100]	@ 0x64
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002958:	4649      	mov	r1, r9
 800295a:	008b      	lsls	r3, r1, #2
 800295c:	4641      	mov	r1, r8
 800295e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002962:	4641      	mov	r1, r8
 8002964:	008a      	lsls	r2, r1, #2
 8002966:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800296a:	f7fd fca9 	bl	80002c0 <__aeabi_uldivmod>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002974:	fba3 1302 	umull	r1, r3, r3, r2
 8002978:	095b      	lsrs	r3, r3, #5
 800297a:	2164      	movs	r1, #100	@ 0x64
 800297c:	fb01 f303 	mul.w	r3, r1, r3
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	011b      	lsls	r3, r3, #4
 8002984:	3332      	adds	r3, #50	@ 0x32
 8002986:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <UART_SetConfig+0x4e4>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	f003 020f 	and.w	r2, r3, #15
 8002992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4422      	add	r2, r4
 800299a:	609a      	str	r2, [r3, #8]
}
 800299c:	bf00      	nop
 800299e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029a2:	46bd      	mov	sp, r7
 80029a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a8:	51eb851f 	.word	0x51eb851f

080029ac <__NVIC_SetPriority>:
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	6039      	str	r1, [r7, #0]
 80029b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	db0a      	blt.n	80029d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	b2da      	uxtb	r2, r3
 80029c4:	490c      	ldr	r1, [pc, #48]	@ (80029f8 <__NVIC_SetPriority+0x4c>)
 80029c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ca:	0112      	lsls	r2, r2, #4
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	440b      	add	r3, r1
 80029d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80029d4:	e00a      	b.n	80029ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4908      	ldr	r1, [pc, #32]	@ (80029fc <__NVIC_SetPriority+0x50>)
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	f003 030f 	and.w	r3, r3, #15
 80029e2:	3b04      	subs	r3, #4
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	440b      	add	r3, r1
 80029ea:	761a      	strb	r2, [r3, #24]
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002a04:	2100      	movs	r1, #0
 8002a06:	f06f 0004 	mvn.w	r0, #4
 8002a0a:	f7ff ffcf 	bl	80029ac <__NVIC_SetPriority>
#endif
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
	...

08002a14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a1a:	f3ef 8305 	mrs	r3, IPSR
 8002a1e:	603b      	str	r3, [r7, #0]
  return(result);
 8002a20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002a26:	f06f 0305 	mvn.w	r3, #5
 8002a2a:	607b      	str	r3, [r7, #4]
 8002a2c:	e00c      	b.n	8002a48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <osKernelInitialize+0x44>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d105      	bne.n	8002a42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002a36:	4b08      	ldr	r3, [pc, #32]	@ (8002a58 <osKernelInitialize+0x44>)
 8002a38:	2201      	movs	r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	607b      	str	r3, [r7, #4]
 8002a40:	e002      	b.n	8002a48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002a42:	f04f 33ff 	mov.w	r3, #4294967295
 8002a46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002a48:	687b      	ldr	r3, [r7, #4]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	20000124 	.word	0x20000124

08002a5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a62:	f3ef 8305 	mrs	r3, IPSR
 8002a66:	603b      	str	r3, [r7, #0]
  return(result);
 8002a68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002a6e:	f06f 0305 	mvn.w	r3, #5
 8002a72:	607b      	str	r3, [r7, #4]
 8002a74:	e010      	b.n	8002a98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002a76:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <osKernelStart+0x48>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d109      	bne.n	8002a92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002a7e:	f7ff ffbf 	bl	8002a00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002a82:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <osKernelStart+0x48>)
 8002a84:	2202      	movs	r2, #2
 8002a86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002a88:	f001 f87a 	bl	8003b80 <vTaskStartScheduler>
      stat = osOK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	e002      	b.n	8002a98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295
 8002a96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002a98:	687b      	ldr	r3, [r7, #4]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000124 	.word	0x20000124

08002aa8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08e      	sub	sp, #56	@ 0x38
 8002aac:	af04      	add	r7, sp, #16
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ab8:	f3ef 8305 	mrs	r3, IPSR
 8002abc:	617b      	str	r3, [r7, #20]
  return(result);
 8002abe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d17e      	bne.n	8002bc2 <osThreadNew+0x11a>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d07b      	beq.n	8002bc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002aca:	2380      	movs	r3, #128	@ 0x80
 8002acc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002ace:	2318      	movs	r3, #24
 8002ad0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ada:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d045      	beq.n	8002b6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d002      	beq.n	8002af0 <osThreadNew+0x48>
        name = attr->name;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d002      	beq.n	8002afe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	699b      	ldr	r3, [r3, #24]
 8002afc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d008      	beq.n	8002b16 <osThreadNew+0x6e>
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	2b38      	cmp	r3, #56	@ 0x38
 8002b08:	d805      	bhi.n	8002b16 <osThreadNew+0x6e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <osThreadNew+0x72>
        return (NULL);
 8002b16:	2300      	movs	r3, #0
 8002b18:	e054      	b.n	8002bc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	089b      	lsrs	r3, r3, #2
 8002b28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00e      	beq.n	8002b50 <osThreadNew+0xa8>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68db      	ldr	r3, [r3, #12]
 8002b36:	2b5b      	cmp	r3, #91	@ 0x5b
 8002b38:	d90a      	bls.n	8002b50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d006      	beq.n	8002b50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d002      	beq.n	8002b50 <osThreadNew+0xa8>
        mem = 1;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	61bb      	str	r3, [r7, #24]
 8002b4e:	e010      	b.n	8002b72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10c      	bne.n	8002b72 <osThreadNew+0xca>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d108      	bne.n	8002b72 <osThreadNew+0xca>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d104      	bne.n	8002b72 <osThreadNew+0xca>
          mem = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	61bb      	str	r3, [r7, #24]
 8002b6c:	e001      	b.n	8002b72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002b72:	69bb      	ldr	r3, [r7, #24]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d110      	bne.n	8002b9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002b80:	9202      	str	r2, [sp, #8]
 8002b82:	9301      	str	r3, [sp, #4]
 8002b84:	69fb      	ldr	r3, [r7, #28]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	6a3a      	ldr	r2, [r7, #32]
 8002b8c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f000 fe1a 	bl	80037c8 <xTaskCreateStatic>
 8002b94:	4603      	mov	r3, r0
 8002b96:	613b      	str	r3, [r7, #16]
 8002b98:	e013      	b.n	8002bc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d110      	bne.n	8002bc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	b29a      	uxth	r2, r3
 8002ba4:	f107 0310 	add.w	r3, r7, #16
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f000 fe68 	bl	8003888 <xTaskCreate>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d001      	beq.n	8002bc2 <osThreadNew+0x11a>
            hTask = NULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002bc2:	693b      	ldr	r3, [r7, #16]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3728      	adds	r7, #40	@ 0x28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bd4:	f3ef 8305 	mrs	r3, IPSR
 8002bd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002bda:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <osDelay+0x1c>
    stat = osErrorISR;
 8002be0:	f06f 0305 	mvn.w	r3, #5
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	e007      	b.n	8002bf8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 ff8e 	bl	8003b14 <vTaskDelay>
    }
  }

  return (stat);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4a07      	ldr	r2, [pc, #28]	@ (8002c30 <vApplicationGetIdleTaskMemory+0x2c>)
 8002c14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	4a06      	ldr	r2, [pc, #24]	@ (8002c34 <vApplicationGetIdleTaskMemory+0x30>)
 8002c1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2280      	movs	r2, #128	@ 0x80
 8002c20:	601a      	str	r2, [r3, #0]
}
 8002c22:	bf00      	nop
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	20000128 	.word	0x20000128
 8002c34:	20000184 	.word	0x20000184

08002c38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	60f8      	str	r0, [r7, #12]
 8002c40:	60b9      	str	r1, [r7, #8]
 8002c42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	4a07      	ldr	r2, [pc, #28]	@ (8002c64 <vApplicationGetTimerTaskMemory+0x2c>)
 8002c48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	4a06      	ldr	r2, [pc, #24]	@ (8002c68 <vApplicationGetTimerTaskMemory+0x30>)
 8002c4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c56:	601a      	str	r2, [r3, #0]
}
 8002c58:	bf00      	nop
 8002c5a:	3714      	adds	r7, #20
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	20000384 	.word	0x20000384
 8002c68:	200003e0 	.word	0x200003e0

08002c6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f103 0208 	add.w	r2, r3, #8
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f04f 32ff 	mov.w	r2, #4294967295
 8002c84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f103 0208 	add.w	r2, r3, #8
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f103 0208 	add.w	r2, r3, #8
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002ca0:	bf00      	nop
 8002ca2:	370c      	adds	r7, #12
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002caa:	4770      	bx	lr

08002cac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002cac:	b480      	push	{r7}
 8002cae:	b083      	sub	sp, #12
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b085      	sub	sp, #20
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
 8002cce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	601a      	str	r2, [r3, #0]
}
 8002d02:	bf00      	nop
 8002d04:	3714      	adds	r7, #20
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b085      	sub	sp, #20
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
 8002d16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d103      	bne.n	8002d2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	691b      	ldr	r3, [r3, #16]
 8002d2a:	60fb      	str	r3, [r7, #12]
 8002d2c:	e00c      	b.n	8002d48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3308      	adds	r3, #8
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	e002      	b.n	8002d3c <vListInsert+0x2e>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d2f6      	bcs.n	8002d36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	683a      	ldr	r2, [r7, #0]
 8002d62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	1c5a      	adds	r2, r3, #1
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	601a      	str	r2, [r3, #0]
}
 8002d74:	bf00      	nop
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	691b      	ldr	r3, [r3, #16]
 8002d8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6892      	ldr	r2, [r2, #8]
 8002d96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	6852      	ldr	r2, [r2, #4]
 8002da0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d103      	bne.n	8002db4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	1e5a      	subs	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr

08002dd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d10b      	bne.n	8002e00 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002dfa:	bf00      	nop
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002e00:	f002 f87a 	bl	8004ef8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0c:	68f9      	ldr	r1, [r7, #12]
 8002e0e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002e10:	fb01 f303 	mul.w	r3, r1, r3
 8002e14:	441a      	add	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e30:	3b01      	subs	r3, #1
 8002e32:	68f9      	ldr	r1, [r7, #12]
 8002e34:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002e36:	fb01 f303 	mul.w	r3, r1, r3
 8002e3a:	441a      	add	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	22ff      	movs	r2, #255	@ 0xff
 8002e44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	22ff      	movs	r2, #255	@ 0xff
 8002e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d114      	bne.n	8002e80 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d01a      	beq.n	8002e94 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3310      	adds	r3, #16
 8002e62:	4618      	mov	r0, r3
 8002e64:	f001 f91a 	bl	800409c <xTaskRemoveFromEventList>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d012      	beq.n	8002e94 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ea4 <xQueueGenericReset+0xd0>)
 8002e70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f3bf 8f4f 	dsb	sy
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	e009      	b.n	8002e94 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	3310      	adds	r3, #16
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7ff fef1 	bl	8002c6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	3324      	adds	r3, #36	@ 0x24
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff feec 	bl	8002c6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002e94:	f002 f862 	bl	8004f5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	e000ed04 	.word	0xe000ed04

08002ea8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08e      	sub	sp, #56	@ 0x38
 8002eac:	af02      	add	r7, sp, #8
 8002eae:	60f8      	str	r0, [r7, #12]
 8002eb0:	60b9      	str	r1, [r7, #8]
 8002eb2:	607a      	str	r2, [r7, #4]
 8002eb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10b      	bne.n	8002ed4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec0:	f383 8811 	msr	BASEPRI, r3
 8002ec4:	f3bf 8f6f 	isb	sy
 8002ec8:	f3bf 8f4f 	dsb	sy
 8002ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002ece:	bf00      	nop
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10b      	bne.n	8002ef2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ede:	f383 8811 	msr	BASEPRI, r3
 8002ee2:	f3bf 8f6f 	isb	sy
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002eec:	bf00      	nop
 8002eee:	bf00      	nop
 8002ef0:	e7fd      	b.n	8002eee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d002      	beq.n	8002efe <xQueueGenericCreateStatic+0x56>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <xQueueGenericCreateStatic+0x5a>
 8002efe:	2301      	movs	r3, #1
 8002f00:	e000      	b.n	8002f04 <xQueueGenericCreateStatic+0x5c>
 8002f02:	2300      	movs	r3, #0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d10b      	bne.n	8002f20 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f0c:	f383 8811 	msr	BASEPRI, r3
 8002f10:	f3bf 8f6f 	isb	sy
 8002f14:	f3bf 8f4f 	dsb	sy
 8002f18:	623b      	str	r3, [r7, #32]
}
 8002f1a:	bf00      	nop
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d102      	bne.n	8002f2c <xQueueGenericCreateStatic+0x84>
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <xQueueGenericCreateStatic+0x88>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <xQueueGenericCreateStatic+0x8a>
 8002f30:	2300      	movs	r3, #0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10b      	bne.n	8002f4e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f3a:	f383 8811 	msr	BASEPRI, r3
 8002f3e:	f3bf 8f6f 	isb	sy
 8002f42:	f3bf 8f4f 	dsb	sy
 8002f46:	61fb      	str	r3, [r7, #28]
}
 8002f48:	bf00      	nop
 8002f4a:	bf00      	nop
 8002f4c:	e7fd      	b.n	8002f4a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002f4e:	2350      	movs	r3, #80	@ 0x50
 8002f50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	2b50      	cmp	r3, #80	@ 0x50
 8002f56:	d00b      	beq.n	8002f70 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	61bb      	str	r3, [r7, #24]
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	e7fd      	b.n	8002f6c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002f70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002f76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00d      	beq.n	8002f98 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f84:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8a:	9300      	str	r3, [sp, #0]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f000 f805 	bl	8002fa2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3730      	adds	r7, #48	@ 0x30
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}

08002fa2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b084      	sub	sp, #16
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	60f8      	str	r0, [r7, #12]
 8002faa:	60b9      	str	r1, [r7, #8]
 8002fac:	607a      	str	r2, [r7, #4]
 8002fae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d103      	bne.n	8002fbe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	e002      	b.n	8002fc4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002fd0:	2101      	movs	r1, #1
 8002fd2:	69b8      	ldr	r0, [r7, #24]
 8002fd4:	f7ff fefe 	bl	8002dd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	78fa      	ldrb	r2, [r7, #3]
 8002fdc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002fe0:	bf00      	nop
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08e      	sub	sp, #56	@ 0x38
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
 8002ff4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10b      	bne.n	800301c <xQueueGenericSend+0x34>
	__asm volatile
 8003004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003008:	f383 8811 	msr	BASEPRI, r3
 800300c:	f3bf 8f6f 	isb	sy
 8003010:	f3bf 8f4f 	dsb	sy
 8003014:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003016:	bf00      	nop
 8003018:	bf00      	nop
 800301a:	e7fd      	b.n	8003018 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d103      	bne.n	800302a <xQueueGenericSend+0x42>
 8003022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <xQueueGenericSend+0x46>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <xQueueGenericSend+0x48>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10b      	bne.n	800304c <xQueueGenericSend+0x64>
	__asm volatile
 8003034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003038:	f383 8811 	msr	BASEPRI, r3
 800303c:	f3bf 8f6f 	isb	sy
 8003040:	f3bf 8f4f 	dsb	sy
 8003044:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003046:	bf00      	nop
 8003048:	bf00      	nop
 800304a:	e7fd      	b.n	8003048 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d103      	bne.n	800305a <xQueueGenericSend+0x72>
 8003052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <xQueueGenericSend+0x76>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <xQueueGenericSend+0x78>
 800305e:	2300      	movs	r3, #0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d10b      	bne.n	800307c <xQueueGenericSend+0x94>
	__asm volatile
 8003064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003068:	f383 8811 	msr	BASEPRI, r3
 800306c:	f3bf 8f6f 	isb	sy
 8003070:	f3bf 8f4f 	dsb	sy
 8003074:	623b      	str	r3, [r7, #32]
}
 8003076:	bf00      	nop
 8003078:	bf00      	nop
 800307a:	e7fd      	b.n	8003078 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800307c:	f001 f9ce 	bl	800441c <xTaskGetSchedulerState>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d102      	bne.n	800308c <xQueueGenericSend+0xa4>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <xQueueGenericSend+0xa8>
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <xQueueGenericSend+0xaa>
 8003090:	2300      	movs	r3, #0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10b      	bne.n	80030ae <xQueueGenericSend+0xc6>
	__asm volatile
 8003096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800309a:	f383 8811 	msr	BASEPRI, r3
 800309e:	f3bf 8f6f 	isb	sy
 80030a2:	f3bf 8f4f 	dsb	sy
 80030a6:	61fb      	str	r3, [r7, #28]
}
 80030a8:	bf00      	nop
 80030aa:	bf00      	nop
 80030ac:	e7fd      	b.n	80030aa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030ae:	f001 ff23 	bl	8004ef8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d302      	bcc.n	80030c4 <xQueueGenericSend+0xdc>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d129      	bne.n	8003118 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	68b9      	ldr	r1, [r7, #8]
 80030c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030ca:	f000 fa0f 	bl	80034ec <prvCopyDataToQueue>
 80030ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80030d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d010      	beq.n	80030fa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80030d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030da:	3324      	adds	r3, #36	@ 0x24
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 ffdd 	bl	800409c <xTaskRemoveFromEventList>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d013      	beq.n	8003110 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80030e8:	4b3f      	ldr	r3, [pc, #252]	@ (80031e8 <xQueueGenericSend+0x200>)
 80030ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	f3bf 8f4f 	dsb	sy
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	e00a      	b.n	8003110 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80030fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003100:	4b39      	ldr	r3, [pc, #228]	@ (80031e8 <xQueueGenericSend+0x200>)
 8003102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003106:	601a      	str	r2, [r3, #0]
 8003108:	f3bf 8f4f 	dsb	sy
 800310c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003110:	f001 ff24 	bl	8004f5c <vPortExitCritical>
				return pdPASS;
 8003114:	2301      	movs	r3, #1
 8003116:	e063      	b.n	80031e0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d103      	bne.n	8003126 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800311e:	f001 ff1d 	bl	8004f5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003122:	2300      	movs	r3, #0
 8003124:	e05c      	b.n	80031e0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003128:	2b00      	cmp	r3, #0
 800312a:	d106      	bne.n	800313a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800312c:	f107 0314 	add.w	r3, r7, #20
 8003130:	4618      	mov	r0, r3
 8003132:	f001 f817 	bl	8004164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003136:	2301      	movs	r3, #1
 8003138:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800313a:	f001 ff0f 	bl	8004f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800313e:	f000 fd87 	bl	8003c50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003142:	f001 fed9 	bl	8004ef8 <vPortEnterCritical>
 8003146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003148:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800314c:	b25b      	sxtb	r3, r3
 800314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003152:	d103      	bne.n	800315c <xQueueGenericSend+0x174>
 8003154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003156:	2200      	movs	r2, #0
 8003158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800315c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800315e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003162:	b25b      	sxtb	r3, r3
 8003164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003168:	d103      	bne.n	8003172 <xQueueGenericSend+0x18a>
 800316a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316c:	2200      	movs	r2, #0
 800316e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003172:	f001 fef3 	bl	8004f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003176:	1d3a      	adds	r2, r7, #4
 8003178:	f107 0314 	add.w	r3, r7, #20
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f001 f806 	bl	8004190 <xTaskCheckForTimeOut>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d124      	bne.n	80031d4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800318a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800318c:	f000 faa6 	bl	80036dc <prvIsQueueFull>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d018      	beq.n	80031c8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003198:	3310      	adds	r3, #16
 800319a:	687a      	ldr	r2, [r7, #4]
 800319c:	4611      	mov	r1, r2
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 ff2a 	bl	8003ff8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80031a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031a6:	f000 fa31 	bl	800360c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80031aa:	f000 fd5f 	bl	8003c6c <xTaskResumeAll>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f47f af7c 	bne.w	80030ae <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80031b6:	4b0c      	ldr	r3, [pc, #48]	@ (80031e8 <xQueueGenericSend+0x200>)
 80031b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	f3bf 8f4f 	dsb	sy
 80031c2:	f3bf 8f6f 	isb	sy
 80031c6:	e772      	b.n	80030ae <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80031c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031ca:	f000 fa1f 	bl	800360c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80031ce:	f000 fd4d 	bl	8003c6c <xTaskResumeAll>
 80031d2:	e76c      	b.n	80030ae <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80031d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031d6:	f000 fa19 	bl	800360c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80031da:	f000 fd47 	bl	8003c6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80031de:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3738      	adds	r7, #56	@ 0x38
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	e000ed04 	.word	0xe000ed04

080031ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b090      	sub	sp, #64	@ 0x40
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
 80031f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80031fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10b      	bne.n	800321c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003208:	f383 8811 	msr	BASEPRI, r3
 800320c:	f3bf 8f6f 	isb	sy
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003216:	bf00      	nop
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d103      	bne.n	800322a <xQueueGenericSendFromISR+0x3e>
 8003222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <xQueueGenericSendFromISR+0x42>
 800322a:	2301      	movs	r3, #1
 800322c:	e000      	b.n	8003230 <xQueueGenericSendFromISR+0x44>
 800322e:	2300      	movs	r3, #0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10b      	bne.n	800324c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003238:	f383 8811 	msr	BASEPRI, r3
 800323c:	f3bf 8f6f 	isb	sy
 8003240:	f3bf 8f4f 	dsb	sy
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003246:	bf00      	nop
 8003248:	bf00      	nop
 800324a:	e7fd      	b.n	8003248 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b02      	cmp	r3, #2
 8003250:	d103      	bne.n	800325a <xQueueGenericSendFromISR+0x6e>
 8003252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003256:	2b01      	cmp	r3, #1
 8003258:	d101      	bne.n	800325e <xQueueGenericSendFromISR+0x72>
 800325a:	2301      	movs	r3, #1
 800325c:	e000      	b.n	8003260 <xQueueGenericSendFromISR+0x74>
 800325e:	2300      	movs	r3, #0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10b      	bne.n	800327c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003268:	f383 8811 	msr	BASEPRI, r3
 800326c:	f3bf 8f6f 	isb	sy
 8003270:	f3bf 8f4f 	dsb	sy
 8003274:	623b      	str	r3, [r7, #32]
}
 8003276:	bf00      	nop
 8003278:	bf00      	nop
 800327a:	e7fd      	b.n	8003278 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800327c:	f001 ff1c 	bl	80050b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003280:	f3ef 8211 	mrs	r2, BASEPRI
 8003284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003288:	f383 8811 	msr	BASEPRI, r3
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	61fa      	str	r2, [r7, #28]
 8003296:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003298:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800329a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800329c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800329e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d302      	bcc.n	80032ae <xQueueGenericSendFromISR+0xc2>
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d12f      	bne.n	800330e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	68b9      	ldr	r1, [r7, #8]
 80032c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80032c4:	f000 f912 	bl	80034ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80032c8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80032cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d0:	d112      	bne.n	80032f8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d016      	beq.n	8003308 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032dc:	3324      	adds	r3, #36	@ 0x24
 80032de:	4618      	mov	r0, r3
 80032e0:	f000 fedc 	bl	800409c <xTaskRemoveFromEventList>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00e      	beq.n	8003308 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d00b      	beq.n	8003308 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e007      	b.n	8003308 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80032f8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80032fc:	3301      	adds	r3, #1
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	b25a      	sxtb	r2, r3
 8003302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003304:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003308:	2301      	movs	r3, #1
 800330a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800330c:	e001      	b.n	8003312 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800330e:	2300      	movs	r3, #0
 8003310:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003314:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800331c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800331e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003320:	4618      	mov	r0, r3
 8003322:	3740      	adds	r7, #64	@ 0x40
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08c      	sub	sp, #48	@ 0x30
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003334:	2300      	movs	r3, #0
 8003336:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800333c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10b      	bne.n	800335a <xQueueReceive+0x32>
	__asm volatile
 8003342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003346:	f383 8811 	msr	BASEPRI, r3
 800334a:	f3bf 8f6f 	isb	sy
 800334e:	f3bf 8f4f 	dsb	sy
 8003352:	623b      	str	r3, [r7, #32]
}
 8003354:	bf00      	nop
 8003356:	bf00      	nop
 8003358:	e7fd      	b.n	8003356 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d103      	bne.n	8003368 <xQueueReceive+0x40>
 8003360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <xQueueReceive+0x44>
 8003368:	2301      	movs	r3, #1
 800336a:	e000      	b.n	800336e <xQueueReceive+0x46>
 800336c:	2300      	movs	r3, #0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10b      	bne.n	800338a <xQueueReceive+0x62>
	__asm volatile
 8003372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003376:	f383 8811 	msr	BASEPRI, r3
 800337a:	f3bf 8f6f 	isb	sy
 800337e:	f3bf 8f4f 	dsb	sy
 8003382:	61fb      	str	r3, [r7, #28]
}
 8003384:	bf00      	nop
 8003386:	bf00      	nop
 8003388:	e7fd      	b.n	8003386 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800338a:	f001 f847 	bl	800441c <xTaskGetSchedulerState>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d102      	bne.n	800339a <xQueueReceive+0x72>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <xQueueReceive+0x76>
 800339a:	2301      	movs	r3, #1
 800339c:	e000      	b.n	80033a0 <xQueueReceive+0x78>
 800339e:	2300      	movs	r3, #0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d10b      	bne.n	80033bc <xQueueReceive+0x94>
	__asm volatile
 80033a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a8:	f383 8811 	msr	BASEPRI, r3
 80033ac:	f3bf 8f6f 	isb	sy
 80033b0:	f3bf 8f4f 	dsb	sy
 80033b4:	61bb      	str	r3, [r7, #24]
}
 80033b6:	bf00      	nop
 80033b8:	bf00      	nop
 80033ba:	e7fd      	b.n	80033b8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80033bc:	f001 fd9c 	bl	8004ef8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d01f      	beq.n	800340c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80033cc:	68b9      	ldr	r1, [r7, #8]
 80033ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033d0:	f000 f8f6 	bl	80035c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80033d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d6:	1e5a      	subs	r2, r3, #1
 80033d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033da:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80033dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00f      	beq.n	8003404 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80033e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e6:	3310      	adds	r3, #16
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 fe57 	bl	800409c <xTaskRemoveFromEventList>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d007      	beq.n	8003404 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80033f4:	4b3c      	ldr	r3, [pc, #240]	@ (80034e8 <xQueueReceive+0x1c0>)
 80033f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	f3bf 8f4f 	dsb	sy
 8003400:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003404:	f001 fdaa 	bl	8004f5c <vPortExitCritical>
				return pdPASS;
 8003408:	2301      	movs	r3, #1
 800340a:	e069      	b.n	80034e0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d103      	bne.n	800341a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003412:	f001 fda3 	bl	8004f5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003416:	2300      	movs	r3, #0
 8003418:	e062      	b.n	80034e0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800341a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800341c:	2b00      	cmp	r3, #0
 800341e:	d106      	bne.n	800342e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003420:	f107 0310 	add.w	r3, r7, #16
 8003424:	4618      	mov	r0, r3
 8003426:	f000 fe9d 	bl	8004164 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800342a:	2301      	movs	r3, #1
 800342c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800342e:	f001 fd95 	bl	8004f5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003432:	f000 fc0d 	bl	8003c50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003436:	f001 fd5f 	bl	8004ef8 <vPortEnterCritical>
 800343a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003440:	b25b      	sxtb	r3, r3
 8003442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003446:	d103      	bne.n	8003450 <xQueueReceive+0x128>
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003452:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003456:	b25b      	sxtb	r3, r3
 8003458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345c:	d103      	bne.n	8003466 <xQueueReceive+0x13e>
 800345e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003466:	f001 fd79 	bl	8004f5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800346a:	1d3a      	adds	r2, r7, #4
 800346c:	f107 0310 	add.w	r3, r7, #16
 8003470:	4611      	mov	r1, r2
 8003472:	4618      	mov	r0, r3
 8003474:	f000 fe8c 	bl	8004190 <xTaskCheckForTimeOut>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d123      	bne.n	80034c6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800347e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003480:	f000 f916 	bl	80036b0 <prvIsQueueEmpty>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d017      	beq.n	80034ba <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800348a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348c:	3324      	adds	r3, #36	@ 0x24
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	4611      	mov	r1, r2
 8003492:	4618      	mov	r0, r3
 8003494:	f000 fdb0 	bl	8003ff8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003498:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800349a:	f000 f8b7 	bl	800360c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800349e:	f000 fbe5 	bl	8003c6c <xTaskResumeAll>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d189      	bne.n	80033bc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80034a8:	4b0f      	ldr	r3, [pc, #60]	@ (80034e8 <xQueueReceive+0x1c0>)
 80034aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034ae:	601a      	str	r2, [r3, #0]
 80034b0:	f3bf 8f4f 	dsb	sy
 80034b4:	f3bf 8f6f 	isb	sy
 80034b8:	e780      	b.n	80033bc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80034ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034bc:	f000 f8a6 	bl	800360c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034c0:	f000 fbd4 	bl	8003c6c <xTaskResumeAll>
 80034c4:	e77a      	b.n	80033bc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80034c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034c8:	f000 f8a0 	bl	800360c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034cc:	f000 fbce 	bl	8003c6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034d2:	f000 f8ed 	bl	80036b0 <prvIsQueueEmpty>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f43f af6f 	beq.w	80033bc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80034de:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3730      	adds	r7, #48	@ 0x30
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	e000ed04 	.word	0xe000ed04

080034ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	60f8      	str	r0, [r7, #12]
 80034f4:	60b9      	str	r1, [r7, #8]
 80034f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10d      	bne.n	8003526 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d14d      	bne.n	80035ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	4618      	mov	r0, r3
 8003518:	f000 ff9e 	bl	8004458 <xTaskPriorityDisinherit>
 800351c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	2200      	movs	r2, #0
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	e043      	b.n	80035ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d119      	bne.n	8003560 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6858      	ldr	r0, [r3, #4]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003534:	461a      	mov	r2, r3
 8003536:	68b9      	ldr	r1, [r7, #8]
 8003538:	f002 f85e 	bl	80055f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003544:	441a      	add	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	685a      	ldr	r2, [r3, #4]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	429a      	cmp	r2, r3
 8003554:	d32b      	bcc.n	80035ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	605a      	str	r2, [r3, #4]
 800355e:	e026      	b.n	80035ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	68d8      	ldr	r0, [r3, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003568:	461a      	mov	r2, r3
 800356a:	68b9      	ldr	r1, [r7, #8]
 800356c:	f002 f844 	bl	80055f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003578:	425b      	negs	r3, r3
 800357a:	441a      	add	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	68da      	ldr	r2, [r3, #12]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d207      	bcs.n	800359c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	425b      	negs	r3, r3
 8003596:	441a      	add	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d105      	bne.n	80035ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d002      	beq.n	80035ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80035b6:	697b      	ldr	r3, [r7, #20]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d018      	beq.n	8003604 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	441a      	add	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d303      	bcc.n	80035f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68d9      	ldr	r1, [r3, #12]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fc:	461a      	mov	r2, r3
 80035fe:	6838      	ldr	r0, [r7, #0]
 8003600:	f001 fffa 	bl	80055f8 <memcpy>
	}
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003614:	f001 fc70 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800361e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003620:	e011      	b.n	8003646 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003626:	2b00      	cmp	r3, #0
 8003628:	d012      	beq.n	8003650 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	3324      	adds	r3, #36	@ 0x24
 800362e:	4618      	mov	r0, r3
 8003630:	f000 fd34 	bl	800409c <xTaskRemoveFromEventList>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800363a:	f000 fe0d 	bl	8004258 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800363e:	7bfb      	ldrb	r3, [r7, #15]
 8003640:	3b01      	subs	r3, #1
 8003642:	b2db      	uxtb	r3, r3
 8003644:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003646:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364a:	2b00      	cmp	r3, #0
 800364c:	dce9      	bgt.n	8003622 <prvUnlockQueue+0x16>
 800364e:	e000      	b.n	8003652 <prvUnlockQueue+0x46>
					break;
 8003650:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	22ff      	movs	r2, #255	@ 0xff
 8003656:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800365a:	f001 fc7f 	bl	8004f5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800365e:	f001 fc4b 	bl	8004ef8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003668:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800366a:	e011      	b.n	8003690 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d012      	beq.n	800369a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3310      	adds	r3, #16
 8003678:	4618      	mov	r0, r3
 800367a:	f000 fd0f 	bl	800409c <xTaskRemoveFromEventList>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003684:	f000 fde8 	bl	8004258 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003688:	7bbb      	ldrb	r3, [r7, #14]
 800368a:	3b01      	subs	r3, #1
 800368c:	b2db      	uxtb	r3, r3
 800368e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003690:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003694:	2b00      	cmp	r3, #0
 8003696:	dce9      	bgt.n	800366c <prvUnlockQueue+0x60>
 8003698:	e000      	b.n	800369c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800369a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	22ff      	movs	r2, #255	@ 0xff
 80036a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80036a4:	f001 fc5a 	bl	8004f5c <vPortExitCritical>
}
 80036a8:	bf00      	nop
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036b8:	f001 fc1e 	bl	8004ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d102      	bne.n	80036ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80036c4:	2301      	movs	r3, #1
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	e001      	b.n	80036ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80036ca:	2300      	movs	r3, #0
 80036cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036ce:	f001 fc45 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 80036d2:	68fb      	ldr	r3, [r7, #12]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036e4:	f001 fc08 	bl	8004ef8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d102      	bne.n	80036fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80036f4:	2301      	movs	r3, #1
 80036f6:	60fb      	str	r3, [r7, #12]
 80036f8:	e001      	b.n	80036fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80036fa:	2300      	movs	r3, #0
 80036fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036fe:	f001 fc2d 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 8003702:	68fb      	ldr	r3, [r7, #12]
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]
 800371a:	e014      	b.n	8003746 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800371c:	4a0f      	ldr	r2, [pc, #60]	@ (800375c <vQueueAddToRegistry+0x50>)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10b      	bne.n	8003740 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003728:	490c      	ldr	r1, [pc, #48]	@ (800375c <vQueueAddToRegistry+0x50>)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003732:	4a0a      	ldr	r2, [pc, #40]	@ (800375c <vQueueAddToRegistry+0x50>)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	00db      	lsls	r3, r3, #3
 8003738:	4413      	add	r3, r2
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800373e:	e006      	b.n	800374e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	3301      	adds	r3, #1
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2b07      	cmp	r3, #7
 800374a:	d9e7      	bls.n	800371c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800374c:	bf00      	nop
 800374e:	bf00      	nop
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	200007e0 	.word	0x200007e0

08003760 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003770:	f001 fbc2 	bl	8004ef8 <vPortEnterCritical>
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800377a:	b25b      	sxtb	r3, r3
 800377c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003780:	d103      	bne.n	800378a <vQueueWaitForMessageRestricted+0x2a>
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003790:	b25b      	sxtb	r3, r3
 8003792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003796:	d103      	bne.n	80037a0 <vQueueWaitForMessageRestricted+0x40>
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037a0:	f001 fbdc 	bl	8004f5c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d106      	bne.n	80037ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	3324      	adds	r3, #36	@ 0x24
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f000 fc45 	bl	8004044 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80037ba:	6978      	ldr	r0, [r7, #20]
 80037bc:	f7ff ff26 	bl	800360c <prvUnlockQueue>
	}
 80037c0:	bf00      	nop
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b08e      	sub	sp, #56	@ 0x38
 80037cc:	af04      	add	r7, sp, #16
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80037d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10b      	bne.n	80037f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	623b      	str	r3, [r7, #32]
}
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	e7fd      	b.n	80037f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80037f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10b      	bne.n	8003812 <xTaskCreateStatic+0x4a>
	__asm volatile
 80037fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	61fb      	str	r3, [r7, #28]
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	e7fd      	b.n	800380e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003812:	235c      	movs	r3, #92	@ 0x5c
 8003814:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	2b5c      	cmp	r3, #92	@ 0x5c
 800381a:	d00b      	beq.n	8003834 <xTaskCreateStatic+0x6c>
	__asm volatile
 800381c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003820:	f383 8811 	msr	BASEPRI, r3
 8003824:	f3bf 8f6f 	isb	sy
 8003828:	f3bf 8f4f 	dsb	sy
 800382c:	61bb      	str	r3, [r7, #24]
}
 800382e:	bf00      	nop
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003834:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003838:	2b00      	cmp	r3, #0
 800383a:	d01e      	beq.n	800387a <xTaskCreateStatic+0xb2>
 800383c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800383e:	2b00      	cmp	r3, #0
 8003840:	d01b      	beq.n	800387a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003844:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003848:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800384a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800384c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384e:	2202      	movs	r2, #2
 8003850:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003854:	2300      	movs	r3, #0
 8003856:	9303      	str	r3, [sp, #12]
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	9302      	str	r3, [sp, #8]
 800385c:	f107 0314 	add.w	r3, r7, #20
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	68b9      	ldr	r1, [r7, #8]
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f850 	bl	8003912 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003872:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003874:	f000 f8de 	bl	8003a34 <prvAddNewTaskToReadyList>
 8003878:	e001      	b.n	800387e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800387a:	2300      	movs	r3, #0
 800387c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800387e:	697b      	ldr	r3, [r7, #20]
	}
 8003880:	4618      	mov	r0, r3
 8003882:	3728      	adds	r7, #40	@ 0x28
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003888:	b580      	push	{r7, lr}
 800388a:	b08c      	sub	sp, #48	@ 0x30
 800388c:	af04      	add	r7, sp, #16
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	4613      	mov	r3, r2
 8003896:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	4618      	mov	r0, r3
 800389e:	f001 fc4d 	bl	800513c <pvPortMalloc>
 80038a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d00e      	beq.n	80038c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038aa:	205c      	movs	r0, #92	@ 0x5c
 80038ac:	f001 fc46 	bl	800513c <pvPortMalloc>
 80038b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d003      	beq.n	80038c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80038be:	e005      	b.n	80038cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038c0:	6978      	ldr	r0, [r7, #20]
 80038c2:	f001 fd09 	bl	80052d8 <vPortFree>
 80038c6:	e001      	b.n	80038cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d017      	beq.n	8003902 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	2200      	movs	r2, #0
 80038d6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038da:	88fa      	ldrh	r2, [r7, #6]
 80038dc:	2300      	movs	r3, #0
 80038de:	9303      	str	r3, [sp, #12]
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	9302      	str	r3, [sp, #8]
 80038e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038e6:	9301      	str	r3, [sp, #4]
 80038e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ea:	9300      	str	r3, [sp, #0]
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	68b9      	ldr	r1, [r7, #8]
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 f80e 	bl	8003912 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038f6:	69f8      	ldr	r0, [r7, #28]
 80038f8:	f000 f89c 	bl	8003a34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80038fc:	2301      	movs	r3, #1
 80038fe:	61bb      	str	r3, [r7, #24]
 8003900:	e002      	b.n	8003908 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003902:	f04f 33ff 	mov.w	r3, #4294967295
 8003906:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003908:	69bb      	ldr	r3, [r7, #24]
	}
 800390a:	4618      	mov	r0, r3
 800390c:	3720      	adds	r7, #32
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}

08003912 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003912:	b580      	push	{r7, lr}
 8003914:	b088      	sub	sp, #32
 8003916:	af00      	add	r7, sp, #0
 8003918:	60f8      	str	r0, [r7, #12]
 800391a:	60b9      	str	r1, [r7, #8]
 800391c:	607a      	str	r2, [r7, #4]
 800391e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003922:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	461a      	mov	r2, r3
 800392a:	21a5      	movs	r1, #165	@ 0xa5
 800392c:	f001 fe30 	bl	8005590 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003932:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800393a:	3b01      	subs	r3, #1
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	4413      	add	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003942:	69bb      	ldr	r3, [r7, #24]
 8003944:	f023 0307 	bic.w	r3, r3, #7
 8003948:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00b      	beq.n	800396c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003958:	f383 8811 	msr	BASEPRI, r3
 800395c:	f3bf 8f6f 	isb	sy
 8003960:	f3bf 8f4f 	dsb	sy
 8003964:	617b      	str	r3, [r7, #20]
}
 8003966:	bf00      	nop
 8003968:	bf00      	nop
 800396a:	e7fd      	b.n	8003968 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d01f      	beq.n	80039b2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
 8003976:	e012      	b.n	800399e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003978:	68ba      	ldr	r2, [r7, #8]
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	4413      	add	r3, r2
 800397e:	7819      	ldrb	r1, [r3, #0]
 8003980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003982:	69fb      	ldr	r3, [r7, #28]
 8003984:	4413      	add	r3, r2
 8003986:	3334      	adds	r3, #52	@ 0x34
 8003988:	460a      	mov	r2, r1
 800398a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800398c:	68ba      	ldr	r2, [r7, #8]
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	4413      	add	r3, r2
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d006      	beq.n	80039a6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	3301      	adds	r3, #1
 800399c:	61fb      	str	r3, [r7, #28]
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	2b0f      	cmp	r3, #15
 80039a2:	d9e9      	bls.n	8003978 <prvInitialiseNewTask+0x66>
 80039a4:	e000      	b.n	80039a8 <prvInitialiseNewTask+0x96>
			{
				break;
 80039a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039b0:	e003      	b.n	80039ba <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	2b37      	cmp	r3, #55	@ 0x37
 80039be:	d901      	bls.n	80039c4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039c0:	2337      	movs	r3, #55	@ 0x37
 80039c2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039ce:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80039d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d2:	2200      	movs	r2, #0
 80039d4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d8:	3304      	adds	r3, #4
 80039da:	4618      	mov	r0, r3
 80039dc:	f7ff f966 	bl	8002cac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e2:	3318      	adds	r3, #24
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff f961 	bl	8002cac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80039ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80039f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039fe:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a02:	2200      	movs	r2, #0
 8003a04:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	68f9      	ldr	r1, [r7, #12]
 8003a12:	69b8      	ldr	r0, [r7, #24]
 8003a14:	f001 f93e 	bl	8004c94 <pxPortInitialiseStack>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a2a:	bf00      	nop
 8003a2c:	3720      	adds	r7, #32
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a3c:	f001 fa5c 	bl	8004ef8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a40:	4b2d      	ldr	r3, [pc, #180]	@ (8003af8 <prvAddNewTaskToReadyList+0xc4>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3301      	adds	r3, #1
 8003a46:	4a2c      	ldr	r2, [pc, #176]	@ (8003af8 <prvAddNewTaskToReadyList+0xc4>)
 8003a48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003afc <prvAddNewTaskToReadyList+0xc8>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d109      	bne.n	8003a66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a52:	4a2a      	ldr	r2, [pc, #168]	@ (8003afc <prvAddNewTaskToReadyList+0xc8>)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a58:	4b27      	ldr	r3, [pc, #156]	@ (8003af8 <prvAddNewTaskToReadyList+0xc4>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d110      	bne.n	8003a82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a60:	f000 fc1e 	bl	80042a0 <prvInitialiseTaskLists>
 8003a64:	e00d      	b.n	8003a82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a66:	4b26      	ldr	r3, [pc, #152]	@ (8003b00 <prvAddNewTaskToReadyList+0xcc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d109      	bne.n	8003a82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a6e:	4b23      	ldr	r3, [pc, #140]	@ (8003afc <prvAddNewTaskToReadyList+0xc8>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d802      	bhi.n	8003a82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003a7c:	4a1f      	ldr	r2, [pc, #124]	@ (8003afc <prvAddNewTaskToReadyList+0xc8>)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003a82:	4b20      	ldr	r3, [pc, #128]	@ (8003b04 <prvAddNewTaskToReadyList+0xd0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3301      	adds	r3, #1
 8003a88:	4a1e      	ldr	r2, [pc, #120]	@ (8003b04 <prvAddNewTaskToReadyList+0xd0>)
 8003a8a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <prvAddNewTaskToReadyList+0xd0>)
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a98:	4b1b      	ldr	r3, [pc, #108]	@ (8003b08 <prvAddNewTaskToReadyList+0xd4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d903      	bls.n	8003aa8 <prvAddNewTaskToReadyList+0x74>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa4:	4a18      	ldr	r2, [pc, #96]	@ (8003b08 <prvAddNewTaskToReadyList+0xd4>)
 8003aa6:	6013      	str	r3, [r2, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aac:	4613      	mov	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	4413      	add	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4a15      	ldr	r2, [pc, #84]	@ (8003b0c <prvAddNewTaskToReadyList+0xd8>)
 8003ab6:	441a      	add	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	4619      	mov	r1, r3
 8003abe:	4610      	mov	r0, r2
 8003ac0:	f7ff f901 	bl	8002cc6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ac4:	f001 fa4a 	bl	8004f5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b00 <prvAddNewTaskToReadyList+0xcc>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00e      	beq.n	8003aee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8003afc <prvAddNewTaskToReadyList+0xc8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d207      	bcs.n	8003aee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003ade:	4b0c      	ldr	r3, [pc, #48]	@ (8003b10 <prvAddNewTaskToReadyList+0xdc>)
 8003ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	f3bf 8f4f 	dsb	sy
 8003aea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000cf4 	.word	0x20000cf4
 8003afc:	20000820 	.word	0x20000820
 8003b00:	20000d00 	.word	0x20000d00
 8003b04:	20000d10 	.word	0x20000d10
 8003b08:	20000cfc 	.word	0x20000cfc
 8003b0c:	20000824 	.word	0x20000824
 8003b10:	e000ed04 	.word	0xe000ed04

08003b14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d018      	beq.n	8003b58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b26:	4b14      	ldr	r3, [pc, #80]	@ (8003b78 <vTaskDelay+0x64>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <vTaskDelay+0x32>
	__asm volatile
 8003b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b32:	f383 8811 	msr	BASEPRI, r3
 8003b36:	f3bf 8f6f 	isb	sy
 8003b3a:	f3bf 8f4f 	dsb	sy
 8003b3e:	60bb      	str	r3, [r7, #8]
}
 8003b40:	bf00      	nop
 8003b42:	bf00      	nop
 8003b44:	e7fd      	b.n	8003b42 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b46:	f000 f883 	bl	8003c50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 fcf3 	bl	8004538 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003b52:	f000 f88b 	bl	8003c6c <xTaskResumeAll>
 8003b56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d107      	bne.n	8003b6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003b5e:	4b07      	ldr	r3, [pc, #28]	@ (8003b7c <vTaskDelay+0x68>)
 8003b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b64:	601a      	str	r2, [r3, #0]
 8003b66:	f3bf 8f4f 	dsb	sy
 8003b6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	bf00      	nop
 8003b78:	20000d1c 	.word	0x20000d1c
 8003b7c:	e000ed04 	.word	0xe000ed04

08003b80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08a      	sub	sp, #40	@ 0x28
 8003b84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003b8e:	463a      	mov	r2, r7
 8003b90:	1d39      	adds	r1, r7, #4
 8003b92:	f107 0308 	add.w	r3, r7, #8
 8003b96:	4618      	mov	r0, r3
 8003b98:	f7ff f834 	bl	8002c04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003b9c:	6839      	ldr	r1, [r7, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68ba      	ldr	r2, [r7, #8]
 8003ba2:	9202      	str	r2, [sp, #8]
 8003ba4:	9301      	str	r3, [sp, #4]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	2300      	movs	r3, #0
 8003bac:	460a      	mov	r2, r1
 8003bae:	4922      	ldr	r1, [pc, #136]	@ (8003c38 <vTaskStartScheduler+0xb8>)
 8003bb0:	4822      	ldr	r0, [pc, #136]	@ (8003c3c <vTaskStartScheduler+0xbc>)
 8003bb2:	f7ff fe09 	bl	80037c8 <xTaskCreateStatic>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	4a21      	ldr	r2, [pc, #132]	@ (8003c40 <vTaskStartScheduler+0xc0>)
 8003bba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003bbc:	4b20      	ldr	r3, [pc, #128]	@ (8003c40 <vTaskStartScheduler+0xc0>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	617b      	str	r3, [r7, #20]
 8003bc8:	e001      	b.n	8003bce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d102      	bne.n	8003bda <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003bd4:	f000 fd04 	bl	80045e0 <xTimerCreateTimerTask>
 8003bd8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d116      	bne.n	8003c0e <vTaskStartScheduler+0x8e>
	__asm volatile
 8003be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be4:	f383 8811 	msr	BASEPRI, r3
 8003be8:	f3bf 8f6f 	isb	sy
 8003bec:	f3bf 8f4f 	dsb	sy
 8003bf0:	613b      	str	r3, [r7, #16]
}
 8003bf2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003bf4:	4b13      	ldr	r3, [pc, #76]	@ (8003c44 <vTaskStartScheduler+0xc4>)
 8003bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8003bfa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003bfc:	4b12      	ldr	r3, [pc, #72]	@ (8003c48 <vTaskStartScheduler+0xc8>)
 8003bfe:	2201      	movs	r2, #1
 8003c00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c02:	4b12      	ldr	r3, [pc, #72]	@ (8003c4c <vTaskStartScheduler+0xcc>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c08:	f001 f8d2 	bl	8004db0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c0c:	e00f      	b.n	8003c2e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c14:	d10b      	bne.n	8003c2e <vTaskStartScheduler+0xae>
	__asm volatile
 8003c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1a:	f383 8811 	msr	BASEPRI, r3
 8003c1e:	f3bf 8f6f 	isb	sy
 8003c22:	f3bf 8f4f 	dsb	sy
 8003c26:	60fb      	str	r3, [r7, #12]
}
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	e7fd      	b.n	8003c2a <vTaskStartScheduler+0xaa>
}
 8003c2e:	bf00      	nop
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	08005ec8 	.word	0x08005ec8
 8003c3c:	08004271 	.word	0x08004271
 8003c40:	20000d18 	.word	0x20000d18
 8003c44:	20000d14 	.word	0x20000d14
 8003c48:	20000d00 	.word	0x20000d00
 8003c4c:	20000cf8 	.word	0x20000cf8

08003c50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003c54:	4b04      	ldr	r3, [pc, #16]	@ (8003c68 <vTaskSuspendAll+0x18>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	4a03      	ldr	r2, [pc, #12]	@ (8003c68 <vTaskSuspendAll+0x18>)
 8003c5c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003c5e:	bf00      	nop
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr
 8003c68:	20000d1c 	.word	0x20000d1c

08003c6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003c76:	2300      	movs	r3, #0
 8003c78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003c7a:	4b42      	ldr	r3, [pc, #264]	@ (8003d84 <xTaskResumeAll+0x118>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10b      	bne.n	8003c9a <xTaskResumeAll+0x2e>
	__asm volatile
 8003c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c86:	f383 8811 	msr	BASEPRI, r3
 8003c8a:	f3bf 8f6f 	isb	sy
 8003c8e:	f3bf 8f4f 	dsb	sy
 8003c92:	603b      	str	r3, [r7, #0]
}
 8003c94:	bf00      	nop
 8003c96:	bf00      	nop
 8003c98:	e7fd      	b.n	8003c96 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003c9a:	f001 f92d 	bl	8004ef8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003c9e:	4b39      	ldr	r3, [pc, #228]	@ (8003d84 <xTaskResumeAll+0x118>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	4a37      	ldr	r2, [pc, #220]	@ (8003d84 <xTaskResumeAll+0x118>)
 8003ca6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ca8:	4b36      	ldr	r3, [pc, #216]	@ (8003d84 <xTaskResumeAll+0x118>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d162      	bne.n	8003d76 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003cb0:	4b35      	ldr	r3, [pc, #212]	@ (8003d88 <xTaskResumeAll+0x11c>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d05e      	beq.n	8003d76 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003cb8:	e02f      	b.n	8003d1a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cba:	4b34      	ldr	r3, [pc, #208]	@ (8003d8c <xTaskResumeAll+0x120>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	3318      	adds	r3, #24
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7ff f85a 	bl	8002d80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	3304      	adds	r3, #4
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7ff f855 	bl	8002d80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cda:	4b2d      	ldr	r3, [pc, #180]	@ (8003d90 <xTaskResumeAll+0x124>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d903      	bls.n	8003cea <xTaskResumeAll+0x7e>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce6:	4a2a      	ldr	r2, [pc, #168]	@ (8003d90 <xTaskResumeAll+0x124>)
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cee:	4613      	mov	r3, r2
 8003cf0:	009b      	lsls	r3, r3, #2
 8003cf2:	4413      	add	r3, r2
 8003cf4:	009b      	lsls	r3, r3, #2
 8003cf6:	4a27      	ldr	r2, [pc, #156]	@ (8003d94 <xTaskResumeAll+0x128>)
 8003cf8:	441a      	add	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3304      	adds	r3, #4
 8003cfe:	4619      	mov	r1, r3
 8003d00:	4610      	mov	r0, r2
 8003d02:	f7fe ffe0 	bl	8002cc6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d0a:	4b23      	ldr	r3, [pc, #140]	@ (8003d98 <xTaskResumeAll+0x12c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d302      	bcc.n	8003d1a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003d14:	4b21      	ldr	r3, [pc, #132]	@ (8003d9c <xTaskResumeAll+0x130>)
 8003d16:	2201      	movs	r2, #1
 8003d18:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003d8c <xTaskResumeAll+0x120>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1cb      	bne.n	8003cba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d28:	f000 fb58 	bl	80043dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003da0 <xTaskResumeAll+0x134>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d010      	beq.n	8003d5a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d38:	f000 f846 	bl	8003dc8 <xTaskIncrementTick>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003d42:	4b16      	ldr	r3, [pc, #88]	@ (8003d9c <xTaskResumeAll+0x130>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1f1      	bne.n	8003d38 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003d54:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <xTaskResumeAll+0x134>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003d5a:	4b10      	ldr	r3, [pc, #64]	@ (8003d9c <xTaskResumeAll+0x130>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d009      	beq.n	8003d76 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003d62:	2301      	movs	r3, #1
 8003d64:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003d66:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <xTaskResumeAll+0x138>)
 8003d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003d76:	f001 f8f1 	bl	8004f5c <vPortExitCritical>

	return xAlreadyYielded;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3710      	adds	r7, #16
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	20000d1c 	.word	0x20000d1c
 8003d88:	20000cf4 	.word	0x20000cf4
 8003d8c:	20000cb4 	.word	0x20000cb4
 8003d90:	20000cfc 	.word	0x20000cfc
 8003d94:	20000824 	.word	0x20000824
 8003d98:	20000820 	.word	0x20000820
 8003d9c:	20000d08 	.word	0x20000d08
 8003da0:	20000d04 	.word	0x20000d04
 8003da4:	e000ed04 	.word	0xe000ed04

08003da8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003dae:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <xTaskGetTickCount+0x1c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003db4:	687b      	ldr	r3, [r7, #4]
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	20000cf8 	.word	0x20000cf8

08003dc8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003dd2:	4b4f      	ldr	r3, [pc, #316]	@ (8003f10 <xTaskIncrementTick+0x148>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f040 8090 	bne.w	8003efc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8003f14 <xTaskIncrementTick+0x14c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	3301      	adds	r3, #1
 8003de2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003de4:	4a4b      	ldr	r2, [pc, #300]	@ (8003f14 <xTaskIncrementTick+0x14c>)
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d121      	bne.n	8003e34 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003df0:	4b49      	ldr	r3, [pc, #292]	@ (8003f18 <xTaskIncrementTick+0x150>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00b      	beq.n	8003e12 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003dfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dfe:	f383 8811 	msr	BASEPRI, r3
 8003e02:	f3bf 8f6f 	isb	sy
 8003e06:	f3bf 8f4f 	dsb	sy
 8003e0a:	603b      	str	r3, [r7, #0]
}
 8003e0c:	bf00      	nop
 8003e0e:	bf00      	nop
 8003e10:	e7fd      	b.n	8003e0e <xTaskIncrementTick+0x46>
 8003e12:	4b41      	ldr	r3, [pc, #260]	@ (8003f18 <xTaskIncrementTick+0x150>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	4b40      	ldr	r3, [pc, #256]	@ (8003f1c <xTaskIncrementTick+0x154>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a3e      	ldr	r2, [pc, #248]	@ (8003f18 <xTaskIncrementTick+0x150>)
 8003e1e:	6013      	str	r3, [r2, #0]
 8003e20:	4a3e      	ldr	r2, [pc, #248]	@ (8003f1c <xTaskIncrementTick+0x154>)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	4b3e      	ldr	r3, [pc, #248]	@ (8003f20 <xTaskIncrementTick+0x158>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f20 <xTaskIncrementTick+0x158>)
 8003e2e:	6013      	str	r3, [r2, #0]
 8003e30:	f000 fad4 	bl	80043dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e34:	4b3b      	ldr	r3, [pc, #236]	@ (8003f24 <xTaskIncrementTick+0x15c>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d349      	bcc.n	8003ed2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e3e:	4b36      	ldr	r3, [pc, #216]	@ (8003f18 <xTaskIncrementTick+0x150>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d104      	bne.n	8003e52 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e48:	4b36      	ldr	r3, [pc, #216]	@ (8003f24 <xTaskIncrementTick+0x15c>)
 8003e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4e:	601a      	str	r2, [r3, #0]
					break;
 8003e50:	e03f      	b.n	8003ed2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e52:	4b31      	ldr	r3, [pc, #196]	@ (8003f18 <xTaskIncrementTick+0x150>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003e62:	693a      	ldr	r2, [r7, #16]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d203      	bcs.n	8003e72 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003e6a:	4a2e      	ldr	r2, [pc, #184]	@ (8003f24 <xTaskIncrementTick+0x15c>)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003e70:	e02f      	b.n	8003ed2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	3304      	adds	r3, #4
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fe ff82 	bl	8002d80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d004      	beq.n	8003e8e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	3318      	adds	r3, #24
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7fe ff79 	bl	8002d80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e92:	4b25      	ldr	r3, [pc, #148]	@ (8003f28 <xTaskIncrementTick+0x160>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d903      	bls.n	8003ea2 <xTaskIncrementTick+0xda>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9e:	4a22      	ldr	r2, [pc, #136]	@ (8003f28 <xTaskIncrementTick+0x160>)
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4a1f      	ldr	r2, [pc, #124]	@ (8003f2c <xTaskIncrementTick+0x164>)
 8003eb0:	441a      	add	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	3304      	adds	r3, #4
 8003eb6:	4619      	mov	r1, r3
 8003eb8:	4610      	mov	r0, r2
 8003eba:	f7fe ff04 	bl	8002cc6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8003f30 <xTaskIncrementTick+0x168>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d3b8      	bcc.n	8003e3e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ed0:	e7b5      	b.n	8003e3e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ed2:	4b17      	ldr	r3, [pc, #92]	@ (8003f30 <xTaskIncrementTick+0x168>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed8:	4914      	ldr	r1, [pc, #80]	@ (8003f2c <xTaskIncrementTick+0x164>)
 8003eda:	4613      	mov	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4413      	add	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	440b      	add	r3, r1
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d901      	bls.n	8003eee <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003eea:	2301      	movs	r3, #1
 8003eec:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003eee:	4b11      	ldr	r3, [pc, #68]	@ (8003f34 <xTaskIncrementTick+0x16c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d007      	beq.n	8003f06 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	e004      	b.n	8003f06 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003efc:	4b0e      	ldr	r3, [pc, #56]	@ (8003f38 <xTaskIncrementTick+0x170>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3301      	adds	r3, #1
 8003f02:	4a0d      	ldr	r2, [pc, #52]	@ (8003f38 <xTaskIncrementTick+0x170>)
 8003f04:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003f06:	697b      	ldr	r3, [r7, #20]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000d1c 	.word	0x20000d1c
 8003f14:	20000cf8 	.word	0x20000cf8
 8003f18:	20000cac 	.word	0x20000cac
 8003f1c:	20000cb0 	.word	0x20000cb0
 8003f20:	20000d0c 	.word	0x20000d0c
 8003f24:	20000d14 	.word	0x20000d14
 8003f28:	20000cfc 	.word	0x20000cfc
 8003f2c:	20000824 	.word	0x20000824
 8003f30:	20000820 	.word	0x20000820
 8003f34:	20000d08 	.word	0x20000d08
 8003f38:	20000d04 	.word	0x20000d04

08003f3c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f42:	4b28      	ldr	r3, [pc, #160]	@ (8003fe4 <vTaskSwitchContext+0xa8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f4a:	4b27      	ldr	r3, [pc, #156]	@ (8003fe8 <vTaskSwitchContext+0xac>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003f50:	e042      	b.n	8003fd8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003f52:	4b25      	ldr	r3, [pc, #148]	@ (8003fe8 <vTaskSwitchContext+0xac>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f58:	4b24      	ldr	r3, [pc, #144]	@ (8003fec <vTaskSwitchContext+0xb0>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	60fb      	str	r3, [r7, #12]
 8003f5e:	e011      	b.n	8003f84 <vTaskSwitchContext+0x48>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d10b      	bne.n	8003f7e <vTaskSwitchContext+0x42>
	__asm volatile
 8003f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	607b      	str	r3, [r7, #4]
}
 8003f78:	bf00      	nop
 8003f7a:	bf00      	nop
 8003f7c:	e7fd      	b.n	8003f7a <vTaskSwitchContext+0x3e>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	3b01      	subs	r3, #1
 8003f82:	60fb      	str	r3, [r7, #12]
 8003f84:	491a      	ldr	r1, [pc, #104]	@ (8003ff0 <vTaskSwitchContext+0xb4>)
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0e3      	beq.n	8003f60 <vTaskSwitchContext+0x24>
 8003f98:	68fa      	ldr	r2, [r7, #12]
 8003f9a:	4613      	mov	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4413      	add	r3, r2
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	4a13      	ldr	r2, [pc, #76]	@ (8003ff0 <vTaskSwitchContext+0xb4>)
 8003fa4:	4413      	add	r3, r2
 8003fa6:	60bb      	str	r3, [r7, #8]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	605a      	str	r2, [r3, #4]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	3308      	adds	r3, #8
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d104      	bne.n	8003fc8 <vTaskSwitchContext+0x8c>
 8003fbe:	68bb      	ldr	r3, [r7, #8]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	605a      	str	r2, [r3, #4]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	4a09      	ldr	r2, [pc, #36]	@ (8003ff4 <vTaskSwitchContext+0xb8>)
 8003fd0:	6013      	str	r3, [r2, #0]
 8003fd2:	4a06      	ldr	r2, [pc, #24]	@ (8003fec <vTaskSwitchContext+0xb0>)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6013      	str	r3, [r2, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	20000d1c 	.word	0x20000d1c
 8003fe8:	20000d08 	.word	0x20000d08
 8003fec:	20000cfc 	.word	0x20000cfc
 8003ff0:	20000824 	.word	0x20000824
 8003ff4:	20000820 	.word	0x20000820

08003ff8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d10b      	bne.n	8004020 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	60fb      	str	r3, [r7, #12]
}
 800401a:	bf00      	nop
 800401c:	bf00      	nop
 800401e:	e7fd      	b.n	800401c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004020:	4b07      	ldr	r3, [pc, #28]	@ (8004040 <vTaskPlaceOnEventList+0x48>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	3318      	adds	r3, #24
 8004026:	4619      	mov	r1, r3
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7fe fe70 	bl	8002d0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800402e:	2101      	movs	r1, #1
 8004030:	6838      	ldr	r0, [r7, #0]
 8004032:	f000 fa81 	bl	8004538 <prvAddCurrentTaskToDelayedList>
}
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	20000820 	.word	0x20000820

08004044 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10b      	bne.n	800406e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	617b      	str	r3, [r7, #20]
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	e7fd      	b.n	800406a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800406e:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <vTaskPlaceOnEventListRestricted+0x54>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3318      	adds	r3, #24
 8004074:	4619      	mov	r1, r3
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7fe fe25 	bl	8002cc6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d002      	beq.n	8004088 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004082:	f04f 33ff 	mov.w	r3, #4294967295
 8004086:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	68b8      	ldr	r0, [r7, #8]
 800408c:	f000 fa54 	bl	8004538 <prvAddCurrentTaskToDelayedList>
	}
 8004090:	bf00      	nop
 8004092:	3718      	adds	r7, #24
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20000820 	.word	0x20000820

0800409c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10b      	bne.n	80040ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80040b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b6:	f383 8811 	msr	BASEPRI, r3
 80040ba:	f3bf 8f6f 	isb	sy
 80040be:	f3bf 8f4f 	dsb	sy
 80040c2:	60fb      	str	r3, [r7, #12]
}
 80040c4:	bf00      	nop
 80040c6:	bf00      	nop
 80040c8:	e7fd      	b.n	80040c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	3318      	adds	r3, #24
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fe fe56 	bl	8002d80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040d4:	4b1d      	ldr	r3, [pc, #116]	@ (800414c <xTaskRemoveFromEventList+0xb0>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d11d      	bne.n	8004118 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3304      	adds	r3, #4
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7fe fe4d 	bl	8002d80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ea:	4b19      	ldr	r3, [pc, #100]	@ (8004150 <xTaskRemoveFromEventList+0xb4>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d903      	bls.n	80040fa <xTaskRemoveFromEventList+0x5e>
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f6:	4a16      	ldr	r2, [pc, #88]	@ (8004150 <xTaskRemoveFromEventList+0xb4>)
 80040f8:	6013      	str	r3, [r2, #0]
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040fe:	4613      	mov	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4a13      	ldr	r2, [pc, #76]	@ (8004154 <xTaskRemoveFromEventList+0xb8>)
 8004108:	441a      	add	r2, r3
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	3304      	adds	r3, #4
 800410e:	4619      	mov	r1, r3
 8004110:	4610      	mov	r0, r2
 8004112:	f7fe fdd8 	bl	8002cc6 <vListInsertEnd>
 8004116:	e005      	b.n	8004124 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	3318      	adds	r3, #24
 800411c:	4619      	mov	r1, r3
 800411e:	480e      	ldr	r0, [pc, #56]	@ (8004158 <xTaskRemoveFromEventList+0xbc>)
 8004120:	f7fe fdd1 	bl	8002cc6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004128:	4b0c      	ldr	r3, [pc, #48]	@ (800415c <xTaskRemoveFromEventList+0xc0>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412e:	429a      	cmp	r2, r3
 8004130:	d905      	bls.n	800413e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004132:	2301      	movs	r3, #1
 8004134:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004136:	4b0a      	ldr	r3, [pc, #40]	@ (8004160 <xTaskRemoveFromEventList+0xc4>)
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]
 800413c:	e001      	b.n	8004142 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004142:	697b      	ldr	r3, [r7, #20]
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	20000d1c 	.word	0x20000d1c
 8004150:	20000cfc 	.word	0x20000cfc
 8004154:	20000824 	.word	0x20000824
 8004158:	20000cb4 	.word	0x20000cb4
 800415c:	20000820 	.word	0x20000820
 8004160:	20000d08 	.word	0x20000d08

08004164 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800416c:	4b06      	ldr	r3, [pc, #24]	@ (8004188 <vTaskInternalSetTimeOutState+0x24>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004174:	4b05      	ldr	r3, [pc, #20]	@ (800418c <vTaskInternalSetTimeOutState+0x28>)
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	605a      	str	r2, [r3, #4]
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	20000d0c 	.word	0x20000d0c
 800418c:	20000cf8 	.word	0x20000cf8

08004190 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10b      	bne.n	80041b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80041a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a4:	f383 8811 	msr	BASEPRI, r3
 80041a8:	f3bf 8f6f 	isb	sy
 80041ac:	f3bf 8f4f 	dsb	sy
 80041b0:	613b      	str	r3, [r7, #16]
}
 80041b2:	bf00      	nop
 80041b4:	bf00      	nop
 80041b6:	e7fd      	b.n	80041b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10b      	bne.n	80041d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80041be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041c2:	f383 8811 	msr	BASEPRI, r3
 80041c6:	f3bf 8f6f 	isb	sy
 80041ca:	f3bf 8f4f 	dsb	sy
 80041ce:	60fb      	str	r3, [r7, #12]
}
 80041d0:	bf00      	nop
 80041d2:	bf00      	nop
 80041d4:	e7fd      	b.n	80041d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80041d6:	f000 fe8f 	bl	8004ef8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80041da:	4b1d      	ldr	r3, [pc, #116]	@ (8004250 <xTaskCheckForTimeOut+0xc0>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	69ba      	ldr	r2, [r7, #24]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f2:	d102      	bne.n	80041fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80041f4:	2300      	movs	r3, #0
 80041f6:	61fb      	str	r3, [r7, #28]
 80041f8:	e023      	b.n	8004242 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4b15      	ldr	r3, [pc, #84]	@ (8004254 <xTaskCheckForTimeOut+0xc4>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	429a      	cmp	r2, r3
 8004204:	d007      	beq.n	8004216 <xTaskCheckForTimeOut+0x86>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	69ba      	ldr	r2, [r7, #24]
 800420c:	429a      	cmp	r2, r3
 800420e:	d302      	bcc.n	8004216 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004210:	2301      	movs	r3, #1
 8004212:	61fb      	str	r3, [r7, #28]
 8004214:	e015      	b.n	8004242 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	697a      	ldr	r2, [r7, #20]
 800421c:	429a      	cmp	r2, r3
 800421e:	d20b      	bcs.n	8004238 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	1ad2      	subs	r2, r2, r3
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	f7ff ff99 	bl	8004164 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004232:	2300      	movs	r3, #0
 8004234:	61fb      	str	r3, [r7, #28]
 8004236:	e004      	b.n	8004242 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	2200      	movs	r2, #0
 800423c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800423e:	2301      	movs	r3, #1
 8004240:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004242:	f000 fe8b 	bl	8004f5c <vPortExitCritical>

	return xReturn;
 8004246:	69fb      	ldr	r3, [r7, #28]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3720      	adds	r7, #32
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	20000cf8 	.word	0x20000cf8
 8004254:	20000d0c 	.word	0x20000d0c

08004258 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800425c:	4b03      	ldr	r3, [pc, #12]	@ (800426c <vTaskMissedYield+0x14>)
 800425e:	2201      	movs	r2, #1
 8004260:	601a      	str	r2, [r3, #0]
}
 8004262:	bf00      	nop
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	20000d08 	.word	0x20000d08

08004270 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004278:	f000 f852 	bl	8004320 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800427c:	4b06      	ldr	r3, [pc, #24]	@ (8004298 <prvIdleTask+0x28>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d9f9      	bls.n	8004278 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004284:	4b05      	ldr	r3, [pc, #20]	@ (800429c <prvIdleTask+0x2c>)
 8004286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004294:	e7f0      	b.n	8004278 <prvIdleTask+0x8>
 8004296:	bf00      	nop
 8004298:	20000824 	.word	0x20000824
 800429c:	e000ed04 	.word	0xe000ed04

080042a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042a6:	2300      	movs	r3, #0
 80042a8:	607b      	str	r3, [r7, #4]
 80042aa:	e00c      	b.n	80042c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	4613      	mov	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	4a12      	ldr	r2, [pc, #72]	@ (8004300 <prvInitialiseTaskLists+0x60>)
 80042b8:	4413      	add	r3, r2
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fe fcd6 	bl	8002c6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	3301      	adds	r3, #1
 80042c4:	607b      	str	r3, [r7, #4]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b37      	cmp	r3, #55	@ 0x37
 80042ca:	d9ef      	bls.n	80042ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80042cc:	480d      	ldr	r0, [pc, #52]	@ (8004304 <prvInitialiseTaskLists+0x64>)
 80042ce:	f7fe fccd 	bl	8002c6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80042d2:	480d      	ldr	r0, [pc, #52]	@ (8004308 <prvInitialiseTaskLists+0x68>)
 80042d4:	f7fe fcca 	bl	8002c6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80042d8:	480c      	ldr	r0, [pc, #48]	@ (800430c <prvInitialiseTaskLists+0x6c>)
 80042da:	f7fe fcc7 	bl	8002c6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80042de:	480c      	ldr	r0, [pc, #48]	@ (8004310 <prvInitialiseTaskLists+0x70>)
 80042e0:	f7fe fcc4 	bl	8002c6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80042e4:	480b      	ldr	r0, [pc, #44]	@ (8004314 <prvInitialiseTaskLists+0x74>)
 80042e6:	f7fe fcc1 	bl	8002c6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80042ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004318 <prvInitialiseTaskLists+0x78>)
 80042ec:	4a05      	ldr	r2, [pc, #20]	@ (8004304 <prvInitialiseTaskLists+0x64>)
 80042ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042f0:	4b0a      	ldr	r3, [pc, #40]	@ (800431c <prvInitialiseTaskLists+0x7c>)
 80042f2:	4a05      	ldr	r2, [pc, #20]	@ (8004308 <prvInitialiseTaskLists+0x68>)
 80042f4:	601a      	str	r2, [r3, #0]
}
 80042f6:	bf00      	nop
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	20000824 	.word	0x20000824
 8004304:	20000c84 	.word	0x20000c84
 8004308:	20000c98 	.word	0x20000c98
 800430c:	20000cb4 	.word	0x20000cb4
 8004310:	20000cc8 	.word	0x20000cc8
 8004314:	20000ce0 	.word	0x20000ce0
 8004318:	20000cac 	.word	0x20000cac
 800431c:	20000cb0 	.word	0x20000cb0

08004320 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b082      	sub	sp, #8
 8004324:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004326:	e019      	b.n	800435c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004328:	f000 fde6 	bl	8004ef8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800432c:	4b10      	ldr	r3, [pc, #64]	@ (8004370 <prvCheckTasksWaitingTermination+0x50>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3304      	adds	r3, #4
 8004338:	4618      	mov	r0, r3
 800433a:	f7fe fd21 	bl	8002d80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800433e:	4b0d      	ldr	r3, [pc, #52]	@ (8004374 <prvCheckTasksWaitingTermination+0x54>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	3b01      	subs	r3, #1
 8004344:	4a0b      	ldr	r2, [pc, #44]	@ (8004374 <prvCheckTasksWaitingTermination+0x54>)
 8004346:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004348:	4b0b      	ldr	r3, [pc, #44]	@ (8004378 <prvCheckTasksWaitingTermination+0x58>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	3b01      	subs	r3, #1
 800434e:	4a0a      	ldr	r2, [pc, #40]	@ (8004378 <prvCheckTasksWaitingTermination+0x58>)
 8004350:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004352:	f000 fe03 	bl	8004f5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f810 	bl	800437c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800435c:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <prvCheckTasksWaitingTermination+0x58>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d1e1      	bne.n	8004328 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004364:	bf00      	nop
 8004366:	bf00      	nop
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20000cc8 	.word	0x20000cc8
 8004374:	20000cf4 	.word	0x20000cf4
 8004378:	20000cdc 	.word	0x20000cdc

0800437c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800438a:	2b00      	cmp	r3, #0
 800438c:	d108      	bne.n	80043a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004392:	4618      	mov	r0, r3
 8004394:	f000 ffa0 	bl	80052d8 <vPortFree>
				vPortFree( pxTCB );
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 ff9d 	bl	80052d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800439e:	e019      	b.n	80043d4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d103      	bne.n	80043b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 ff94 	bl	80052d8 <vPortFree>
	}
 80043b0:	e010      	b.n	80043d4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043b8:	2b02      	cmp	r3, #2
 80043ba:	d00b      	beq.n	80043d4 <prvDeleteTCB+0x58>
	__asm volatile
 80043bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043c0:	f383 8811 	msr	BASEPRI, r3
 80043c4:	f3bf 8f6f 	isb	sy
 80043c8:	f3bf 8f4f 	dsb	sy
 80043cc:	60fb      	str	r3, [r7, #12]
}
 80043ce:	bf00      	nop
 80043d0:	bf00      	nop
 80043d2:	e7fd      	b.n	80043d0 <prvDeleteTCB+0x54>
	}
 80043d4:	bf00      	nop
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80043e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <prvResetNextTaskUnblockTime+0x38>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d104      	bne.n	80043f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80043ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004418 <prvResetNextTaskUnblockTime+0x3c>)
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80043f4:	e008      	b.n	8004408 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043f6:	4b07      	ldr	r3, [pc, #28]	@ (8004414 <prvResetNextTaskUnblockTime+0x38>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4a04      	ldr	r2, [pc, #16]	@ (8004418 <prvResetNextTaskUnblockTime+0x3c>)
 8004406:	6013      	str	r3, [r2, #0]
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	20000cac 	.word	0x20000cac
 8004418:	20000d14 	.word	0x20000d14

0800441c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004422:	4b0b      	ldr	r3, [pc, #44]	@ (8004450 <xTaskGetSchedulerState+0x34>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d102      	bne.n	8004430 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800442a:	2301      	movs	r3, #1
 800442c:	607b      	str	r3, [r7, #4]
 800442e:	e008      	b.n	8004442 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004430:	4b08      	ldr	r3, [pc, #32]	@ (8004454 <xTaskGetSchedulerState+0x38>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004438:	2302      	movs	r3, #2
 800443a:	607b      	str	r3, [r7, #4]
 800443c:	e001      	b.n	8004442 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800443e:	2300      	movs	r3, #0
 8004440:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004442:	687b      	ldr	r3, [r7, #4]
	}
 8004444:	4618      	mov	r0, r3
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	20000d00 	.word	0x20000d00
 8004454:	20000d1c 	.word	0x20000d1c

08004458 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d058      	beq.n	8004520 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800446e:	4b2f      	ldr	r3, [pc, #188]	@ (800452c <xTaskPriorityDisinherit+0xd4>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	429a      	cmp	r2, r3
 8004476:	d00b      	beq.n	8004490 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800447c:	f383 8811 	msr	BASEPRI, r3
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	f3bf 8f4f 	dsb	sy
 8004488:	60fb      	str	r3, [r7, #12]
}
 800448a:	bf00      	nop
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	60bb      	str	r3, [r7, #8]
}
 80044aa:	bf00      	nop
 80044ac:	bf00      	nop
 80044ae:	e7fd      	b.n	80044ac <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044b4:	1e5a      	subs	r2, r3, #1
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d02c      	beq.n	8004520 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d128      	bne.n	8004520 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3304      	adds	r3, #4
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fe fc54 	bl	8002d80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004530 <xTaskPriorityDisinherit+0xd8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d903      	bls.n	8004500 <xTaskPriorityDisinherit+0xa8>
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004530 <xTaskPriorityDisinherit+0xd8>)
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	4a09      	ldr	r2, [pc, #36]	@ (8004534 <xTaskPriorityDisinherit+0xdc>)
 800450e:	441a      	add	r2, r3
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	3304      	adds	r3, #4
 8004514:	4619      	mov	r1, r3
 8004516:	4610      	mov	r0, r2
 8004518:	f7fe fbd5 	bl	8002cc6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800451c:	2301      	movs	r3, #1
 800451e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004520:	697b      	ldr	r3, [r7, #20]
	}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	20000820 	.word	0x20000820
 8004530:	20000cfc 	.word	0x20000cfc
 8004534:	20000824 	.word	0x20000824

08004538 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004542:	4b21      	ldr	r3, [pc, #132]	@ (80045c8 <prvAddCurrentTaskToDelayedList+0x90>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004548:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3304      	adds	r3, #4
 800454e:	4618      	mov	r0, r3
 8004550:	f7fe fc16 	bl	8002d80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800455a:	d10a      	bne.n	8004572 <prvAddCurrentTaskToDelayedList+0x3a>
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d007      	beq.n	8004572 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004562:	4b1a      	ldr	r3, [pc, #104]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	3304      	adds	r3, #4
 8004568:	4619      	mov	r1, r3
 800456a:	4819      	ldr	r0, [pc, #100]	@ (80045d0 <prvAddCurrentTaskToDelayedList+0x98>)
 800456c:	f7fe fbab 	bl	8002cc6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004570:	e026      	b.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4413      	add	r3, r2
 8004578:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800457a:	4b14      	ldr	r3, [pc, #80]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	429a      	cmp	r2, r3
 8004588:	d209      	bcs.n	800459e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800458a:	4b12      	ldr	r3, [pc, #72]	@ (80045d4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	4b0f      	ldr	r3, [pc, #60]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	3304      	adds	r3, #4
 8004594:	4619      	mov	r1, r3
 8004596:	4610      	mov	r0, r2
 8004598:	f7fe fbb9 	bl	8002d0e <vListInsert>
}
 800459c:	e010      	b.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800459e:	4b0e      	ldr	r3, [pc, #56]	@ (80045d8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	4b0a      	ldr	r3, [pc, #40]	@ (80045cc <prvAddCurrentTaskToDelayedList+0x94>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3304      	adds	r3, #4
 80045a8:	4619      	mov	r1, r3
 80045aa:	4610      	mov	r0, r2
 80045ac:	f7fe fbaf 	bl	8002d0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045b0:	4b0a      	ldr	r3, [pc, #40]	@ (80045dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d202      	bcs.n	80045c0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80045ba:	4a08      	ldr	r2, [pc, #32]	@ (80045dc <prvAddCurrentTaskToDelayedList+0xa4>)
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	6013      	str	r3, [r2, #0]
}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000cf8 	.word	0x20000cf8
 80045cc:	20000820 	.word	0x20000820
 80045d0:	20000ce0 	.word	0x20000ce0
 80045d4:	20000cb0 	.word	0x20000cb0
 80045d8:	20000cac 	.word	0x20000cac
 80045dc:	20000d14 	.word	0x20000d14

080045e0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b08a      	sub	sp, #40	@ 0x28
 80045e4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80045e6:	2300      	movs	r3, #0
 80045e8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80045ea:	f000 fb13 	bl	8004c14 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80045ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004664 <xTimerCreateTimerTask+0x84>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d021      	beq.n	800463a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80045fa:	2300      	movs	r3, #0
 80045fc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80045fe:	1d3a      	adds	r2, r7, #4
 8004600:	f107 0108 	add.w	r1, r7, #8
 8004604:	f107 030c 	add.w	r3, r7, #12
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe fb15 	bl	8002c38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	68fa      	ldr	r2, [r7, #12]
 8004614:	9202      	str	r2, [sp, #8]
 8004616:	9301      	str	r3, [sp, #4]
 8004618:	2302      	movs	r3, #2
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2300      	movs	r3, #0
 800461e:	460a      	mov	r2, r1
 8004620:	4911      	ldr	r1, [pc, #68]	@ (8004668 <xTimerCreateTimerTask+0x88>)
 8004622:	4812      	ldr	r0, [pc, #72]	@ (800466c <xTimerCreateTimerTask+0x8c>)
 8004624:	f7ff f8d0 	bl	80037c8 <xTaskCreateStatic>
 8004628:	4603      	mov	r3, r0
 800462a:	4a11      	ldr	r2, [pc, #68]	@ (8004670 <xTimerCreateTimerTask+0x90>)
 800462c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800462e:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <xTimerCreateTimerTask+0x90>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d001      	beq.n	800463a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004636:	2301      	movs	r3, #1
 8004638:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d10b      	bne.n	8004658 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004644:	f383 8811 	msr	BASEPRI, r3
 8004648:	f3bf 8f6f 	isb	sy
 800464c:	f3bf 8f4f 	dsb	sy
 8004650:	613b      	str	r3, [r7, #16]
}
 8004652:	bf00      	nop
 8004654:	bf00      	nop
 8004656:	e7fd      	b.n	8004654 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004658:	697b      	ldr	r3, [r7, #20]
}
 800465a:	4618      	mov	r0, r3
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	20000d50 	.word	0x20000d50
 8004668:	08005ed0 	.word	0x08005ed0
 800466c:	080047ad 	.word	0x080047ad
 8004670:	20000d54 	.word	0x20000d54

08004674 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	@ 0x28
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004682:	2300      	movs	r3, #0
 8004684:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d10b      	bne.n	80046a4 <xTimerGenericCommand+0x30>
	__asm volatile
 800468c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004690:	f383 8811 	msr	BASEPRI, r3
 8004694:	f3bf 8f6f 	isb	sy
 8004698:	f3bf 8f4f 	dsb	sy
 800469c:	623b      	str	r3, [r7, #32]
}
 800469e:	bf00      	nop
 80046a0:	bf00      	nop
 80046a2:	e7fd      	b.n	80046a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046a4:	4b19      	ldr	r3, [pc, #100]	@ (800470c <xTimerGenericCommand+0x98>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d02a      	beq.n	8004702 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	2b05      	cmp	r3, #5
 80046bc:	dc18      	bgt.n	80046f0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046be:	f7ff fead 	bl	800441c <xTaskGetSchedulerState>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d109      	bne.n	80046dc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80046c8:	4b10      	ldr	r3, [pc, #64]	@ (800470c <xTimerGenericCommand+0x98>)
 80046ca:	6818      	ldr	r0, [r3, #0]
 80046cc:	f107 0110 	add.w	r1, r7, #16
 80046d0:	2300      	movs	r3, #0
 80046d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d4:	f7fe fc88 	bl	8002fe8 <xQueueGenericSend>
 80046d8:	6278      	str	r0, [r7, #36]	@ 0x24
 80046da:	e012      	b.n	8004702 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80046dc:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <xTimerGenericCommand+0x98>)
 80046de:	6818      	ldr	r0, [r3, #0]
 80046e0:	f107 0110 	add.w	r1, r7, #16
 80046e4:	2300      	movs	r3, #0
 80046e6:	2200      	movs	r2, #0
 80046e8:	f7fe fc7e 	bl	8002fe8 <xQueueGenericSend>
 80046ec:	6278      	str	r0, [r7, #36]	@ 0x24
 80046ee:	e008      	b.n	8004702 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80046f0:	4b06      	ldr	r3, [pc, #24]	@ (800470c <xTimerGenericCommand+0x98>)
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	f107 0110 	add.w	r1, r7, #16
 80046f8:	2300      	movs	r3, #0
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	f7fe fd76 	bl	80031ec <xQueueGenericSendFromISR>
 8004700:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004704:	4618      	mov	r0, r3
 8004706:	3728      	adds	r7, #40	@ 0x28
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	20000d50 	.word	0x20000d50

08004710 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af02      	add	r7, sp, #8
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800471a:	4b23      	ldr	r3, [pc, #140]	@ (80047a8 <prvProcessExpiredTimer+0x98>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	3304      	adds	r3, #4
 8004728:	4618      	mov	r0, r3
 800472a:	f7fe fb29 	bl	8002d80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d023      	beq.n	8004784 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	699a      	ldr	r2, [r3, #24]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	18d1      	adds	r1, r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	683a      	ldr	r2, [r7, #0]
 8004748:	6978      	ldr	r0, [r7, #20]
 800474a:	f000 f8d5 	bl	80048f8 <prvInsertTimerInActiveList>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d020      	beq.n	8004796 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004754:	2300      	movs	r3, #0
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	2300      	movs	r3, #0
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	2100      	movs	r1, #0
 800475e:	6978      	ldr	r0, [r7, #20]
 8004760:	f7ff ff88 	bl	8004674 <xTimerGenericCommand>
 8004764:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d114      	bne.n	8004796 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800476c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004770:	f383 8811 	msr	BASEPRI, r3
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	60fb      	str	r3, [r7, #12]
}
 800477e:	bf00      	nop
 8004780:	bf00      	nop
 8004782:	e7fd      	b.n	8004780 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800478a:	f023 0301 	bic.w	r3, r3, #1
 800478e:	b2da      	uxtb	r2, r3
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	6978      	ldr	r0, [r7, #20]
 800479c:	4798      	blx	r3
}
 800479e:	bf00      	nop
 80047a0:	3718      	adds	r7, #24
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	bf00      	nop
 80047a8:	20000d48 	.word	0x20000d48

080047ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047b4:	f107 0308 	add.w	r3, r7, #8
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 f859 	bl	8004870 <prvGetNextExpireTime>
 80047be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4619      	mov	r1, r3
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 f805 	bl	80047d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80047ca:	f000 f8d7 	bl	800497c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047ce:	bf00      	nop
 80047d0:	e7f0      	b.n	80047b4 <prvTimerTask+0x8>
	...

080047d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80047de:	f7ff fa37 	bl	8003c50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f866 	bl	80048b8 <prvSampleTimeNow>
 80047ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d130      	bne.n	8004856 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d806      	bhi.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004802:	f7ff fa33 	bl	8003c6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004806:	68f9      	ldr	r1, [r7, #12]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ff81 	bl	8004710 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800480e:	e024      	b.n	800485a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004816:	4b13      	ldr	r3, [pc, #76]	@ (8004864 <prvProcessTimerOrBlockTask+0x90>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <prvProcessTimerOrBlockTask+0x50>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <prvProcessTimerOrBlockTask+0x52>
 8004824:	2300      	movs	r3, #0
 8004826:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004828:	4b0f      	ldr	r3, [pc, #60]	@ (8004868 <prvProcessTimerOrBlockTask+0x94>)
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	4619      	mov	r1, r3
 8004836:	f7fe ff93 	bl	8003760 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800483a:	f7ff fa17 	bl	8003c6c <xTaskResumeAll>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d10a      	bne.n	800485a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004844:	4b09      	ldr	r3, [pc, #36]	@ (800486c <prvProcessTimerOrBlockTask+0x98>)
 8004846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	f3bf 8f4f 	dsb	sy
 8004850:	f3bf 8f6f 	isb	sy
}
 8004854:	e001      	b.n	800485a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004856:	f7ff fa09 	bl	8003c6c <xTaskResumeAll>
}
 800485a:	bf00      	nop
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	20000d4c 	.word	0x20000d4c
 8004868:	20000d50 	.word	0x20000d50
 800486c:	e000ed04 	.word	0xe000ed04

08004870 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004870:	b480      	push	{r7}
 8004872:	b085      	sub	sp, #20
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004878:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <prvGetNextExpireTime+0x44>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <prvGetNextExpireTime+0x16>
 8004882:	2201      	movs	r2, #1
 8004884:	e000      	b.n	8004888 <prvGetNextExpireTime+0x18>
 8004886:	2200      	movs	r2, #0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d105      	bne.n	80048a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004894:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <prvGetNextExpireTime+0x44>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	e001      	b.n	80048a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80048a0:	2300      	movs	r3, #0
 80048a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80048a4:	68fb      	ldr	r3, [r7, #12]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	20000d48 	.word	0x20000d48

080048b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80048c0:	f7ff fa72 	bl	8003da8 <xTaskGetTickCount>
 80048c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80048c6:	4b0b      	ldr	r3, [pc, #44]	@ (80048f4 <prvSampleTimeNow+0x3c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d205      	bcs.n	80048dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80048d0:	f000 f93a 	bl	8004b48 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	e002      	b.n	80048e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80048e2:	4a04      	ldr	r2, [pc, #16]	@ (80048f4 <prvSampleTimeNow+0x3c>)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80048e8:	68fb      	ldr	r3, [r7, #12]
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	20000d58 	.word	0x20000d58

080048f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004906:	2300      	movs	r3, #0
 8004908:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	429a      	cmp	r2, r3
 800491c:	d812      	bhi.n	8004944 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	1ad2      	subs	r2, r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	429a      	cmp	r2, r3
 800492a:	d302      	bcc.n	8004932 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800492c:	2301      	movs	r3, #1
 800492e:	617b      	str	r3, [r7, #20]
 8004930:	e01b      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004932:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <prvInsertTimerInActiveList+0x7c>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3304      	adds	r3, #4
 800493a:	4619      	mov	r1, r3
 800493c:	4610      	mov	r0, r2
 800493e:	f7fe f9e6 	bl	8002d0e <vListInsert>
 8004942:	e012      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	429a      	cmp	r2, r3
 800494a:	d206      	bcs.n	800495a <prvInsertTimerInActiveList+0x62>
 800494c:	68ba      	ldr	r2, [r7, #8]
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d302      	bcc.n	800495a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004954:	2301      	movs	r3, #1
 8004956:	617b      	str	r3, [r7, #20]
 8004958:	e007      	b.n	800496a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800495a:	4b07      	ldr	r3, [pc, #28]	@ (8004978 <prvInsertTimerInActiveList+0x80>)
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	3304      	adds	r3, #4
 8004962:	4619      	mov	r1, r3
 8004964:	4610      	mov	r0, r2
 8004966:	f7fe f9d2 	bl	8002d0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800496a:	697b      	ldr	r3, [r7, #20]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000d4c 	.word	0x20000d4c
 8004978:	20000d48 	.word	0x20000d48

0800497c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b08e      	sub	sp, #56	@ 0x38
 8004980:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004982:	e0ce      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2b00      	cmp	r3, #0
 8004988:	da19      	bge.n	80049be <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800498a:	1d3b      	adds	r3, r7, #4
 800498c:	3304      	adds	r3, #4
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d10b      	bne.n	80049ae <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800499a:	f383 8811 	msr	BASEPRI, r3
 800499e:	f3bf 8f6f 	isb	sy
 80049a2:	f3bf 8f4f 	dsb	sy
 80049a6:	61fb      	str	r3, [r7, #28]
}
 80049a8:	bf00      	nop
 80049aa:	bf00      	nop
 80049ac:	e7fd      	b.n	80049aa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80049ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b4:	6850      	ldr	r0, [r2, #4]
 80049b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049b8:	6892      	ldr	r2, [r2, #8]
 80049ba:	4611      	mov	r1, r2
 80049bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f2c0 80ae 	blt.w	8004b22 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d004      	beq.n	80049dc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049d4:	3304      	adds	r3, #4
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7fe f9d2 	bl	8002d80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049dc:	463b      	mov	r3, r7
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff ff6a 	bl	80048b8 <prvSampleTimeNow>
 80049e4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2b09      	cmp	r3, #9
 80049ea:	f200 8097 	bhi.w	8004b1c <prvProcessReceivedCommands+0x1a0>
 80049ee:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <prvProcessReceivedCommands+0x78>)
 80049f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f4:	08004a1d 	.word	0x08004a1d
 80049f8:	08004a1d 	.word	0x08004a1d
 80049fc:	08004a1d 	.word	0x08004a1d
 8004a00:	08004a93 	.word	0x08004a93
 8004a04:	08004aa7 	.word	0x08004aa7
 8004a08:	08004af3 	.word	0x08004af3
 8004a0c:	08004a1d 	.word	0x08004a1d
 8004a10:	08004a1d 	.word	0x08004a1d
 8004a14:	08004a93 	.word	0x08004a93
 8004a18:	08004aa7 	.word	0x08004aa7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	18d1      	adds	r1, r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a3c:	f7ff ff5c 	bl	80048f8 <prvInsertTimerInActiveList>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d06c      	beq.n	8004b20 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a4c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a54:	f003 0304 	and.w	r3, r3, #4
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d061      	beq.n	8004b20 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	441a      	add	r2, r3
 8004a64:	2300      	movs	r3, #0
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	2300      	movs	r3, #0
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a6e:	f7ff fe01 	bl	8004674 <xTimerGenericCommand>
 8004a72:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d152      	bne.n	8004b20 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	61bb      	str	r3, [r7, #24]
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	e7fd      	b.n	8004a8e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a98:	f023 0301 	bic.w	r3, r3, #1
 8004a9c:	b2da      	uxtb	r2, r3
 8004a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004aa4:	e03d      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004ab8:	68ba      	ldr	r2, [r7, #8]
 8004aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004abc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10b      	bne.n	8004ade <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aca:	f383 8811 	msr	BASEPRI, r3
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f3bf 8f4f 	dsb	sy
 8004ad6:	617b      	str	r3, [r7, #20]
}
 8004ad8:	bf00      	nop
 8004ada:	bf00      	nop
 8004adc:	e7fd      	b.n	8004ada <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	18d1      	adds	r1, r2, r3
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aec:	f7ff ff04 	bl	80048f8 <prvInsertTimerInActiveList>
					break;
 8004af0:	e017      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d103      	bne.n	8004b08 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004b00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b02:	f000 fbe9 	bl	80052d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004b06:	e00c      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b0e:	f023 0301 	bic.w	r3, r3, #1
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004b1a:	e002      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004b1c:	bf00      	nop
 8004b1e:	e000      	b.n	8004b22 <prvProcessReceivedCommands+0x1a6>
					break;
 8004b20:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b22:	4b08      	ldr	r3, [pc, #32]	@ (8004b44 <prvProcessReceivedCommands+0x1c8>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	1d39      	adds	r1, r7, #4
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fe fbfc 	bl	8003328 <xQueueReceive>
 8004b30:	4603      	mov	r3, r0
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f47f af26 	bne.w	8004984 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	3730      	adds	r7, #48	@ 0x30
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000d50 	.word	0x20000d50

08004b48 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b088      	sub	sp, #32
 8004b4c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b4e:	e049      	b.n	8004be4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b50:	4b2e      	ldr	r3, [pc, #184]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3304      	adds	r3, #4
 8004b68:	4618      	mov	r0, r3
 8004b6a:	f7fe f909 	bl	8002d80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6a1b      	ldr	r3, [r3, #32]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d02f      	beq.n	8004be4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d90e      	bls.n	8004bb4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	68ba      	ldr	r2, [r7, #8]
 8004b9a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	3304      	adds	r3, #4
 8004baa:	4619      	mov	r1, r3
 8004bac:	4610      	mov	r0, r2
 8004bae:	f7fe f8ae 	bl	8002d0e <vListInsert>
 8004bb2:	e017      	b.n	8004be4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	68f8      	ldr	r0, [r7, #12]
 8004bc0:	f7ff fd58 	bl	8004674 <xTimerGenericCommand>
 8004bc4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d10b      	bne.n	8004be4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd0:	f383 8811 	msr	BASEPRI, r3
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	f3bf 8f4f 	dsb	sy
 8004bdc:	603b      	str	r3, [r7, #0]
}
 8004bde:	bf00      	nop
 8004be0:	bf00      	nop
 8004be2:	e7fd      	b.n	8004be0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d1b0      	bne.n	8004b50 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004bee:	4b07      	ldr	r3, [pc, #28]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004bf4:	4b06      	ldr	r3, [pc, #24]	@ (8004c10 <prvSwitchTimerLists+0xc8>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a04      	ldr	r2, [pc, #16]	@ (8004c0c <prvSwitchTimerLists+0xc4>)
 8004bfa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004bfc:	4a04      	ldr	r2, [pc, #16]	@ (8004c10 <prvSwitchTimerLists+0xc8>)
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	6013      	str	r3, [r2, #0]
}
 8004c02:	bf00      	nop
 8004c04:	3718      	adds	r7, #24
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	20000d48 	.word	0x20000d48
 8004c10:	20000d4c 	.word	0x20000d4c

08004c14 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c1a:	f000 f96d 	bl	8004ef8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c1e:	4b15      	ldr	r3, [pc, #84]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d120      	bne.n	8004c68 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c26:	4814      	ldr	r0, [pc, #80]	@ (8004c78 <prvCheckForValidListAndQueue+0x64>)
 8004c28:	f7fe f820 	bl	8002c6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c2c:	4813      	ldr	r0, [pc, #76]	@ (8004c7c <prvCheckForValidListAndQueue+0x68>)
 8004c2e:	f7fe f81d 	bl	8002c6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c32:	4b13      	ldr	r3, [pc, #76]	@ (8004c80 <prvCheckForValidListAndQueue+0x6c>)
 8004c34:	4a10      	ldr	r2, [pc, #64]	@ (8004c78 <prvCheckForValidListAndQueue+0x64>)
 8004c36:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <prvCheckForValidListAndQueue+0x70>)
 8004c3a:	4a10      	ldr	r2, [pc, #64]	@ (8004c7c <prvCheckForValidListAndQueue+0x68>)
 8004c3c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c3e:	2300      	movs	r3, #0
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	4b11      	ldr	r3, [pc, #68]	@ (8004c88 <prvCheckForValidListAndQueue+0x74>)
 8004c44:	4a11      	ldr	r2, [pc, #68]	@ (8004c8c <prvCheckForValidListAndQueue+0x78>)
 8004c46:	2110      	movs	r1, #16
 8004c48:	200a      	movs	r0, #10
 8004c4a:	f7fe f92d 	bl	8002ea8 <xQueueGenericCreateStatic>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4a08      	ldr	r2, [pc, #32]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c52:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004c54:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d005      	beq.n	8004c68 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c5c:	4b05      	ldr	r3, [pc, #20]	@ (8004c74 <prvCheckForValidListAndQueue+0x60>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	490b      	ldr	r1, [pc, #44]	@ (8004c90 <prvCheckForValidListAndQueue+0x7c>)
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fe fd52 	bl	800370c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c68:	f000 f978 	bl	8004f5c <vPortExitCritical>
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
 8004c72:	bf00      	nop
 8004c74:	20000d50 	.word	0x20000d50
 8004c78:	20000d20 	.word	0x20000d20
 8004c7c:	20000d34 	.word	0x20000d34
 8004c80:	20000d48 	.word	0x20000d48
 8004c84:	20000d4c 	.word	0x20000d4c
 8004c88:	20000dfc 	.word	0x20000dfc
 8004c8c:	20000d5c 	.word	0x20000d5c
 8004c90:	08005ed8 	.word	0x08005ed8

08004c94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	3b04      	subs	r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004cac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	3b04      	subs	r3, #4
 8004cb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f023 0201 	bic.w	r2, r3, #1
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3b04      	subs	r3, #4
 8004cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004cc4:	4a0c      	ldr	r2, [pc, #48]	@ (8004cf8 <pxPortInitialiseStack+0x64>)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	3b14      	subs	r3, #20
 8004cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	3b04      	subs	r3, #4
 8004cda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f06f 0202 	mvn.w	r2, #2
 8004ce2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	3b20      	subs	r3, #32
 8004ce8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004cea:	68fb      	ldr	r3, [r7, #12]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3714      	adds	r7, #20
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr
 8004cf8:	08004cfd 	.word	0x08004cfd

08004cfc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d02:	2300      	movs	r3, #0
 8004d04:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d06:	4b13      	ldr	r3, [pc, #76]	@ (8004d54 <prvTaskExitError+0x58>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d00b      	beq.n	8004d28 <prvTaskExitError+0x2c>
	__asm volatile
 8004d10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d14:	f383 8811 	msr	BASEPRI, r3
 8004d18:	f3bf 8f6f 	isb	sy
 8004d1c:	f3bf 8f4f 	dsb	sy
 8004d20:	60fb      	str	r3, [r7, #12]
}
 8004d22:	bf00      	nop
 8004d24:	bf00      	nop
 8004d26:	e7fd      	b.n	8004d24 <prvTaskExitError+0x28>
	__asm volatile
 8004d28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d2c:	f383 8811 	msr	BASEPRI, r3
 8004d30:	f3bf 8f6f 	isb	sy
 8004d34:	f3bf 8f4f 	dsb	sy
 8004d38:	60bb      	str	r3, [r7, #8]
}
 8004d3a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d3c:	bf00      	nop
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0fc      	beq.n	8004d3e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d44:	bf00      	nop
 8004d46:	bf00      	nop
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
 8004d52:	bf00      	nop
 8004d54:	2000000c 	.word	0x2000000c
	...

08004d60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d60:	4b07      	ldr	r3, [pc, #28]	@ (8004d80 <pxCurrentTCBConst2>)
 8004d62:	6819      	ldr	r1, [r3, #0]
 8004d64:	6808      	ldr	r0, [r1, #0]
 8004d66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d6a:	f380 8809 	msr	PSP, r0
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f04f 0000 	mov.w	r0, #0
 8004d76:	f380 8811 	msr	BASEPRI, r0
 8004d7a:	4770      	bx	lr
 8004d7c:	f3af 8000 	nop.w

08004d80 <pxCurrentTCBConst2>:
 8004d80:	20000820 	.word	0x20000820
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004d84:	bf00      	nop
 8004d86:	bf00      	nop

08004d88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004d88:	4808      	ldr	r0, [pc, #32]	@ (8004dac <prvPortStartFirstTask+0x24>)
 8004d8a:	6800      	ldr	r0, [r0, #0]
 8004d8c:	6800      	ldr	r0, [r0, #0]
 8004d8e:	f380 8808 	msr	MSP, r0
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f380 8814 	msr	CONTROL, r0
 8004d9a:	b662      	cpsie	i
 8004d9c:	b661      	cpsie	f
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	df00      	svc	0
 8004da8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004daa:	bf00      	nop
 8004dac:	e000ed08 	.word	0xe000ed08

08004db0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004db6:	4b47      	ldr	r3, [pc, #284]	@ (8004ed4 <xPortStartScheduler+0x124>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4a47      	ldr	r2, [pc, #284]	@ (8004ed8 <xPortStartScheduler+0x128>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d10b      	bne.n	8004dd8 <xPortStartScheduler+0x28>
	__asm volatile
 8004dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc4:	f383 8811 	msr	BASEPRI, r3
 8004dc8:	f3bf 8f6f 	isb	sy
 8004dcc:	f3bf 8f4f 	dsb	sy
 8004dd0:	60fb      	str	r3, [r7, #12]
}
 8004dd2:	bf00      	nop
 8004dd4:	bf00      	nop
 8004dd6:	e7fd      	b.n	8004dd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004dd8:	4b3e      	ldr	r3, [pc, #248]	@ (8004ed4 <xPortStartScheduler+0x124>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4a3f      	ldr	r2, [pc, #252]	@ (8004edc <xPortStartScheduler+0x12c>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d10b      	bne.n	8004dfa <xPortStartScheduler+0x4a>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	613b      	str	r3, [r7, #16]
}
 8004df4:	bf00      	nop
 8004df6:	bf00      	nop
 8004df8:	e7fd      	b.n	8004df6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004dfa:	4b39      	ldr	r3, [pc, #228]	@ (8004ee0 <xPortStartScheduler+0x130>)
 8004dfc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	22ff      	movs	r2, #255	@ 0xff
 8004e0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	781b      	ldrb	r3, [r3, #0]
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e14:	78fb      	ldrb	r3, [r7, #3]
 8004e16:	b2db      	uxtb	r3, r3
 8004e18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	4b31      	ldr	r3, [pc, #196]	@ (8004ee4 <xPortStartScheduler+0x134>)
 8004e20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e22:	4b31      	ldr	r3, [pc, #196]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e24:	2207      	movs	r2, #7
 8004e26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e28:	e009      	b.n	8004e3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	4a2d      	ldr	r2, [pc, #180]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e34:	78fb      	ldrb	r3, [r7, #3]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e3e:	78fb      	ldrb	r3, [r7, #3]
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e46:	2b80      	cmp	r3, #128	@ 0x80
 8004e48:	d0ef      	beq.n	8004e2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e4a:	4b27      	ldr	r3, [pc, #156]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f1c3 0307 	rsb	r3, r3, #7
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d00b      	beq.n	8004e6e <xPortStartScheduler+0xbe>
	__asm volatile
 8004e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e5a:	f383 8811 	msr	BASEPRI, r3
 8004e5e:	f3bf 8f6f 	isb	sy
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	60bb      	str	r3, [r7, #8]
}
 8004e68:	bf00      	nop
 8004e6a:	bf00      	nop
 8004e6c:	e7fd      	b.n	8004e6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	021b      	lsls	r3, r3, #8
 8004e74:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e78:	4b1b      	ldr	r3, [pc, #108]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e80:	4a19      	ldr	r2, [pc, #100]	@ (8004ee8 <xPortStartScheduler+0x138>)
 8004e82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	b2da      	uxtb	r2, r3
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e8c:	4b17      	ldr	r3, [pc, #92]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a16      	ldr	r2, [pc, #88]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e98:	4b14      	ldr	r3, [pc, #80]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a13      	ldr	r2, [pc, #76]	@ (8004eec <xPortStartScheduler+0x13c>)
 8004e9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ea2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ea4:	f000 f8da 	bl	800505c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ea8:	4b11      	ldr	r3, [pc, #68]	@ (8004ef0 <xPortStartScheduler+0x140>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004eae:	f000 f8f9 	bl	80050a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004eb2:	4b10      	ldr	r3, [pc, #64]	@ (8004ef4 <xPortStartScheduler+0x144>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8004ef4 <xPortStartScheduler+0x144>)
 8004eb8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004ebc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004ebe:	f7ff ff63 	bl	8004d88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ec2:	f7ff f83b 	bl	8003f3c <vTaskSwitchContext>
	prvTaskExitError();
 8004ec6:	f7ff ff19 	bl	8004cfc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004eca:	2300      	movs	r3, #0
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3718      	adds	r7, #24
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	e000ed00 	.word	0xe000ed00
 8004ed8:	410fc271 	.word	0x410fc271
 8004edc:	410fc270 	.word	0x410fc270
 8004ee0:	e000e400 	.word	0xe000e400
 8004ee4:	20000e4c 	.word	0x20000e4c
 8004ee8:	20000e50 	.word	0x20000e50
 8004eec:	e000ed20 	.word	0xe000ed20
 8004ef0:	2000000c 	.word	0x2000000c
 8004ef4:	e000ef34 	.word	0xe000ef34

08004ef8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f12:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	3301      	adds	r3, #1
 8004f18:	4a0e      	ldr	r2, [pc, #56]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f54 <vPortEnterCritical+0x5c>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d110      	bne.n	8004f46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f24:	4b0c      	ldr	r3, [pc, #48]	@ (8004f58 <vPortEnterCritical+0x60>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00b      	beq.n	8004f46 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f32:	f383 8811 	msr	BASEPRI, r3
 8004f36:	f3bf 8f6f 	isb	sy
 8004f3a:	f3bf 8f4f 	dsb	sy
 8004f3e:	603b      	str	r3, [r7, #0]
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	e7fd      	b.n	8004f42 <vPortEnterCritical+0x4a>
	}
}
 8004f46:	bf00      	nop
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	2000000c 	.word	0x2000000c
 8004f58:	e000ed04 	.word	0xe000ed04

08004f5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004f62:	4b12      	ldr	r3, [pc, #72]	@ (8004fac <vPortExitCritical+0x50>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <vPortExitCritical+0x26>
	__asm volatile
 8004f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6e:	f383 8811 	msr	BASEPRI, r3
 8004f72:	f3bf 8f6f 	isb	sy
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	607b      	str	r3, [r7, #4]
}
 8004f7c:	bf00      	nop
 8004f7e:	bf00      	nop
 8004f80:	e7fd      	b.n	8004f7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004f82:	4b0a      	ldr	r3, [pc, #40]	@ (8004fac <vPortExitCritical+0x50>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	4a08      	ldr	r2, [pc, #32]	@ (8004fac <vPortExitCritical+0x50>)
 8004f8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <vPortExitCritical+0x50>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d105      	bne.n	8004fa0 <vPortExitCritical+0x44>
 8004f94:	2300      	movs	r3, #0
 8004f96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f383 8811 	msr	BASEPRI, r3
}
 8004f9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr
 8004fac:	2000000c 	.word	0x2000000c

08004fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004fb0:	f3ef 8009 	mrs	r0, PSP
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	4b15      	ldr	r3, [pc, #84]	@ (8005010 <pxCurrentTCBConst>)
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	f01e 0f10 	tst.w	lr, #16
 8004fc0:	bf08      	it	eq
 8004fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fca:	6010      	str	r0, [r2, #0]
 8004fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004fd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004fd4:	f380 8811 	msr	BASEPRI, r0
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	f3bf 8f6f 	isb	sy
 8004fe0:	f7fe ffac 	bl	8003f3c <vTaskSwitchContext>
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f380 8811 	msr	BASEPRI, r0
 8004fec:	bc09      	pop	{r0, r3}
 8004fee:	6819      	ldr	r1, [r3, #0]
 8004ff0:	6808      	ldr	r0, [r1, #0]
 8004ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff6:	f01e 0f10 	tst.w	lr, #16
 8004ffa:	bf08      	it	eq
 8004ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005000:	f380 8809 	msr	PSP, r0
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	f3af 8000 	nop.w

08005010 <pxCurrentTCBConst>:
 8005010:	20000820 	.word	0x20000820
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005014:	bf00      	nop
 8005016:	bf00      	nop

08005018 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b082      	sub	sp, #8
 800501c:	af00      	add	r7, sp, #0
	__asm volatile
 800501e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	607b      	str	r3, [r7, #4]
}
 8005030:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005032:	f7fe fec9 	bl	8003dc8 <xTaskIncrementTick>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d003      	beq.n	8005044 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800503c:	4b06      	ldr	r3, [pc, #24]	@ (8005058 <xPortSysTickHandler+0x40>)
 800503e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	2300      	movs	r3, #0
 8005046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	f383 8811 	msr	BASEPRI, r3
}
 800504e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005050:	bf00      	nop
 8005052:	3708      	adds	r7, #8
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}
 8005058:	e000ed04 	.word	0xe000ed04

0800505c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005060:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <vPortSetupTimerInterrupt+0x34>)
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005066:	4b0b      	ldr	r3, [pc, #44]	@ (8005094 <vPortSetupTimerInterrupt+0x38>)
 8005068:	2200      	movs	r2, #0
 800506a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800506c:	4b0a      	ldr	r3, [pc, #40]	@ (8005098 <vPortSetupTimerInterrupt+0x3c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a0a      	ldr	r2, [pc, #40]	@ (800509c <vPortSetupTimerInterrupt+0x40>)
 8005072:	fba2 2303 	umull	r2, r3, r2, r3
 8005076:	099b      	lsrs	r3, r3, #6
 8005078:	4a09      	ldr	r2, [pc, #36]	@ (80050a0 <vPortSetupTimerInterrupt+0x44>)
 800507a:	3b01      	subs	r3, #1
 800507c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800507e:	4b04      	ldr	r3, [pc, #16]	@ (8005090 <vPortSetupTimerInterrupt+0x34>)
 8005080:	2207      	movs	r2, #7
 8005082:	601a      	str	r2, [r3, #0]
}
 8005084:	bf00      	nop
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	e000e010 	.word	0xe000e010
 8005094:	e000e018 	.word	0xe000e018
 8005098:	20000000 	.word	0x20000000
 800509c:	10624dd3 	.word	0x10624dd3
 80050a0:	e000e014 	.word	0xe000e014

080050a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80050b4 <vPortEnableVFP+0x10>
 80050a8:	6801      	ldr	r1, [r0, #0]
 80050aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050ae:	6001      	str	r1, [r0, #0]
 80050b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80050b2:	bf00      	nop
 80050b4:	e000ed88 	.word	0xe000ed88

080050b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80050be:	f3ef 8305 	mrs	r3, IPSR
 80050c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2b0f      	cmp	r3, #15
 80050c8:	d915      	bls.n	80050f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80050ca:	4a18      	ldr	r2, [pc, #96]	@ (800512c <vPortValidateInterruptPriority+0x74>)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4413      	add	r3, r2
 80050d0:	781b      	ldrb	r3, [r3, #0]
 80050d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80050d4:	4b16      	ldr	r3, [pc, #88]	@ (8005130 <vPortValidateInterruptPriority+0x78>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	7afa      	ldrb	r2, [r7, #11]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d20b      	bcs.n	80050f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80050de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e2:	f383 8811 	msr	BASEPRI, r3
 80050e6:	f3bf 8f6f 	isb	sy
 80050ea:	f3bf 8f4f 	dsb	sy
 80050ee:	607b      	str	r3, [r7, #4]
}
 80050f0:	bf00      	nop
 80050f2:	bf00      	nop
 80050f4:	e7fd      	b.n	80050f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80050f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005134 <vPortValidateInterruptPriority+0x7c>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80050fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005138 <vPortValidateInterruptPriority+0x80>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d90b      	bls.n	800511e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510a:	f383 8811 	msr	BASEPRI, r3
 800510e:	f3bf 8f6f 	isb	sy
 8005112:	f3bf 8f4f 	dsb	sy
 8005116:	603b      	str	r3, [r7, #0]
}
 8005118:	bf00      	nop
 800511a:	bf00      	nop
 800511c:	e7fd      	b.n	800511a <vPortValidateInterruptPriority+0x62>
	}
 800511e:	bf00      	nop
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	e000e3f0 	.word	0xe000e3f0
 8005130:	20000e4c 	.word	0x20000e4c
 8005134:	e000ed0c 	.word	0xe000ed0c
 8005138:	20000e50 	.word	0x20000e50

0800513c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b08a      	sub	sp, #40	@ 0x28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005148:	f7fe fd82 	bl	8003c50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800514c:	4b5c      	ldr	r3, [pc, #368]	@ (80052c0 <pvPortMalloc+0x184>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005154:	f000 f924 	bl	80053a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005158:	4b5a      	ldr	r3, [pc, #360]	@ (80052c4 <pvPortMalloc+0x188>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4013      	ands	r3, r2
 8005160:	2b00      	cmp	r3, #0
 8005162:	f040 8095 	bne.w	8005290 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d01e      	beq.n	80051aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800516c:	2208      	movs	r2, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4413      	add	r3, r2
 8005172:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	2b00      	cmp	r3, #0
 800517c:	d015      	beq.n	80051aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f023 0307 	bic.w	r3, r3, #7
 8005184:	3308      	adds	r3, #8
 8005186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00b      	beq.n	80051aa <pvPortMalloc+0x6e>
	__asm volatile
 8005192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005196:	f383 8811 	msr	BASEPRI, r3
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	f3bf 8f4f 	dsb	sy
 80051a2:	617b      	str	r3, [r7, #20]
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	e7fd      	b.n	80051a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d06f      	beq.n	8005290 <pvPortMalloc+0x154>
 80051b0:	4b45      	ldr	r3, [pc, #276]	@ (80052c8 <pvPortMalloc+0x18c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d86a      	bhi.n	8005290 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80051ba:	4b44      	ldr	r3, [pc, #272]	@ (80052cc <pvPortMalloc+0x190>)
 80051bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80051be:	4b43      	ldr	r3, [pc, #268]	@ (80052cc <pvPortMalloc+0x190>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051c4:	e004      	b.n	80051d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80051d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d903      	bls.n	80051e2 <pvPortMalloc+0xa6>
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d1f1      	bne.n	80051c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80051e2:	4b37      	ldr	r3, [pc, #220]	@ (80052c0 <pvPortMalloc+0x184>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d051      	beq.n	8005290 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2208      	movs	r2, #8
 80051f2:	4413      	add	r3, r2
 80051f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80051fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	1ad2      	subs	r2, r2, r3
 8005206:	2308      	movs	r3, #8
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	429a      	cmp	r2, r3
 800520c:	d920      	bls.n	8005250 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800520e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4413      	add	r3, r2
 8005214:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	f003 0307 	and.w	r3, r3, #7
 800521c:	2b00      	cmp	r3, #0
 800521e:	d00b      	beq.n	8005238 <pvPortMalloc+0xfc>
	__asm volatile
 8005220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005224:	f383 8811 	msr	BASEPRI, r3
 8005228:	f3bf 8f6f 	isb	sy
 800522c:	f3bf 8f4f 	dsb	sy
 8005230:	613b      	str	r3, [r7, #16]
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	e7fd      	b.n	8005234 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	1ad2      	subs	r2, r2, r3
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800524a:	69b8      	ldr	r0, [r7, #24]
 800524c:	f000 f90a 	bl	8005464 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005250:	4b1d      	ldr	r3, [pc, #116]	@ (80052c8 <pvPortMalloc+0x18c>)
 8005252:	681a      	ldr	r2, [r3, #0]
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	4a1b      	ldr	r2, [pc, #108]	@ (80052c8 <pvPortMalloc+0x18c>)
 800525c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800525e:	4b1a      	ldr	r3, [pc, #104]	@ (80052c8 <pvPortMalloc+0x18c>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4b1b      	ldr	r3, [pc, #108]	@ (80052d0 <pvPortMalloc+0x194>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	429a      	cmp	r2, r3
 8005268:	d203      	bcs.n	8005272 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800526a:	4b17      	ldr	r3, [pc, #92]	@ (80052c8 <pvPortMalloc+0x18c>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a18      	ldr	r2, [pc, #96]	@ (80052d0 <pvPortMalloc+0x194>)
 8005270:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005274:	685a      	ldr	r2, [r3, #4]
 8005276:	4b13      	ldr	r3, [pc, #76]	@ (80052c4 <pvPortMalloc+0x188>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	431a      	orrs	r2, r3
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005286:	4b13      	ldr	r3, [pc, #76]	@ (80052d4 <pvPortMalloc+0x198>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	3301      	adds	r3, #1
 800528c:	4a11      	ldr	r2, [pc, #68]	@ (80052d4 <pvPortMalloc+0x198>)
 800528e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005290:	f7fe fcec 	bl	8003c6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00b      	beq.n	80052b6 <pvPortMalloc+0x17a>
	__asm volatile
 800529e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	60fb      	str	r3, [r7, #12]
}
 80052b0:	bf00      	nop
 80052b2:	bf00      	nop
 80052b4:	e7fd      	b.n	80052b2 <pvPortMalloc+0x176>
	return pvReturn;
 80052b6:	69fb      	ldr	r3, [r7, #28]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3728      	adds	r7, #40	@ 0x28
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	20004a5c 	.word	0x20004a5c
 80052c4:	20004a70 	.word	0x20004a70
 80052c8:	20004a60 	.word	0x20004a60
 80052cc:	20004a54 	.word	0x20004a54
 80052d0:	20004a64 	.word	0x20004a64
 80052d4:	20004a68 	.word	0x20004a68

080052d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b086      	sub	sp, #24
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d04f      	beq.n	800538a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80052ea:	2308      	movs	r3, #8
 80052ec:	425b      	negs	r3, r3
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	4413      	add	r3, r2
 80052f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	4b25      	ldr	r3, [pc, #148]	@ (8005394 <vPortFree+0xbc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4013      	ands	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d10b      	bne.n	800531e <vPortFree+0x46>
	__asm volatile
 8005306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530a:	f383 8811 	msr	BASEPRI, r3
 800530e:	f3bf 8f6f 	isb	sy
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	60fb      	str	r3, [r7, #12]
}
 8005318:	bf00      	nop
 800531a:	bf00      	nop
 800531c:	e7fd      	b.n	800531a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00b      	beq.n	800533e <vPortFree+0x66>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	60bb      	str	r3, [r7, #8]
}
 8005338:	bf00      	nop
 800533a:	bf00      	nop
 800533c:	e7fd      	b.n	800533a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	685a      	ldr	r2, [r3, #4]
 8005342:	4b14      	ldr	r3, [pc, #80]	@ (8005394 <vPortFree+0xbc>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4013      	ands	r3, r2
 8005348:	2b00      	cmp	r3, #0
 800534a:	d01e      	beq.n	800538a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d11a      	bne.n	800538a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	4b0e      	ldr	r3, [pc, #56]	@ (8005394 <vPortFree+0xbc>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	43db      	mvns	r3, r3
 800535e:	401a      	ands	r2, r3
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005364:	f7fe fc74 	bl	8003c50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005368:	693b      	ldr	r3, [r7, #16]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	4b0a      	ldr	r3, [pc, #40]	@ (8005398 <vPortFree+0xc0>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4413      	add	r3, r2
 8005372:	4a09      	ldr	r2, [pc, #36]	@ (8005398 <vPortFree+0xc0>)
 8005374:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005376:	6938      	ldr	r0, [r7, #16]
 8005378:	f000 f874 	bl	8005464 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800537c:	4b07      	ldr	r3, [pc, #28]	@ (800539c <vPortFree+0xc4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3301      	adds	r3, #1
 8005382:	4a06      	ldr	r2, [pc, #24]	@ (800539c <vPortFree+0xc4>)
 8005384:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005386:	f7fe fc71 	bl	8003c6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800538a:	bf00      	nop
 800538c:	3718      	adds	r7, #24
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	20004a70 	.word	0x20004a70
 8005398:	20004a60 	.word	0x20004a60
 800539c:	20004a6c 	.word	0x20004a6c

080053a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80053aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053ac:	4b27      	ldr	r3, [pc, #156]	@ (800544c <prvHeapInit+0xac>)
 80053ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00c      	beq.n	80053d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	3307      	adds	r3, #7
 80053be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f023 0307 	bic.w	r3, r3, #7
 80053c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	4a1f      	ldr	r2, [pc, #124]	@ (800544c <prvHeapInit+0xac>)
 80053d0:	4413      	add	r3, r2
 80053d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80053d8:	4a1d      	ldr	r2, [pc, #116]	@ (8005450 <prvHeapInit+0xb0>)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80053de:	4b1c      	ldr	r3, [pc, #112]	@ (8005450 <prvHeapInit+0xb0>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	4413      	add	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80053ec:	2208      	movs	r2, #8
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0307 	bic.w	r3, r3, #7
 80053fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	4a15      	ldr	r2, [pc, #84]	@ (8005454 <prvHeapInit+0xb4>)
 8005400:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005402:	4b14      	ldr	r3, [pc, #80]	@ (8005454 <prvHeapInit+0xb4>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2200      	movs	r2, #0
 8005408:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800540a:	4b12      	ldr	r3, [pc, #72]	@ (8005454 <prvHeapInit+0xb4>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	68fa      	ldr	r2, [r7, #12]
 800541a:	1ad2      	subs	r2, r2, r3
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005420:	4b0c      	ldr	r3, [pc, #48]	@ (8005454 <prvHeapInit+0xb4>)
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	4a0a      	ldr	r2, [pc, #40]	@ (8005458 <prvHeapInit+0xb8>)
 800542e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4a09      	ldr	r2, [pc, #36]	@ (800545c <prvHeapInit+0xbc>)
 8005436:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005438:	4b09      	ldr	r3, [pc, #36]	@ (8005460 <prvHeapInit+0xc0>)
 800543a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800543e:	601a      	str	r2, [r3, #0]
}
 8005440:	bf00      	nop
 8005442:	3714      	adds	r7, #20
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	20000e54 	.word	0x20000e54
 8005450:	20004a54 	.word	0x20004a54
 8005454:	20004a5c 	.word	0x20004a5c
 8005458:	20004a64 	.word	0x20004a64
 800545c:	20004a60 	.word	0x20004a60
 8005460:	20004a70 	.word	0x20004a70

08005464 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800546c:	4b28      	ldr	r3, [pc, #160]	@ (8005510 <prvInsertBlockIntoFreeList+0xac>)
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	e002      	b.n	8005478 <prvInsertBlockIntoFreeList+0x14>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	429a      	cmp	r2, r3
 8005480:	d8f7      	bhi.n	8005472 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	4413      	add	r3, r2
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d108      	bne.n	80054a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	685a      	ldr	r2, [r3, #4]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	441a      	add	r2, r3
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	68ba      	ldr	r2, [r7, #8]
 80054b0:	441a      	add	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d118      	bne.n	80054ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	4b15      	ldr	r3, [pc, #84]	@ (8005514 <prvInsertBlockIntoFreeList+0xb0>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d00d      	beq.n	80054e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685a      	ldr	r2, [r3, #4]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	441a      	add	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	e008      	b.n	80054f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80054e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005514 <prvInsertBlockIntoFreeList+0xb0>)
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e003      	b.n	80054f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d002      	beq.n	8005502 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005502:	bf00      	nop
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
 800550e:	bf00      	nop
 8005510:	20004a54 	.word	0x20004a54
 8005514:	20004a5c 	.word	0x20004a5c

08005518 <_vsniprintf_r>:
 8005518:	b530      	push	{r4, r5, lr}
 800551a:	4614      	mov	r4, r2
 800551c:	2c00      	cmp	r4, #0
 800551e:	b09b      	sub	sp, #108	@ 0x6c
 8005520:	4605      	mov	r5, r0
 8005522:	461a      	mov	r2, r3
 8005524:	da05      	bge.n	8005532 <_vsniprintf_r+0x1a>
 8005526:	238b      	movs	r3, #139	@ 0x8b
 8005528:	6003      	str	r3, [r0, #0]
 800552a:	f04f 30ff 	mov.w	r0, #4294967295
 800552e:	b01b      	add	sp, #108	@ 0x6c
 8005530:	bd30      	pop	{r4, r5, pc}
 8005532:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005536:	f8ad 300c 	strh.w	r3, [sp, #12]
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	9319      	str	r3, [sp, #100]	@ 0x64
 8005540:	bf14      	ite	ne
 8005542:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005546:	4623      	moveq	r3, r4
 8005548:	9302      	str	r3, [sp, #8]
 800554a:	9305      	str	r3, [sp, #20]
 800554c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005550:	9100      	str	r1, [sp, #0]
 8005552:	9104      	str	r1, [sp, #16]
 8005554:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005558:	4669      	mov	r1, sp
 800555a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800555c:	f000 f9ae 	bl	80058bc <_svfiprintf_r>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	bfbc      	itt	lt
 8005564:	238b      	movlt	r3, #139	@ 0x8b
 8005566:	602b      	strlt	r3, [r5, #0]
 8005568:	2c00      	cmp	r4, #0
 800556a:	d0e0      	beq.n	800552e <_vsniprintf_r+0x16>
 800556c:	9b00      	ldr	r3, [sp, #0]
 800556e:	2200      	movs	r2, #0
 8005570:	701a      	strb	r2, [r3, #0]
 8005572:	e7dc      	b.n	800552e <_vsniprintf_r+0x16>

08005574 <vsniprintf>:
 8005574:	b507      	push	{r0, r1, r2, lr}
 8005576:	9300      	str	r3, [sp, #0]
 8005578:	4613      	mov	r3, r2
 800557a:	460a      	mov	r2, r1
 800557c:	4601      	mov	r1, r0
 800557e:	4803      	ldr	r0, [pc, #12]	@ (800558c <vsniprintf+0x18>)
 8005580:	6800      	ldr	r0, [r0, #0]
 8005582:	f7ff ffc9 	bl	8005518 <_vsniprintf_r>
 8005586:	b003      	add	sp, #12
 8005588:	f85d fb04 	ldr.w	pc, [sp], #4
 800558c:	20000010 	.word	0x20000010

08005590 <memset>:
 8005590:	4402      	add	r2, r0
 8005592:	4603      	mov	r3, r0
 8005594:	4293      	cmp	r3, r2
 8005596:	d100      	bne.n	800559a <memset+0xa>
 8005598:	4770      	bx	lr
 800559a:	f803 1b01 	strb.w	r1, [r3], #1
 800559e:	e7f9      	b.n	8005594 <memset+0x4>

080055a0 <__errno>:
 80055a0:	4b01      	ldr	r3, [pc, #4]	@ (80055a8 <__errno+0x8>)
 80055a2:	6818      	ldr	r0, [r3, #0]
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20000010 	.word	0x20000010

080055ac <__libc_init_array>:
 80055ac:	b570      	push	{r4, r5, r6, lr}
 80055ae:	4d0d      	ldr	r5, [pc, #52]	@ (80055e4 <__libc_init_array+0x38>)
 80055b0:	4c0d      	ldr	r4, [pc, #52]	@ (80055e8 <__libc_init_array+0x3c>)
 80055b2:	1b64      	subs	r4, r4, r5
 80055b4:	10a4      	asrs	r4, r4, #2
 80055b6:	2600      	movs	r6, #0
 80055b8:	42a6      	cmp	r6, r4
 80055ba:	d109      	bne.n	80055d0 <__libc_init_array+0x24>
 80055bc:	4d0b      	ldr	r5, [pc, #44]	@ (80055ec <__libc_init_array+0x40>)
 80055be:	4c0c      	ldr	r4, [pc, #48]	@ (80055f0 <__libc_init_array+0x44>)
 80055c0:	f000 fc64 	bl	8005e8c <_init>
 80055c4:	1b64      	subs	r4, r4, r5
 80055c6:	10a4      	asrs	r4, r4, #2
 80055c8:	2600      	movs	r6, #0
 80055ca:	42a6      	cmp	r6, r4
 80055cc:	d105      	bne.n	80055da <__libc_init_array+0x2e>
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
 80055d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d4:	4798      	blx	r3
 80055d6:	3601      	adds	r6, #1
 80055d8:	e7ee      	b.n	80055b8 <__libc_init_array+0xc>
 80055da:	f855 3b04 	ldr.w	r3, [r5], #4
 80055de:	4798      	blx	r3
 80055e0:	3601      	adds	r6, #1
 80055e2:	e7f2      	b.n	80055ca <__libc_init_array+0x1e>
 80055e4:	08005f58 	.word	0x08005f58
 80055e8:	08005f58 	.word	0x08005f58
 80055ec:	08005f58 	.word	0x08005f58
 80055f0:	08005f5c 	.word	0x08005f5c

080055f4 <__retarget_lock_acquire_recursive>:
 80055f4:	4770      	bx	lr

080055f6 <__retarget_lock_release_recursive>:
 80055f6:	4770      	bx	lr

080055f8 <memcpy>:
 80055f8:	440a      	add	r2, r1
 80055fa:	4291      	cmp	r1, r2
 80055fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005600:	d100      	bne.n	8005604 <memcpy+0xc>
 8005602:	4770      	bx	lr
 8005604:	b510      	push	{r4, lr}
 8005606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800560a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800560e:	4291      	cmp	r1, r2
 8005610:	d1f9      	bne.n	8005606 <memcpy+0xe>
 8005612:	bd10      	pop	{r4, pc}

08005614 <_free_r>:
 8005614:	b538      	push	{r3, r4, r5, lr}
 8005616:	4605      	mov	r5, r0
 8005618:	2900      	cmp	r1, #0
 800561a:	d041      	beq.n	80056a0 <_free_r+0x8c>
 800561c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005620:	1f0c      	subs	r4, r1, #4
 8005622:	2b00      	cmp	r3, #0
 8005624:	bfb8      	it	lt
 8005626:	18e4      	addlt	r4, r4, r3
 8005628:	f000 f8e0 	bl	80057ec <__malloc_lock>
 800562c:	4a1d      	ldr	r2, [pc, #116]	@ (80056a4 <_free_r+0x90>)
 800562e:	6813      	ldr	r3, [r2, #0]
 8005630:	b933      	cbnz	r3, 8005640 <_free_r+0x2c>
 8005632:	6063      	str	r3, [r4, #4]
 8005634:	6014      	str	r4, [r2, #0]
 8005636:	4628      	mov	r0, r5
 8005638:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800563c:	f000 b8dc 	b.w	80057f8 <__malloc_unlock>
 8005640:	42a3      	cmp	r3, r4
 8005642:	d908      	bls.n	8005656 <_free_r+0x42>
 8005644:	6820      	ldr	r0, [r4, #0]
 8005646:	1821      	adds	r1, r4, r0
 8005648:	428b      	cmp	r3, r1
 800564a:	bf01      	itttt	eq
 800564c:	6819      	ldreq	r1, [r3, #0]
 800564e:	685b      	ldreq	r3, [r3, #4]
 8005650:	1809      	addeq	r1, r1, r0
 8005652:	6021      	streq	r1, [r4, #0]
 8005654:	e7ed      	b.n	8005632 <_free_r+0x1e>
 8005656:	461a      	mov	r2, r3
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	b10b      	cbz	r3, 8005660 <_free_r+0x4c>
 800565c:	42a3      	cmp	r3, r4
 800565e:	d9fa      	bls.n	8005656 <_free_r+0x42>
 8005660:	6811      	ldr	r1, [r2, #0]
 8005662:	1850      	adds	r0, r2, r1
 8005664:	42a0      	cmp	r0, r4
 8005666:	d10b      	bne.n	8005680 <_free_r+0x6c>
 8005668:	6820      	ldr	r0, [r4, #0]
 800566a:	4401      	add	r1, r0
 800566c:	1850      	adds	r0, r2, r1
 800566e:	4283      	cmp	r3, r0
 8005670:	6011      	str	r1, [r2, #0]
 8005672:	d1e0      	bne.n	8005636 <_free_r+0x22>
 8005674:	6818      	ldr	r0, [r3, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	6053      	str	r3, [r2, #4]
 800567a:	4408      	add	r0, r1
 800567c:	6010      	str	r0, [r2, #0]
 800567e:	e7da      	b.n	8005636 <_free_r+0x22>
 8005680:	d902      	bls.n	8005688 <_free_r+0x74>
 8005682:	230c      	movs	r3, #12
 8005684:	602b      	str	r3, [r5, #0]
 8005686:	e7d6      	b.n	8005636 <_free_r+0x22>
 8005688:	6820      	ldr	r0, [r4, #0]
 800568a:	1821      	adds	r1, r4, r0
 800568c:	428b      	cmp	r3, r1
 800568e:	bf04      	itt	eq
 8005690:	6819      	ldreq	r1, [r3, #0]
 8005692:	685b      	ldreq	r3, [r3, #4]
 8005694:	6063      	str	r3, [r4, #4]
 8005696:	bf04      	itt	eq
 8005698:	1809      	addeq	r1, r1, r0
 800569a:	6021      	streq	r1, [r4, #0]
 800569c:	6054      	str	r4, [r2, #4]
 800569e:	e7ca      	b.n	8005636 <_free_r+0x22>
 80056a0:	bd38      	pop	{r3, r4, r5, pc}
 80056a2:	bf00      	nop
 80056a4:	20004bb8 	.word	0x20004bb8

080056a8 <sbrk_aligned>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	4e0f      	ldr	r6, [pc, #60]	@ (80056e8 <sbrk_aligned+0x40>)
 80056ac:	460c      	mov	r4, r1
 80056ae:	6831      	ldr	r1, [r6, #0]
 80056b0:	4605      	mov	r5, r0
 80056b2:	b911      	cbnz	r1, 80056ba <sbrk_aligned+0x12>
 80056b4:	f000 fba4 	bl	8005e00 <_sbrk_r>
 80056b8:	6030      	str	r0, [r6, #0]
 80056ba:	4621      	mov	r1, r4
 80056bc:	4628      	mov	r0, r5
 80056be:	f000 fb9f 	bl	8005e00 <_sbrk_r>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	d103      	bne.n	80056ce <sbrk_aligned+0x26>
 80056c6:	f04f 34ff 	mov.w	r4, #4294967295
 80056ca:	4620      	mov	r0, r4
 80056cc:	bd70      	pop	{r4, r5, r6, pc}
 80056ce:	1cc4      	adds	r4, r0, #3
 80056d0:	f024 0403 	bic.w	r4, r4, #3
 80056d4:	42a0      	cmp	r0, r4
 80056d6:	d0f8      	beq.n	80056ca <sbrk_aligned+0x22>
 80056d8:	1a21      	subs	r1, r4, r0
 80056da:	4628      	mov	r0, r5
 80056dc:	f000 fb90 	bl	8005e00 <_sbrk_r>
 80056e0:	3001      	adds	r0, #1
 80056e2:	d1f2      	bne.n	80056ca <sbrk_aligned+0x22>
 80056e4:	e7ef      	b.n	80056c6 <sbrk_aligned+0x1e>
 80056e6:	bf00      	nop
 80056e8:	20004bb4 	.word	0x20004bb4

080056ec <_malloc_r>:
 80056ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056f0:	1ccd      	adds	r5, r1, #3
 80056f2:	f025 0503 	bic.w	r5, r5, #3
 80056f6:	3508      	adds	r5, #8
 80056f8:	2d0c      	cmp	r5, #12
 80056fa:	bf38      	it	cc
 80056fc:	250c      	movcc	r5, #12
 80056fe:	2d00      	cmp	r5, #0
 8005700:	4606      	mov	r6, r0
 8005702:	db01      	blt.n	8005708 <_malloc_r+0x1c>
 8005704:	42a9      	cmp	r1, r5
 8005706:	d904      	bls.n	8005712 <_malloc_r+0x26>
 8005708:	230c      	movs	r3, #12
 800570a:	6033      	str	r3, [r6, #0]
 800570c:	2000      	movs	r0, #0
 800570e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057e8 <_malloc_r+0xfc>
 8005716:	f000 f869 	bl	80057ec <__malloc_lock>
 800571a:	f8d8 3000 	ldr.w	r3, [r8]
 800571e:	461c      	mov	r4, r3
 8005720:	bb44      	cbnz	r4, 8005774 <_malloc_r+0x88>
 8005722:	4629      	mov	r1, r5
 8005724:	4630      	mov	r0, r6
 8005726:	f7ff ffbf 	bl	80056a8 <sbrk_aligned>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	4604      	mov	r4, r0
 800572e:	d158      	bne.n	80057e2 <_malloc_r+0xf6>
 8005730:	f8d8 4000 	ldr.w	r4, [r8]
 8005734:	4627      	mov	r7, r4
 8005736:	2f00      	cmp	r7, #0
 8005738:	d143      	bne.n	80057c2 <_malloc_r+0xd6>
 800573a:	2c00      	cmp	r4, #0
 800573c:	d04b      	beq.n	80057d6 <_malloc_r+0xea>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	4639      	mov	r1, r7
 8005742:	4630      	mov	r0, r6
 8005744:	eb04 0903 	add.w	r9, r4, r3
 8005748:	f000 fb5a 	bl	8005e00 <_sbrk_r>
 800574c:	4581      	cmp	r9, r0
 800574e:	d142      	bne.n	80057d6 <_malloc_r+0xea>
 8005750:	6821      	ldr	r1, [r4, #0]
 8005752:	1a6d      	subs	r5, r5, r1
 8005754:	4629      	mov	r1, r5
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff ffa6 	bl	80056a8 <sbrk_aligned>
 800575c:	3001      	adds	r0, #1
 800575e:	d03a      	beq.n	80057d6 <_malloc_r+0xea>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	442b      	add	r3, r5
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	f8d8 3000 	ldr.w	r3, [r8]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	bb62      	cbnz	r2, 80057c8 <_malloc_r+0xdc>
 800576e:	f8c8 7000 	str.w	r7, [r8]
 8005772:	e00f      	b.n	8005794 <_malloc_r+0xa8>
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	1b52      	subs	r2, r2, r5
 8005778:	d420      	bmi.n	80057bc <_malloc_r+0xd0>
 800577a:	2a0b      	cmp	r2, #11
 800577c:	d917      	bls.n	80057ae <_malloc_r+0xc2>
 800577e:	1961      	adds	r1, r4, r5
 8005780:	42a3      	cmp	r3, r4
 8005782:	6025      	str	r5, [r4, #0]
 8005784:	bf18      	it	ne
 8005786:	6059      	strne	r1, [r3, #4]
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	bf08      	it	eq
 800578c:	f8c8 1000 	streq.w	r1, [r8]
 8005790:	5162      	str	r2, [r4, r5]
 8005792:	604b      	str	r3, [r1, #4]
 8005794:	4630      	mov	r0, r6
 8005796:	f000 f82f 	bl	80057f8 <__malloc_unlock>
 800579a:	f104 000b 	add.w	r0, r4, #11
 800579e:	1d23      	adds	r3, r4, #4
 80057a0:	f020 0007 	bic.w	r0, r0, #7
 80057a4:	1ac2      	subs	r2, r0, r3
 80057a6:	bf1c      	itt	ne
 80057a8:	1a1b      	subne	r3, r3, r0
 80057aa:	50a3      	strne	r3, [r4, r2]
 80057ac:	e7af      	b.n	800570e <_malloc_r+0x22>
 80057ae:	6862      	ldr	r2, [r4, #4]
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	bf0c      	ite	eq
 80057b4:	f8c8 2000 	streq.w	r2, [r8]
 80057b8:	605a      	strne	r2, [r3, #4]
 80057ba:	e7eb      	b.n	8005794 <_malloc_r+0xa8>
 80057bc:	4623      	mov	r3, r4
 80057be:	6864      	ldr	r4, [r4, #4]
 80057c0:	e7ae      	b.n	8005720 <_malloc_r+0x34>
 80057c2:	463c      	mov	r4, r7
 80057c4:	687f      	ldr	r7, [r7, #4]
 80057c6:	e7b6      	b.n	8005736 <_malloc_r+0x4a>
 80057c8:	461a      	mov	r2, r3
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	d1fb      	bne.n	80057c8 <_malloc_r+0xdc>
 80057d0:	2300      	movs	r3, #0
 80057d2:	6053      	str	r3, [r2, #4]
 80057d4:	e7de      	b.n	8005794 <_malloc_r+0xa8>
 80057d6:	230c      	movs	r3, #12
 80057d8:	6033      	str	r3, [r6, #0]
 80057da:	4630      	mov	r0, r6
 80057dc:	f000 f80c 	bl	80057f8 <__malloc_unlock>
 80057e0:	e794      	b.n	800570c <_malloc_r+0x20>
 80057e2:	6005      	str	r5, [r0, #0]
 80057e4:	e7d6      	b.n	8005794 <_malloc_r+0xa8>
 80057e6:	bf00      	nop
 80057e8:	20004bb8 	.word	0x20004bb8

080057ec <__malloc_lock>:
 80057ec:	4801      	ldr	r0, [pc, #4]	@ (80057f4 <__malloc_lock+0x8>)
 80057ee:	f7ff bf01 	b.w	80055f4 <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	20004bb0 	.word	0x20004bb0

080057f8 <__malloc_unlock>:
 80057f8:	4801      	ldr	r0, [pc, #4]	@ (8005800 <__malloc_unlock+0x8>)
 80057fa:	f7ff befc 	b.w	80055f6 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	20004bb0 	.word	0x20004bb0

08005804 <__ssputs_r>:
 8005804:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005808:	688e      	ldr	r6, [r1, #8]
 800580a:	461f      	mov	r7, r3
 800580c:	42be      	cmp	r6, r7
 800580e:	680b      	ldr	r3, [r1, #0]
 8005810:	4682      	mov	sl, r0
 8005812:	460c      	mov	r4, r1
 8005814:	4690      	mov	r8, r2
 8005816:	d82d      	bhi.n	8005874 <__ssputs_r+0x70>
 8005818:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800581c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005820:	d026      	beq.n	8005870 <__ssputs_r+0x6c>
 8005822:	6965      	ldr	r5, [r4, #20]
 8005824:	6909      	ldr	r1, [r1, #16]
 8005826:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800582a:	eba3 0901 	sub.w	r9, r3, r1
 800582e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005832:	1c7b      	adds	r3, r7, #1
 8005834:	444b      	add	r3, r9
 8005836:	106d      	asrs	r5, r5, #1
 8005838:	429d      	cmp	r5, r3
 800583a:	bf38      	it	cc
 800583c:	461d      	movcc	r5, r3
 800583e:	0553      	lsls	r3, r2, #21
 8005840:	d527      	bpl.n	8005892 <__ssputs_r+0x8e>
 8005842:	4629      	mov	r1, r5
 8005844:	f7ff ff52 	bl	80056ec <_malloc_r>
 8005848:	4606      	mov	r6, r0
 800584a:	b360      	cbz	r0, 80058a6 <__ssputs_r+0xa2>
 800584c:	6921      	ldr	r1, [r4, #16]
 800584e:	464a      	mov	r2, r9
 8005850:	f7ff fed2 	bl	80055f8 <memcpy>
 8005854:	89a3      	ldrh	r3, [r4, #12]
 8005856:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800585a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800585e:	81a3      	strh	r3, [r4, #12]
 8005860:	6126      	str	r6, [r4, #16]
 8005862:	6165      	str	r5, [r4, #20]
 8005864:	444e      	add	r6, r9
 8005866:	eba5 0509 	sub.w	r5, r5, r9
 800586a:	6026      	str	r6, [r4, #0]
 800586c:	60a5      	str	r5, [r4, #8]
 800586e:	463e      	mov	r6, r7
 8005870:	42be      	cmp	r6, r7
 8005872:	d900      	bls.n	8005876 <__ssputs_r+0x72>
 8005874:	463e      	mov	r6, r7
 8005876:	6820      	ldr	r0, [r4, #0]
 8005878:	4632      	mov	r2, r6
 800587a:	4641      	mov	r1, r8
 800587c:	f000 faa6 	bl	8005dcc <memmove>
 8005880:	68a3      	ldr	r3, [r4, #8]
 8005882:	1b9b      	subs	r3, r3, r6
 8005884:	60a3      	str	r3, [r4, #8]
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	4433      	add	r3, r6
 800588a:	6023      	str	r3, [r4, #0]
 800588c:	2000      	movs	r0, #0
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	462a      	mov	r2, r5
 8005894:	f000 fac4 	bl	8005e20 <_realloc_r>
 8005898:	4606      	mov	r6, r0
 800589a:	2800      	cmp	r0, #0
 800589c:	d1e0      	bne.n	8005860 <__ssputs_r+0x5c>
 800589e:	6921      	ldr	r1, [r4, #16]
 80058a0:	4650      	mov	r0, sl
 80058a2:	f7ff feb7 	bl	8005614 <_free_r>
 80058a6:	230c      	movs	r3, #12
 80058a8:	f8ca 3000 	str.w	r3, [sl]
 80058ac:	89a3      	ldrh	r3, [r4, #12]
 80058ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058b2:	81a3      	strh	r3, [r4, #12]
 80058b4:	f04f 30ff 	mov.w	r0, #4294967295
 80058b8:	e7e9      	b.n	800588e <__ssputs_r+0x8a>
	...

080058bc <_svfiprintf_r>:
 80058bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058c0:	4698      	mov	r8, r3
 80058c2:	898b      	ldrh	r3, [r1, #12]
 80058c4:	061b      	lsls	r3, r3, #24
 80058c6:	b09d      	sub	sp, #116	@ 0x74
 80058c8:	4607      	mov	r7, r0
 80058ca:	460d      	mov	r5, r1
 80058cc:	4614      	mov	r4, r2
 80058ce:	d510      	bpl.n	80058f2 <_svfiprintf_r+0x36>
 80058d0:	690b      	ldr	r3, [r1, #16]
 80058d2:	b973      	cbnz	r3, 80058f2 <_svfiprintf_r+0x36>
 80058d4:	2140      	movs	r1, #64	@ 0x40
 80058d6:	f7ff ff09 	bl	80056ec <_malloc_r>
 80058da:	6028      	str	r0, [r5, #0]
 80058dc:	6128      	str	r0, [r5, #16]
 80058de:	b930      	cbnz	r0, 80058ee <_svfiprintf_r+0x32>
 80058e0:	230c      	movs	r3, #12
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	f04f 30ff 	mov.w	r0, #4294967295
 80058e8:	b01d      	add	sp, #116	@ 0x74
 80058ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ee:	2340      	movs	r3, #64	@ 0x40
 80058f0:	616b      	str	r3, [r5, #20]
 80058f2:	2300      	movs	r3, #0
 80058f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058f6:	2320      	movs	r3, #32
 80058f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8005900:	2330      	movs	r3, #48	@ 0x30
 8005902:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005aa0 <_svfiprintf_r+0x1e4>
 8005906:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800590a:	f04f 0901 	mov.w	r9, #1
 800590e:	4623      	mov	r3, r4
 8005910:	469a      	mov	sl, r3
 8005912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005916:	b10a      	cbz	r2, 800591c <_svfiprintf_r+0x60>
 8005918:	2a25      	cmp	r2, #37	@ 0x25
 800591a:	d1f9      	bne.n	8005910 <_svfiprintf_r+0x54>
 800591c:	ebba 0b04 	subs.w	fp, sl, r4
 8005920:	d00b      	beq.n	800593a <_svfiprintf_r+0x7e>
 8005922:	465b      	mov	r3, fp
 8005924:	4622      	mov	r2, r4
 8005926:	4629      	mov	r1, r5
 8005928:	4638      	mov	r0, r7
 800592a:	f7ff ff6b 	bl	8005804 <__ssputs_r>
 800592e:	3001      	adds	r0, #1
 8005930:	f000 80a7 	beq.w	8005a82 <_svfiprintf_r+0x1c6>
 8005934:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005936:	445a      	add	r2, fp
 8005938:	9209      	str	r2, [sp, #36]	@ 0x24
 800593a:	f89a 3000 	ldrb.w	r3, [sl]
 800593e:	2b00      	cmp	r3, #0
 8005940:	f000 809f 	beq.w	8005a82 <_svfiprintf_r+0x1c6>
 8005944:	2300      	movs	r3, #0
 8005946:	f04f 32ff 	mov.w	r2, #4294967295
 800594a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800594e:	f10a 0a01 	add.w	sl, sl, #1
 8005952:	9304      	str	r3, [sp, #16]
 8005954:	9307      	str	r3, [sp, #28]
 8005956:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800595a:	931a      	str	r3, [sp, #104]	@ 0x68
 800595c:	4654      	mov	r4, sl
 800595e:	2205      	movs	r2, #5
 8005960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005964:	484e      	ldr	r0, [pc, #312]	@ (8005aa0 <_svfiprintf_r+0x1e4>)
 8005966:	f7fa fc5b 	bl	8000220 <memchr>
 800596a:	9a04      	ldr	r2, [sp, #16]
 800596c:	b9d8      	cbnz	r0, 80059a6 <_svfiprintf_r+0xea>
 800596e:	06d0      	lsls	r0, r2, #27
 8005970:	bf44      	itt	mi
 8005972:	2320      	movmi	r3, #32
 8005974:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005978:	0711      	lsls	r1, r2, #28
 800597a:	bf44      	itt	mi
 800597c:	232b      	movmi	r3, #43	@ 0x2b
 800597e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005982:	f89a 3000 	ldrb.w	r3, [sl]
 8005986:	2b2a      	cmp	r3, #42	@ 0x2a
 8005988:	d015      	beq.n	80059b6 <_svfiprintf_r+0xfa>
 800598a:	9a07      	ldr	r2, [sp, #28]
 800598c:	4654      	mov	r4, sl
 800598e:	2000      	movs	r0, #0
 8005990:	f04f 0c0a 	mov.w	ip, #10
 8005994:	4621      	mov	r1, r4
 8005996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800599a:	3b30      	subs	r3, #48	@ 0x30
 800599c:	2b09      	cmp	r3, #9
 800599e:	d94b      	bls.n	8005a38 <_svfiprintf_r+0x17c>
 80059a0:	b1b0      	cbz	r0, 80059d0 <_svfiprintf_r+0x114>
 80059a2:	9207      	str	r2, [sp, #28]
 80059a4:	e014      	b.n	80059d0 <_svfiprintf_r+0x114>
 80059a6:	eba0 0308 	sub.w	r3, r0, r8
 80059aa:	fa09 f303 	lsl.w	r3, r9, r3
 80059ae:	4313      	orrs	r3, r2
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	46a2      	mov	sl, r4
 80059b4:	e7d2      	b.n	800595c <_svfiprintf_r+0xa0>
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	1d19      	adds	r1, r3, #4
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	9103      	str	r1, [sp, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	bfbb      	ittet	lt
 80059c2:	425b      	neglt	r3, r3
 80059c4:	f042 0202 	orrlt.w	r2, r2, #2
 80059c8:	9307      	strge	r3, [sp, #28]
 80059ca:	9307      	strlt	r3, [sp, #28]
 80059cc:	bfb8      	it	lt
 80059ce:	9204      	strlt	r2, [sp, #16]
 80059d0:	7823      	ldrb	r3, [r4, #0]
 80059d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80059d4:	d10a      	bne.n	80059ec <_svfiprintf_r+0x130>
 80059d6:	7863      	ldrb	r3, [r4, #1]
 80059d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80059da:	d132      	bne.n	8005a42 <_svfiprintf_r+0x186>
 80059dc:	9b03      	ldr	r3, [sp, #12]
 80059de:	1d1a      	adds	r2, r3, #4
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	9203      	str	r2, [sp, #12]
 80059e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059e8:	3402      	adds	r4, #2
 80059ea:	9305      	str	r3, [sp, #20]
 80059ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005ab0 <_svfiprintf_r+0x1f4>
 80059f0:	7821      	ldrb	r1, [r4, #0]
 80059f2:	2203      	movs	r2, #3
 80059f4:	4650      	mov	r0, sl
 80059f6:	f7fa fc13 	bl	8000220 <memchr>
 80059fa:	b138      	cbz	r0, 8005a0c <_svfiprintf_r+0x150>
 80059fc:	9b04      	ldr	r3, [sp, #16]
 80059fe:	eba0 000a 	sub.w	r0, r0, sl
 8005a02:	2240      	movs	r2, #64	@ 0x40
 8005a04:	4082      	lsls	r2, r0
 8005a06:	4313      	orrs	r3, r2
 8005a08:	3401      	adds	r4, #1
 8005a0a:	9304      	str	r3, [sp, #16]
 8005a0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a10:	4824      	ldr	r0, [pc, #144]	@ (8005aa4 <_svfiprintf_r+0x1e8>)
 8005a12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a16:	2206      	movs	r2, #6
 8005a18:	f7fa fc02 	bl	8000220 <memchr>
 8005a1c:	2800      	cmp	r0, #0
 8005a1e:	d036      	beq.n	8005a8e <_svfiprintf_r+0x1d2>
 8005a20:	4b21      	ldr	r3, [pc, #132]	@ (8005aa8 <_svfiprintf_r+0x1ec>)
 8005a22:	bb1b      	cbnz	r3, 8005a6c <_svfiprintf_r+0x1b0>
 8005a24:	9b03      	ldr	r3, [sp, #12]
 8005a26:	3307      	adds	r3, #7
 8005a28:	f023 0307 	bic.w	r3, r3, #7
 8005a2c:	3308      	adds	r3, #8
 8005a2e:	9303      	str	r3, [sp, #12]
 8005a30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a32:	4433      	add	r3, r6
 8005a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a36:	e76a      	b.n	800590e <_svfiprintf_r+0x52>
 8005a38:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a3c:	460c      	mov	r4, r1
 8005a3e:	2001      	movs	r0, #1
 8005a40:	e7a8      	b.n	8005994 <_svfiprintf_r+0xd8>
 8005a42:	2300      	movs	r3, #0
 8005a44:	3401      	adds	r4, #1
 8005a46:	9305      	str	r3, [sp, #20]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	f04f 0c0a 	mov.w	ip, #10
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a54:	3a30      	subs	r2, #48	@ 0x30
 8005a56:	2a09      	cmp	r2, #9
 8005a58:	d903      	bls.n	8005a62 <_svfiprintf_r+0x1a6>
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d0c6      	beq.n	80059ec <_svfiprintf_r+0x130>
 8005a5e:	9105      	str	r1, [sp, #20]
 8005a60:	e7c4      	b.n	80059ec <_svfiprintf_r+0x130>
 8005a62:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a66:	4604      	mov	r4, r0
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e7f0      	b.n	8005a4e <_svfiprintf_r+0x192>
 8005a6c:	ab03      	add	r3, sp, #12
 8005a6e:	9300      	str	r3, [sp, #0]
 8005a70:	462a      	mov	r2, r5
 8005a72:	4b0e      	ldr	r3, [pc, #56]	@ (8005aac <_svfiprintf_r+0x1f0>)
 8005a74:	a904      	add	r1, sp, #16
 8005a76:	4638      	mov	r0, r7
 8005a78:	f3af 8000 	nop.w
 8005a7c:	1c42      	adds	r2, r0, #1
 8005a7e:	4606      	mov	r6, r0
 8005a80:	d1d6      	bne.n	8005a30 <_svfiprintf_r+0x174>
 8005a82:	89ab      	ldrh	r3, [r5, #12]
 8005a84:	065b      	lsls	r3, r3, #25
 8005a86:	f53f af2d 	bmi.w	80058e4 <_svfiprintf_r+0x28>
 8005a8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a8c:	e72c      	b.n	80058e8 <_svfiprintf_r+0x2c>
 8005a8e:	ab03      	add	r3, sp, #12
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	462a      	mov	r2, r5
 8005a94:	4b05      	ldr	r3, [pc, #20]	@ (8005aac <_svfiprintf_r+0x1f0>)
 8005a96:	a904      	add	r1, sp, #16
 8005a98:	4638      	mov	r0, r7
 8005a9a:	f000 f879 	bl	8005b90 <_printf_i>
 8005a9e:	e7ed      	b.n	8005a7c <_svfiprintf_r+0x1c0>
 8005aa0:	08005f1c 	.word	0x08005f1c
 8005aa4:	08005f26 	.word	0x08005f26
 8005aa8:	00000000 	.word	0x00000000
 8005aac:	08005805 	.word	0x08005805
 8005ab0:	08005f22 	.word	0x08005f22

08005ab4 <_printf_common>:
 8005ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ab8:	4616      	mov	r6, r2
 8005aba:	4698      	mov	r8, r3
 8005abc:	688a      	ldr	r2, [r1, #8]
 8005abe:	690b      	ldr	r3, [r1, #16]
 8005ac0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	bfb8      	it	lt
 8005ac8:	4613      	movlt	r3, r2
 8005aca:	6033      	str	r3, [r6, #0]
 8005acc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ad0:	4607      	mov	r7, r0
 8005ad2:	460c      	mov	r4, r1
 8005ad4:	b10a      	cbz	r2, 8005ada <_printf_common+0x26>
 8005ad6:	3301      	adds	r3, #1
 8005ad8:	6033      	str	r3, [r6, #0]
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	0699      	lsls	r1, r3, #26
 8005ade:	bf42      	ittt	mi
 8005ae0:	6833      	ldrmi	r3, [r6, #0]
 8005ae2:	3302      	addmi	r3, #2
 8005ae4:	6033      	strmi	r3, [r6, #0]
 8005ae6:	6825      	ldr	r5, [r4, #0]
 8005ae8:	f015 0506 	ands.w	r5, r5, #6
 8005aec:	d106      	bne.n	8005afc <_printf_common+0x48>
 8005aee:	f104 0a19 	add.w	sl, r4, #25
 8005af2:	68e3      	ldr	r3, [r4, #12]
 8005af4:	6832      	ldr	r2, [r6, #0]
 8005af6:	1a9b      	subs	r3, r3, r2
 8005af8:	42ab      	cmp	r3, r5
 8005afa:	dc26      	bgt.n	8005b4a <_printf_common+0x96>
 8005afc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b00:	6822      	ldr	r2, [r4, #0]
 8005b02:	3b00      	subs	r3, #0
 8005b04:	bf18      	it	ne
 8005b06:	2301      	movne	r3, #1
 8005b08:	0692      	lsls	r2, r2, #26
 8005b0a:	d42b      	bmi.n	8005b64 <_printf_common+0xb0>
 8005b0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b10:	4641      	mov	r1, r8
 8005b12:	4638      	mov	r0, r7
 8005b14:	47c8      	blx	r9
 8005b16:	3001      	adds	r0, #1
 8005b18:	d01e      	beq.n	8005b58 <_printf_common+0xa4>
 8005b1a:	6823      	ldr	r3, [r4, #0]
 8005b1c:	6922      	ldr	r2, [r4, #16]
 8005b1e:	f003 0306 	and.w	r3, r3, #6
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	bf02      	ittt	eq
 8005b26:	68e5      	ldreq	r5, [r4, #12]
 8005b28:	6833      	ldreq	r3, [r6, #0]
 8005b2a:	1aed      	subeq	r5, r5, r3
 8005b2c:	68a3      	ldr	r3, [r4, #8]
 8005b2e:	bf0c      	ite	eq
 8005b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b34:	2500      	movne	r5, #0
 8005b36:	4293      	cmp	r3, r2
 8005b38:	bfc4      	itt	gt
 8005b3a:	1a9b      	subgt	r3, r3, r2
 8005b3c:	18ed      	addgt	r5, r5, r3
 8005b3e:	2600      	movs	r6, #0
 8005b40:	341a      	adds	r4, #26
 8005b42:	42b5      	cmp	r5, r6
 8005b44:	d11a      	bne.n	8005b7c <_printf_common+0xc8>
 8005b46:	2000      	movs	r0, #0
 8005b48:	e008      	b.n	8005b5c <_printf_common+0xa8>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	4641      	mov	r1, r8
 8005b50:	4638      	mov	r0, r7
 8005b52:	47c8      	blx	r9
 8005b54:	3001      	adds	r0, #1
 8005b56:	d103      	bne.n	8005b60 <_printf_common+0xac>
 8005b58:	f04f 30ff 	mov.w	r0, #4294967295
 8005b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b60:	3501      	adds	r5, #1
 8005b62:	e7c6      	b.n	8005af2 <_printf_common+0x3e>
 8005b64:	18e1      	adds	r1, r4, r3
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	2030      	movs	r0, #48	@ 0x30
 8005b6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005b6e:	4422      	add	r2, r4
 8005b70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005b74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005b78:	3302      	adds	r3, #2
 8005b7a:	e7c7      	b.n	8005b0c <_printf_common+0x58>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	4622      	mov	r2, r4
 8005b80:	4641      	mov	r1, r8
 8005b82:	4638      	mov	r0, r7
 8005b84:	47c8      	blx	r9
 8005b86:	3001      	adds	r0, #1
 8005b88:	d0e6      	beq.n	8005b58 <_printf_common+0xa4>
 8005b8a:	3601      	adds	r6, #1
 8005b8c:	e7d9      	b.n	8005b42 <_printf_common+0x8e>
	...

08005b90 <_printf_i>:
 8005b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b94:	7e0f      	ldrb	r7, [r1, #24]
 8005b96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b98:	2f78      	cmp	r7, #120	@ 0x78
 8005b9a:	4691      	mov	r9, r2
 8005b9c:	4680      	mov	r8, r0
 8005b9e:	460c      	mov	r4, r1
 8005ba0:	469a      	mov	sl, r3
 8005ba2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ba6:	d807      	bhi.n	8005bb8 <_printf_i+0x28>
 8005ba8:	2f62      	cmp	r7, #98	@ 0x62
 8005baa:	d80a      	bhi.n	8005bc2 <_printf_i+0x32>
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	f000 80d1 	beq.w	8005d54 <_printf_i+0x1c4>
 8005bb2:	2f58      	cmp	r7, #88	@ 0x58
 8005bb4:	f000 80b8 	beq.w	8005d28 <_printf_i+0x198>
 8005bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005bc0:	e03a      	b.n	8005c38 <_printf_i+0xa8>
 8005bc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005bc6:	2b15      	cmp	r3, #21
 8005bc8:	d8f6      	bhi.n	8005bb8 <_printf_i+0x28>
 8005bca:	a101      	add	r1, pc, #4	@ (adr r1, 8005bd0 <_printf_i+0x40>)
 8005bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005bd0:	08005c29 	.word	0x08005c29
 8005bd4:	08005c3d 	.word	0x08005c3d
 8005bd8:	08005bb9 	.word	0x08005bb9
 8005bdc:	08005bb9 	.word	0x08005bb9
 8005be0:	08005bb9 	.word	0x08005bb9
 8005be4:	08005bb9 	.word	0x08005bb9
 8005be8:	08005c3d 	.word	0x08005c3d
 8005bec:	08005bb9 	.word	0x08005bb9
 8005bf0:	08005bb9 	.word	0x08005bb9
 8005bf4:	08005bb9 	.word	0x08005bb9
 8005bf8:	08005bb9 	.word	0x08005bb9
 8005bfc:	08005d3b 	.word	0x08005d3b
 8005c00:	08005c67 	.word	0x08005c67
 8005c04:	08005cf5 	.word	0x08005cf5
 8005c08:	08005bb9 	.word	0x08005bb9
 8005c0c:	08005bb9 	.word	0x08005bb9
 8005c10:	08005d5d 	.word	0x08005d5d
 8005c14:	08005bb9 	.word	0x08005bb9
 8005c18:	08005c67 	.word	0x08005c67
 8005c1c:	08005bb9 	.word	0x08005bb9
 8005c20:	08005bb9 	.word	0x08005bb9
 8005c24:	08005cfd 	.word	0x08005cfd
 8005c28:	6833      	ldr	r3, [r6, #0]
 8005c2a:	1d1a      	adds	r2, r3, #4
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	6032      	str	r2, [r6, #0]
 8005c30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e09c      	b.n	8005d76 <_printf_i+0x1e6>
 8005c3c:	6833      	ldr	r3, [r6, #0]
 8005c3e:	6820      	ldr	r0, [r4, #0]
 8005c40:	1d19      	adds	r1, r3, #4
 8005c42:	6031      	str	r1, [r6, #0]
 8005c44:	0606      	lsls	r6, r0, #24
 8005c46:	d501      	bpl.n	8005c4c <_printf_i+0xbc>
 8005c48:	681d      	ldr	r5, [r3, #0]
 8005c4a:	e003      	b.n	8005c54 <_printf_i+0xc4>
 8005c4c:	0645      	lsls	r5, r0, #25
 8005c4e:	d5fb      	bpl.n	8005c48 <_printf_i+0xb8>
 8005c50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	da03      	bge.n	8005c60 <_printf_i+0xd0>
 8005c58:	232d      	movs	r3, #45	@ 0x2d
 8005c5a:	426d      	negs	r5, r5
 8005c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c60:	4858      	ldr	r0, [pc, #352]	@ (8005dc4 <_printf_i+0x234>)
 8005c62:	230a      	movs	r3, #10
 8005c64:	e011      	b.n	8005c8a <_printf_i+0xfa>
 8005c66:	6821      	ldr	r1, [r4, #0]
 8005c68:	6833      	ldr	r3, [r6, #0]
 8005c6a:	0608      	lsls	r0, r1, #24
 8005c6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005c70:	d402      	bmi.n	8005c78 <_printf_i+0xe8>
 8005c72:	0649      	lsls	r1, r1, #25
 8005c74:	bf48      	it	mi
 8005c76:	b2ad      	uxthmi	r5, r5
 8005c78:	2f6f      	cmp	r7, #111	@ 0x6f
 8005c7a:	4852      	ldr	r0, [pc, #328]	@ (8005dc4 <_printf_i+0x234>)
 8005c7c:	6033      	str	r3, [r6, #0]
 8005c7e:	bf14      	ite	ne
 8005c80:	230a      	movne	r3, #10
 8005c82:	2308      	moveq	r3, #8
 8005c84:	2100      	movs	r1, #0
 8005c86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c8a:	6866      	ldr	r6, [r4, #4]
 8005c8c:	60a6      	str	r6, [r4, #8]
 8005c8e:	2e00      	cmp	r6, #0
 8005c90:	db05      	blt.n	8005c9e <_printf_i+0x10e>
 8005c92:	6821      	ldr	r1, [r4, #0]
 8005c94:	432e      	orrs	r6, r5
 8005c96:	f021 0104 	bic.w	r1, r1, #4
 8005c9a:	6021      	str	r1, [r4, #0]
 8005c9c:	d04b      	beq.n	8005d36 <_printf_i+0x1a6>
 8005c9e:	4616      	mov	r6, r2
 8005ca0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ca4:	fb03 5711 	mls	r7, r3, r1, r5
 8005ca8:	5dc7      	ldrb	r7, [r0, r7]
 8005caa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005cae:	462f      	mov	r7, r5
 8005cb0:	42bb      	cmp	r3, r7
 8005cb2:	460d      	mov	r5, r1
 8005cb4:	d9f4      	bls.n	8005ca0 <_printf_i+0x110>
 8005cb6:	2b08      	cmp	r3, #8
 8005cb8:	d10b      	bne.n	8005cd2 <_printf_i+0x142>
 8005cba:	6823      	ldr	r3, [r4, #0]
 8005cbc:	07df      	lsls	r7, r3, #31
 8005cbe:	d508      	bpl.n	8005cd2 <_printf_i+0x142>
 8005cc0:	6923      	ldr	r3, [r4, #16]
 8005cc2:	6861      	ldr	r1, [r4, #4]
 8005cc4:	4299      	cmp	r1, r3
 8005cc6:	bfde      	ittt	le
 8005cc8:	2330      	movle	r3, #48	@ 0x30
 8005cca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005cce:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005cd2:	1b92      	subs	r2, r2, r6
 8005cd4:	6122      	str	r2, [r4, #16]
 8005cd6:	f8cd a000 	str.w	sl, [sp]
 8005cda:	464b      	mov	r3, r9
 8005cdc:	aa03      	add	r2, sp, #12
 8005cde:	4621      	mov	r1, r4
 8005ce0:	4640      	mov	r0, r8
 8005ce2:	f7ff fee7 	bl	8005ab4 <_printf_common>
 8005ce6:	3001      	adds	r0, #1
 8005ce8:	d14a      	bne.n	8005d80 <_printf_i+0x1f0>
 8005cea:	f04f 30ff 	mov.w	r0, #4294967295
 8005cee:	b004      	add	sp, #16
 8005cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	f043 0320 	orr.w	r3, r3, #32
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	4832      	ldr	r0, [pc, #200]	@ (8005dc8 <_printf_i+0x238>)
 8005cfe:	2778      	movs	r7, #120	@ 0x78
 8005d00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d04:	6823      	ldr	r3, [r4, #0]
 8005d06:	6831      	ldr	r1, [r6, #0]
 8005d08:	061f      	lsls	r7, r3, #24
 8005d0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d0e:	d402      	bmi.n	8005d16 <_printf_i+0x186>
 8005d10:	065f      	lsls	r7, r3, #25
 8005d12:	bf48      	it	mi
 8005d14:	b2ad      	uxthmi	r5, r5
 8005d16:	6031      	str	r1, [r6, #0]
 8005d18:	07d9      	lsls	r1, r3, #31
 8005d1a:	bf44      	itt	mi
 8005d1c:	f043 0320 	orrmi.w	r3, r3, #32
 8005d20:	6023      	strmi	r3, [r4, #0]
 8005d22:	b11d      	cbz	r5, 8005d2c <_printf_i+0x19c>
 8005d24:	2310      	movs	r3, #16
 8005d26:	e7ad      	b.n	8005c84 <_printf_i+0xf4>
 8005d28:	4826      	ldr	r0, [pc, #152]	@ (8005dc4 <_printf_i+0x234>)
 8005d2a:	e7e9      	b.n	8005d00 <_printf_i+0x170>
 8005d2c:	6823      	ldr	r3, [r4, #0]
 8005d2e:	f023 0320 	bic.w	r3, r3, #32
 8005d32:	6023      	str	r3, [r4, #0]
 8005d34:	e7f6      	b.n	8005d24 <_printf_i+0x194>
 8005d36:	4616      	mov	r6, r2
 8005d38:	e7bd      	b.n	8005cb6 <_printf_i+0x126>
 8005d3a:	6833      	ldr	r3, [r6, #0]
 8005d3c:	6825      	ldr	r5, [r4, #0]
 8005d3e:	6961      	ldr	r1, [r4, #20]
 8005d40:	1d18      	adds	r0, r3, #4
 8005d42:	6030      	str	r0, [r6, #0]
 8005d44:	062e      	lsls	r6, r5, #24
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	d501      	bpl.n	8005d4e <_printf_i+0x1be>
 8005d4a:	6019      	str	r1, [r3, #0]
 8005d4c:	e002      	b.n	8005d54 <_printf_i+0x1c4>
 8005d4e:	0668      	lsls	r0, r5, #25
 8005d50:	d5fb      	bpl.n	8005d4a <_printf_i+0x1ba>
 8005d52:	8019      	strh	r1, [r3, #0]
 8005d54:	2300      	movs	r3, #0
 8005d56:	6123      	str	r3, [r4, #16]
 8005d58:	4616      	mov	r6, r2
 8005d5a:	e7bc      	b.n	8005cd6 <_printf_i+0x146>
 8005d5c:	6833      	ldr	r3, [r6, #0]
 8005d5e:	1d1a      	adds	r2, r3, #4
 8005d60:	6032      	str	r2, [r6, #0]
 8005d62:	681e      	ldr	r6, [r3, #0]
 8005d64:	6862      	ldr	r2, [r4, #4]
 8005d66:	2100      	movs	r1, #0
 8005d68:	4630      	mov	r0, r6
 8005d6a:	f7fa fa59 	bl	8000220 <memchr>
 8005d6e:	b108      	cbz	r0, 8005d74 <_printf_i+0x1e4>
 8005d70:	1b80      	subs	r0, r0, r6
 8005d72:	6060      	str	r0, [r4, #4]
 8005d74:	6863      	ldr	r3, [r4, #4]
 8005d76:	6123      	str	r3, [r4, #16]
 8005d78:	2300      	movs	r3, #0
 8005d7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d7e:	e7aa      	b.n	8005cd6 <_printf_i+0x146>
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	4632      	mov	r2, r6
 8005d84:	4649      	mov	r1, r9
 8005d86:	4640      	mov	r0, r8
 8005d88:	47d0      	blx	sl
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	d0ad      	beq.n	8005cea <_printf_i+0x15a>
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	079b      	lsls	r3, r3, #30
 8005d92:	d413      	bmi.n	8005dbc <_printf_i+0x22c>
 8005d94:	68e0      	ldr	r0, [r4, #12]
 8005d96:	9b03      	ldr	r3, [sp, #12]
 8005d98:	4298      	cmp	r0, r3
 8005d9a:	bfb8      	it	lt
 8005d9c:	4618      	movlt	r0, r3
 8005d9e:	e7a6      	b.n	8005cee <_printf_i+0x15e>
 8005da0:	2301      	movs	r3, #1
 8005da2:	4632      	mov	r2, r6
 8005da4:	4649      	mov	r1, r9
 8005da6:	4640      	mov	r0, r8
 8005da8:	47d0      	blx	sl
 8005daa:	3001      	adds	r0, #1
 8005dac:	d09d      	beq.n	8005cea <_printf_i+0x15a>
 8005dae:	3501      	adds	r5, #1
 8005db0:	68e3      	ldr	r3, [r4, #12]
 8005db2:	9903      	ldr	r1, [sp, #12]
 8005db4:	1a5b      	subs	r3, r3, r1
 8005db6:	42ab      	cmp	r3, r5
 8005db8:	dcf2      	bgt.n	8005da0 <_printf_i+0x210>
 8005dba:	e7eb      	b.n	8005d94 <_printf_i+0x204>
 8005dbc:	2500      	movs	r5, #0
 8005dbe:	f104 0619 	add.w	r6, r4, #25
 8005dc2:	e7f5      	b.n	8005db0 <_printf_i+0x220>
 8005dc4:	08005f2d 	.word	0x08005f2d
 8005dc8:	08005f3e 	.word	0x08005f3e

08005dcc <memmove>:
 8005dcc:	4288      	cmp	r0, r1
 8005dce:	b510      	push	{r4, lr}
 8005dd0:	eb01 0402 	add.w	r4, r1, r2
 8005dd4:	d902      	bls.n	8005ddc <memmove+0x10>
 8005dd6:	4284      	cmp	r4, r0
 8005dd8:	4623      	mov	r3, r4
 8005dda:	d807      	bhi.n	8005dec <memmove+0x20>
 8005ddc:	1e43      	subs	r3, r0, #1
 8005dde:	42a1      	cmp	r1, r4
 8005de0:	d008      	beq.n	8005df4 <memmove+0x28>
 8005de2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005de6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dea:	e7f8      	b.n	8005dde <memmove+0x12>
 8005dec:	4402      	add	r2, r0
 8005dee:	4601      	mov	r1, r0
 8005df0:	428a      	cmp	r2, r1
 8005df2:	d100      	bne.n	8005df6 <memmove+0x2a>
 8005df4:	bd10      	pop	{r4, pc}
 8005df6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dfa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dfe:	e7f7      	b.n	8005df0 <memmove+0x24>

08005e00 <_sbrk_r>:
 8005e00:	b538      	push	{r3, r4, r5, lr}
 8005e02:	4d06      	ldr	r5, [pc, #24]	@ (8005e1c <_sbrk_r+0x1c>)
 8005e04:	2300      	movs	r3, #0
 8005e06:	4604      	mov	r4, r0
 8005e08:	4608      	mov	r0, r1
 8005e0a:	602b      	str	r3, [r5, #0]
 8005e0c:	f7fa fe1e 	bl	8000a4c <_sbrk>
 8005e10:	1c43      	adds	r3, r0, #1
 8005e12:	d102      	bne.n	8005e1a <_sbrk_r+0x1a>
 8005e14:	682b      	ldr	r3, [r5, #0]
 8005e16:	b103      	cbz	r3, 8005e1a <_sbrk_r+0x1a>
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	bd38      	pop	{r3, r4, r5, pc}
 8005e1c:	20004bac 	.word	0x20004bac

08005e20 <_realloc_r>:
 8005e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e24:	4607      	mov	r7, r0
 8005e26:	4614      	mov	r4, r2
 8005e28:	460d      	mov	r5, r1
 8005e2a:	b921      	cbnz	r1, 8005e36 <_realloc_r+0x16>
 8005e2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e30:	4611      	mov	r1, r2
 8005e32:	f7ff bc5b 	b.w	80056ec <_malloc_r>
 8005e36:	b92a      	cbnz	r2, 8005e44 <_realloc_r+0x24>
 8005e38:	f7ff fbec 	bl	8005614 <_free_r>
 8005e3c:	4625      	mov	r5, r4
 8005e3e:	4628      	mov	r0, r5
 8005e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e44:	f000 f81a 	bl	8005e7c <_malloc_usable_size_r>
 8005e48:	4284      	cmp	r4, r0
 8005e4a:	4606      	mov	r6, r0
 8005e4c:	d802      	bhi.n	8005e54 <_realloc_r+0x34>
 8005e4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005e52:	d8f4      	bhi.n	8005e3e <_realloc_r+0x1e>
 8005e54:	4621      	mov	r1, r4
 8005e56:	4638      	mov	r0, r7
 8005e58:	f7ff fc48 	bl	80056ec <_malloc_r>
 8005e5c:	4680      	mov	r8, r0
 8005e5e:	b908      	cbnz	r0, 8005e64 <_realloc_r+0x44>
 8005e60:	4645      	mov	r5, r8
 8005e62:	e7ec      	b.n	8005e3e <_realloc_r+0x1e>
 8005e64:	42b4      	cmp	r4, r6
 8005e66:	4622      	mov	r2, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	bf28      	it	cs
 8005e6c:	4632      	movcs	r2, r6
 8005e6e:	f7ff fbc3 	bl	80055f8 <memcpy>
 8005e72:	4629      	mov	r1, r5
 8005e74:	4638      	mov	r0, r7
 8005e76:	f7ff fbcd 	bl	8005614 <_free_r>
 8005e7a:	e7f1      	b.n	8005e60 <_realloc_r+0x40>

08005e7c <_malloc_usable_size_r>:
 8005e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e80:	1f18      	subs	r0, r3, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	bfbc      	itt	lt
 8005e86:	580b      	ldrlt	r3, [r1, r0]
 8005e88:	18c0      	addlt	r0, r0, r3
 8005e8a:	4770      	bx	lr

08005e8c <_init>:
 8005e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e8e:	bf00      	nop
 8005e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e92:	bc08      	pop	{r3}
 8005e94:	469e      	mov	lr, r3
 8005e96:	4770      	bx	lr

08005e98 <_fini>:
 8005e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9a:	bf00      	nop
 8005e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e9e:	bc08      	pop	{r3}
 8005ea0:	469e      	mov	lr, r3
 8005ea2:	4770      	bx	lr
