/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  wire [12:0] _04_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_1_10z;
  wire [37:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_5z[0] ? _00_ : celloutsig_1_7z[2];
  assign celloutsig_0_0z = !(in_data[59] ? in_data[74] : in_data[74]);
  assign celloutsig_1_8z = ~celloutsig_1_5z[1];
  assign celloutsig_1_19z = ~celloutsig_1_11z[27];
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= celloutsig_1_4z[9:5];
  reg [13:0] _10_;
  always_ff @(posedge celloutsig_1_9z, negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 14'h0000;
    else _10_ <= { celloutsig_0_7z, celloutsig_0_14z };
  assign out_data[45:32] = _10_;
  reg [12:0] _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 13'h0000;
    else _11_ <= in_data[138:126];
  assign { _04_[12:7], _00_, _04_[5], _01_, _04_[3:2], _02_, _04_[0] } = _11_;
  assign celloutsig_1_7z = celloutsig_1_3z[8:6] / { 1'h1, in_data[100:99] };
  assign celloutsig_0_2z = celloutsig_0_1z[7] & ~(in_data[40]);
  assign celloutsig_0_26z = celloutsig_0_3z[8:4] % { 1'h1, celloutsig_0_14z[11:9], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_10z[19:5], celloutsig_1_10z } % { 1'h1, celloutsig_1_2z[7:6], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_6z = - in_data[87:84];
  assign celloutsig_0_14z = - in_data[43:31];
  assign celloutsig_0_1z = - { in_data[54:45], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = - { in_data[132:124], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_4z = - { _04_[12:7], _00_, _04_[5], _01_, _04_[3] };
  assign celloutsig_0_7z = celloutsig_0_6z[3:1] !== celloutsig_0_6z[2:0];
  assign celloutsig_1_5z = celloutsig_1_2z[7:4] | in_data[103:100];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z } << { in_data[57:47], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[169:158], celloutsig_1_8z, celloutsig_1_7z, _03_, celloutsig_1_8z, 1'h1 } - { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_2z = { _04_[10:7], _00_, _04_[5], 3'h7 } - in_data[120:112];
  assign celloutsig_1_18z = ~celloutsig_1_9z;
  assign { _04_[6], _04_[4], _04_[1] } = { _00_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
