<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='468' type='434'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='464'>/// EXTRACT_VSX_REG = Extract one of the underlying vsx registers of
    /// an accumulator or pair register. This node is needed because
    /// EXTRACT_SUBVECTOR expects the input and output vectors to have the same
    /// element type.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64890' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='64890' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1599' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9874' u='r' c='_ZNK4llvm17PPCTargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='10140' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerVectorStoreENS_7SDValueERNS_12SelectionDAGE'/>
