# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
add testbrowser D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_7b_addr_noack_test_70.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_10b_rd_norstrt_test_49.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_sbyte_norstrt_test_81.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_txdata_noack_test_3.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_activity_intr_output_test_78.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_address_cg_test_91.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_interrupt_test_54.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_read_packet_test_14.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_write_packet_test_9.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_enable_cg_test_57.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_fs_cnt_test_53.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_cnt_test_95.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_master_code_test_70.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_full_intr_test_2.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_over_intr_test_6.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_sda_control_cg_test_99.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_ss_cnt_test_57.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_start_byte_test_87.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_timeout_cg_test_35.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_abrt_intr_test_27.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_empty_intr_test_54.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_full_intr_test_12.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_quick_reg_access_test_50.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_access_test_7.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_bit_bash_test_92.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_hw_reset_test_30.ucdb
vcover merge -stats=none -strip 0 -totals D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_7b_addr_noack_test_70.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_10b_rd_norstrt_test_49.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_sbyte_norstrt_test_81.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_txdata_noack_test_3.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_activity_intr_output_test_78.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_address_cg_test_91.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_interrupt_test_54.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_read_packet_test_14.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_write_packet_test_9.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_enable_cg_test_57.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_fs_cnt_test_53.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_cnt_test_95.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_master_code_test_70.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_full_intr_test_2.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_over_intr_test_6.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_sda_control_cg_test_99.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_ss_cnt_test_57.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_start_byte_test_87.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_timeout_cg_test_35.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_abrt_intr_test_27.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_empty_intr_test_54.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_full_intr_test_12.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_quick_reg_access_test_50.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_access_test_7.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_bit_bash_test_92.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_hw_reset_test_30.ucdb
# Merge in Process......
# 
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_7b_addr_noack_test_70.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_10b_rd_norstrt_test_49.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_sbyte_norstrt_test_81.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_abrt_txdata_noack_test_3.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_activity_intr_output_test_78.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_address_cg_test_91.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_interrupt_test_54.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_read_packet_test_14.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_directed_write_packet_test_9.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_enable_cg_test_57.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_fs_cnt_test_53.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_cnt_test_95.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_hs_master_code_test_70.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_full_intr_test_2.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_rx_over_intr_test_6.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_sda_control_cg_test_99.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_ss_cnt_test_57.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_start_byte_test_87.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_timeout_cg_test_35.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_abrt_intr_test_27.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_empty_intr_test_54.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_master_tx_full_intr_test_12.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_quick_reg_access_test_50.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_access_test_7.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_bit_bash_test_92.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/rkv_i2c_reg_hw_reset_test_30.ucdb
# Writing merged result to D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb
# 
coverage open D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb
# coverage read -dataset merge D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb
# D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb opened as coverage dataset "merge"
xml2ucdb -format Excel C:/Users/86138/Desktop/questa_vplan.xml D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/testplan.ucdb
# Format 'Excel' read from parameter file.
# 23 testplan section(s) added.
# Database 'D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/testplan.ucdb' written.
vcover merge -stats=none -strip 0 -totals D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge_testplan.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/testplan.ucdb
# Merge in Process......
# 
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge.ucdb
# Merging file D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/testplan.ucdb
# Writing merged result to D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge_testplan.ucdb
# 
# Applying tag commands ...
# All tags are applied successfully.
coverage open D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge_testplan.ucdb
# coverage read -dataset merge_testplan D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge_testplan.ucdb
# D:/questasim64_10.6c/examples/rkv_i2c_tb_04/rkv_v2pro_i2c-RKV_I2C_TB_04/rkv_i2c_tb/sim/regr_ucdb_2023Aug08-14_01/merge_testplan.ucdb opened as coverage dataset "merge_testplan"
