module top_module( 
    input a, b, sel,
    output reg out ); 
    always@(*)
        begin
            if(sel)
                out=b;
            else
                out=a;
        end
    
endmodule
