// Seed: 1073749998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10 = id_9;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output logic id_0
    , id_2
);
  tri1 id_3, id_4;
  assign id_2 = id_3;
  function id_5;
    input id_6;
    input id_7;
    input id_8;
    id_0 <= id_4 - id_8;
  endfunction
  xor primCall (id_0, id_8, id_7, id_3, id_6, id_2, id_5, id_9);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9,
      id_6,
      id_4,
      id_7,
      id_2,
      id_4
  );
  wor id_10 = 1;
endmodule
