The AND gate is a basic digital logic gate that implements logical conjunction.


## design

![design-file](docs/design-file.png)

![compile-design](docs/compile-design.png)

![rtl](docs/rtl.png)

![technology-map](docs/technology-map.png)

![resource-properties](docs/resource-properties.png)

![pin-plan](docs/pin-plan.png)

![chip-plan](docs/chip-plan.png)


## test

![testbench-file](docs/testbench-file.png)

![simulation](docs/simulation.png)
![](https://ga-beacon.deno.dev/G-G1E8HNDZYY:v51jklKGTLmC3LAZ4rJbIQ/github.com/moocf/gate_and.vhdl)
