FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *	include/asm-mips/irq_cpu.h
 *
 *	MIPS CPU interrupt definitions.
 *
 *	Copyright (C) 2002  Maciej W. Rozycki
 */
#ifndef _ASM_IRQ_CPU_H
/* bench 15547.0.0 956c54d41ae6 */
/* bench 15547.0.1 c2298c3c8486 */
/* bench 15547.0.2 50efa3b70825 */
/* bench 15547.0.3 ee201633c954 */
/* bench 15547.0.4 a89dd309d7a0 */

#ifdef CONFIG_IRQ_DOMAIN
struct device_node;
extern int mips_cpu_irq_of_init(struct device_node *of_node,
				struct device_node *parent);
#endif

/* bench 29377.2.0 c89ea06eb5d0 */
/* bench 29377.2.1 365b7555600e */
/* bench 29377.2.2 e6a2756cd355 */
/* bench 29377.2.3 74204d3f2d63 */
/* bench 29377.2.4 5a8a1eed31c3 */
/* bench 29377.2.5 703ad231f309 */
/* bench 29377.2.6 3b63bc93eb70 */
/* bench 29377.2.7 b30e9b5294b6 */
/* bench 29377.2.8 97620ebe1d57 */
/* bench 29377.2.9 b7b8f17733be */
/* bench 29377.2.10 572af65c29c2 */
#endif /* _ASM_IRQ_CPU_H */
