

================================================================
== Vitis HLS Report for 'AirLight'
================================================================
* Date:           Mon Sep  5 11:58:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        AirLight
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |      256|      256|         1|          1|          1|      256|       yes|
        |- Loop 2           |      256|      256|         1|          1|          1|      256|       yes|
        |- Loop 3           |      256|      256|         1|          1|          1|      256|       yes|
        |- VITIS_LOOP_16_1  |        ?|        ?|         5|          3|          3|        ?|       yes|
        |- VITIS_LOOP_29_2  |        5|      770|         3|          3|          3|  1 ~ 256|       yes|
        |- VITIS_LOOP_34_3  |        ?|        ?|         5|          1|          1|        ?|       yes|
        |- VITIS_LOOP_40_4  |        5|      770|         3|          3|          3|  1 ~ 256|       yes|
        |- VITIS_LOOP_45_5  |        ?|        ?|         5|          1|          1|        ?|       yes|
        |- VITIS_LOOP_51_6  |        5|      770|         3|          3|          3|  1 ~ 256|       yes|
        |- VITIS_LOOP_56_7  |        ?|        ?|         5|          1|          1|        ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 3, depth = 5
  * Pipeline-4: initiation interval (II) = 3, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 5
  * Pipeline-6: initiation interval (II) = 3, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 5
  * Pipeline-8: initiation interval (II) = 3, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 168
* Pipeline : 10
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 3, D = 5, States = { 8 9 10 11 12 }
  Pipeline-4 : II = 3, D = 3, States = { 28 29 30 }
  Pipeline-5 : II = 1, D = 5, States = { 32 33 34 35 36 }
  Pipeline-6 : II = 3, D = 3, States = { 75 76 77 }
  Pipeline-7 : II = 1, D = 5, States = { 79 80 81 82 83 }
  Pipeline-8 : II = 3, D = 3, States = { 122 123 124 }
  Pipeline-9 : II = 1, D = 5, States = { 126 127 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 8 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 74 28 
31 --> 32 
32 --> 37 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 32 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 75 
74 --> 73 
75 --> 76 
76 --> 77 
77 --> 78 121 75 
78 --> 79 
79 --> 84 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 79 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 122 
121 --> 120 
122 --> 123 
123 --> 124 
124 --> 125 168 122 
125 --> 126 
126 --> 131 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 126 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 
168 --> 167 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%reuse_addr_reg40 = alloca i32 1"   --->   Operation 169 'alloca' 'reuse_addr_reg40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%reuse_reg39 = alloca i32 1"   --->   Operation 170 'alloca' 'reuse_reg39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%reuse_addr_reg34 = alloca i32 1"   --->   Operation 171 'alloca' 'reuse_addr_reg34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%reuse_reg33 = alloca i32 1"   --->   Operation 172 'alloca' 'reuse_reg33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 173 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 174 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 175 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %src_V_data_V"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_keep_V"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_strb_V"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_A"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_A, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %G_A"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %G_A, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %R_A"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %R_A, void @empty_2, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%dictB = alloca i64 1" [AirLight/source/AirLight.cpp:11]   --->   Operation 191 'alloca' 'dictB' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%dictG = alloca i64 1" [AirLight/source/AirLight.cpp:12]   --->   Operation 192 'alloca' 'dictG' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%dictR = alloca i64 1" [AirLight/source/AirLight.cpp:13]   --->   Operation 193 'alloca' 'dictR' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln11 = br void %memset.loop142" [AirLight/source/AirLight.cpp:11]   --->   Operation 194 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%empty = phi i9 0, void, i9 %empty_47, void %memset.loop142.split"   --->   Operation 195 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.82ns)   --->   "%empty_47 = add i9 %empty, i9 1"   --->   Operation 196 'add' 'empty_47' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.66ns)   --->   "%exitcond16327 = icmp_eq  i9 %empty, i9 256"   --->   Operation 198 'icmp' 'exitcond16327' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 199 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond16327, void %memset.loop142.split, void %memset.loop140.preheader"   --->   Operation 200 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty"   --->   Operation 201 'zext' 'p_cast' <Predicate = (!exitcond16327)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%dictB_addr = getelementptr i32 %dictB, i64 0, i64 %p_cast"   --->   Operation 202 'getelementptr' 'dictB_addr' <Predicate = (!exitcond16327)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i8 %dictB_addr"   --->   Operation 203 'store' 'store_ln0' <Predicate = (!exitcond16327)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop142"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!exitcond16327)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop140"   --->   Operation 205 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%empty_49 = phi i9 %empty_50, void %memset.loop140.split, i9 0, void %memset.loop140.preheader"   --->   Operation 206 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (1.82ns)   --->   "%empty_50 = add i9 %empty_49, i9 1"   --->   Operation 207 'add' 'empty_50' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 208 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.66ns)   --->   "%exitcond16226 = icmp_eq  i9 %empty_49, i9 256"   --->   Operation 209 'icmp' 'exitcond16226' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 210 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond16226, void %memset.loop140.split, void %memset.loop.preheader"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%p_cast1 = zext i9 %empty_49"   --->   Operation 212 'zext' 'p_cast1' <Predicate = (!exitcond16226)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%dictG_addr = getelementptr i32 %dictG, i64 0, i64 %p_cast1"   --->   Operation 213 'getelementptr' 'dictG_addr' <Predicate = (!exitcond16226)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i8 %dictG_addr"   --->   Operation 214 'store' 'store_ln0' <Predicate = (!exitcond16226)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop140"   --->   Operation 215 'br' 'br_ln0' <Predicate = (!exitcond16226)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 216 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%empty_52 = phi i9 %empty_53, void %memset.loop.split, i9 0, void %memset.loop.preheader"   --->   Operation 217 'phi' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (1.82ns)   --->   "%empty_53 = add i9 %empty_52, i9 1"   --->   Operation 218 'add' 'empty_53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 219 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (1.66ns)   --->   "%exitcond16125 = icmp_eq  i9 %empty_52, i9 256"   --->   Operation 220 'icmp' 'exitcond16125' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 221 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond16125, void %memset.loop.split, void %split.preheader"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%p_cast2 = zext i9 %empty_52"   --->   Operation 223 'zext' 'p_cast2' <Predicate = (!exitcond16125)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%dictR_addr = getelementptr i32 %dictR, i64 0, i64 %p_cast2"   --->   Operation 224 'getelementptr' 'dictR_addr' <Predicate = (!exitcond16125)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i8 %dictR_addr"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!exitcond16125)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!exitcond16125)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 227 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 227 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 228 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 228 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 229 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg33"   --->   Operation 229 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg34"   --->   Operation 230 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg39"   --->   Operation 231 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg40"   --->   Operation 232 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 233 [1/1] (1.58ns)   --->   "%br_ln14 = br void %split" [AirLight/source/AirLight.cpp:14]   --->   Operation 233 'br' 'br_ln14' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%empty_55 = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V"   --->   Operation 234 'read' 'empty_55' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%pixIn_data_V = extractvalue i14 %empty_55"   --->   Operation 235 'extractvalue' 'pixIn_data_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %pixIn_data_V"   --->   Operation 236 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%dictB_addr_1 = getelementptr i32 %dictB, i64 0, i64 %zext_ln534" [AirLight/source/AirLight.cpp:20]   --->   Operation 237 'getelementptr' 'dictB_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%reuse_addr_reg40_load = load i64 %reuse_addr_reg40"   --->   Operation 238 'load' 'reuse_addr_reg40_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [2/2] (3.25ns)   --->   "%dictB_load = load i8 %dictB_addr_1" [AirLight/source/AirLight.cpp:20]   --->   Operation 239 'load' 'dictB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 240 [1/1] (2.77ns)   --->   "%addr_cmp43 = icmp_eq  i64 %reuse_addr_reg40_load, i64 %zext_ln534"   --->   Operation 240 'icmp' 'addr_cmp43' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (1.58ns)   --->   "%store_ln534 = store i64 %zext_ln534, i64 %reuse_addr_reg40"   --->   Operation 241 'store' 'store_ln534' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%reuse_reg39_load = load i32 %reuse_reg39"   --->   Operation 242 'load' 'reuse_reg39_load' <Predicate = (addr_cmp43)> <Delay = 0.00>
ST_9 : Operation 243 [1/2] (3.25ns)   --->   "%dictB_load = load i8 %dictB_addr_1" [AirLight/source/AirLight.cpp:20]   --->   Operation 243 'load' 'dictB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln20)   --->   "%reuse_select44 = select i1 %addr_cmp43, i32 %reuse_reg39_load, i32 %dictB_load"   --->   Operation 244 'select' 'reuse_select44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 245 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln20 = add i32 %reuse_select44, i32 1" [AirLight/source/AirLight.cpp:20]   --->   Operation 245 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%empty_56 = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V"   --->   Operation 246 'read' 'empty_56' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%pixIn_data_V_1 = extractvalue i14 %empty_56"   --->   Operation 247 'extractvalue' 'pixIn_data_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i8 %pixIn_data_V_1"   --->   Operation 248 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%dictG_addr_1 = getelementptr i32 %dictG, i64 0, i64 %zext_ln534_1" [AirLight/source/AirLight.cpp:22]   --->   Operation 249 'getelementptr' 'dictG_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%reuse_addr_reg34_load = load i64 %reuse_addr_reg34"   --->   Operation 250 'load' 'reuse_addr_reg34_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [2/2] (3.25ns)   --->   "%dictG_load = load i8 %dictG_addr_1" [AirLight/source/AirLight.cpp:22]   --->   Operation 251 'load' 'dictG_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 252 [1/1] (2.77ns)   --->   "%addr_cmp37 = icmp_eq  i64 %reuse_addr_reg34_load, i64 %zext_ln534_1"   --->   Operation 252 'icmp' 'addr_cmp37' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (1.58ns)   --->   "%store_ln534 = store i64 %zext_ln534_1, i64 %reuse_addr_reg34"   --->   Operation 253 'store' 'store_ln534' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 254 [1/1] (3.25ns)   --->   "%store_ln20 = store i32 %add_ln20, i8 %dictB_addr_1" [AirLight/source/AirLight.cpp:20]   --->   Operation 254 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 255 [1/1] (1.58ns)   --->   "%store_ln20 = store i32 %add_ln20, i32 %reuse_reg39" [AirLight/source/AirLight.cpp:20]   --->   Operation 255 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%reuse_reg33_load = load i32 %reuse_reg33"   --->   Operation 256 'load' 'reuse_reg33_load' <Predicate = (addr_cmp37)> <Delay = 0.00>
ST_10 : Operation 257 [1/2] (3.25ns)   --->   "%dictG_load = load i8 %dictG_addr_1" [AirLight/source/AirLight.cpp:22]   --->   Operation 257 'load' 'dictG_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln22)   --->   "%reuse_select38 = select i1 %addr_cmp37, i32 %reuse_reg33_load, i32 %dictG_load"   --->   Operation 258 'select' 'reuse_select38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln22 = add i32 %reuse_select38, i32 1" [AirLight/source/AirLight.cpp:22]   --->   Operation 259 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%empty_57 = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V"   --->   Operation 260 'read' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%pixIn_data_V_2 = extractvalue i14 %empty_57"   --->   Operation 261 'extractvalue' 'pixIn_data_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%pixIn_last_V = extractvalue i14 %empty_57"   --->   Operation 262 'extractvalue' 'pixIn_last_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i8 %pixIn_data_V_2"   --->   Operation 263 'zext' 'zext_ln534_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%dictR_addr_1 = getelementptr i32 %dictR, i64 0, i64 %zext_ln534_2" [AirLight/source/AirLight.cpp:24]   --->   Operation 264 'getelementptr' 'dictR_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 265 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [2/2] (3.25ns)   --->   "%dictR_load = load i8 %dictR_addr_1" [AirLight/source/AirLight.cpp:24]   --->   Operation 266 'load' 'dictR_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 267 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln534_2"   --->   Operation 267 'icmp' 'addr_cmp' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln534 = store i64 %zext_ln534_2, i64 %reuse_addr_reg"   --->   Operation 268 'store' 'store_ln534' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %pixIn_last_V, void %split, void" [AirLight/source/AirLight.cpp:25]   --->   Operation 269 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.80>
ST_11 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %add_ln22, i8 %dictG_addr_1" [AirLight/source/AirLight.cpp:22]   --->   Operation 270 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln22, i32 %reuse_reg33" [AirLight/source/AirLight.cpp:22]   --->   Operation 271 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 272 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_11 : Operation 273 [1/2] (3.25ns)   --->   "%dictR_load = load i8 %dictR_addr_1" [AirLight/source/AirLight.cpp:24]   --->   Operation 273 'load' 'dictR_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %dictR_load"   --->   Operation 274 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln24 = add i32 %reuse_select, i32 1" [AirLight/source/AirLight.cpp:24]   --->   Operation 275 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%size = phi i32 %size_1, void %split, i32 0, void %split.preheader"   --->   Operation 276 'phi' 'size' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (2.55ns)   --->   "%size_1 = add i32 %size, i32 1" [AirLight/source/AirLight.cpp:18]   --->   Operation 277 'add' 'size_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1" [AirLight/source/AirLight.cpp:14]   --->   Operation 278 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [AirLight/source/AirLight.cpp:14]   --->   Operation 279 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln24 = store i32 %add_ln24, i8 %dictR_addr_1" [AirLight/source/AirLight.cpp:24]   --->   Operation 280 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 281 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %add_ln24, i32 %reuse_reg" [AirLight/source/AirLight.cpp:24]   --->   Operation 281 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 282 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 282 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 283 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 283 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 284 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 284 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 285 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 285 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.28>
ST_17 : Operation 286 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 286 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.28>
ST_18 : Operation 287 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %size_1" [AirLight/source/AirLight.cpp:27]   --->   Operation 287 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 288 [7/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 288 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 289 [6/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 289 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.71>
ST_21 : Operation 290 [5/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 290 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.71>
ST_22 : Operation 291 [4/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 291 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.71>
ST_23 : Operation 292 [3/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 292 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.71>
ST_24 : Operation 293 [2/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 293 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.71>
ST_25 : Operation 294 [1/7] (6.71ns)   --->   "%dc = dmul i64 %conv, i64 0.05" [AirLight/source/AirLight.cpp:27]   --->   Operation 294 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.94>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 295 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 296 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 297 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i64 %data_V"   --->   Operation 298 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_6, i1 0"   --->   Operation 299 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 300 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 301 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 302 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 303 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_5"   --->   Operation 304 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 305 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 306 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 307 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 308 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 309 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 310 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 311 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 312 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 313 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 314 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 315 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 315 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 316 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 316 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 317 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [AirLight/source/AirLight.cpp:29]   --->   Operation 317 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 318 [1/1] (0.00ns)   --->   "%i = phi i9 255, void, i9 %add_ln29, void" [AirLight/source/AirLight.cpp:29]   --->   Operation 318 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%totalB = phi i32 0, void, i32 %totalB_1, void"   --->   Operation 319 'phi' 'totalB' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [AirLight/source/AirLight.cpp:29]   --->   Operation 320 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 321 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_2, void %.split23, void %.loopexit88.loopexit" [AirLight/source/AirLight.cpp:29]   --->   Operation 322 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %i" [AirLight/source/AirLight.cpp:29]   --->   Operation 323 'zext' 'zext_ln29' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%dictB_addr_2 = getelementptr i32 %dictB, i64 0, i64 %zext_ln29" [AirLight/source/AirLight.cpp:32]   --->   Operation 324 'getelementptr' 'dictB_addr_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_28 : Operation 325 [2/2] (3.25ns)   --->   "%dictB_load_1 = load i8 %dictB_addr_2" [AirLight/source/AirLight.cpp:32]   --->   Operation 325 'load' 'dictB_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 29 <SV = 28> <Delay = 5.80>
ST_29 : Operation 326 [1/2] (3.25ns)   --->   "%dictB_load_1 = load i8 %dictB_addr_2" [AirLight/source/AirLight.cpp:32]   --->   Operation 326 'load' 'dictB_load_1' <Predicate = (!tmp_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_29 : Operation 327 [1/1] (2.55ns)   --->   "%totalB_1 = add i32 %dictB_load_1, i32 %totalB" [AirLight/source/AirLight.cpp:32]   --->   Operation 327 'add' 'totalB_1' <Predicate = (!tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.47>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1" [AirLight/source/AirLight.cpp:29]   --->   Operation 328 'specpipeline' 'specpipeline_ln29' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_30 : Operation 329 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [AirLight/source/AirLight.cpp:29]   --->   Operation 329 'specloopname' 'specloopname_ln29' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_30 : Operation 330 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_sgt  i32 %totalB_1, i32 %result_V" [AirLight/source/AirLight.cpp:33]   --->   Operation 330 'icmp' 'icmp_ln33' <Predicate = (!tmp_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void, void %.lr.ph110" [AirLight/source/AirLight.cpp:33]   --->   Operation 331 'br' 'br_ln33' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (1.82ns)   --->   "%add_ln29 = add i9 %i, i9 511" [AirLight/source/AirLight.cpp:29]   --->   Operation 332 'add' 'add_ln29' <Predicate = (!tmp_2 & !icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = (!tmp_2 & !icmp_ln33)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.58>
ST_31 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i9 %i" [AirLight/source/AirLight.cpp:34]   --->   Operation 334 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %trunc_ln34" [AirLight/source/AirLight.cpp:34]   --->   Operation 335 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [AirLight/source/AirLight.cpp:34]   --->   Operation 336 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 32 <SV = 31> <Delay = 3.52>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%j_1 = phi i64 %add_ln34, void %.split21, i64 %zext_ln34, void %.lr.ph110" [AirLight/source/AirLight.cpp:34]   --->   Operation 337 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%totalB_w = phi i32 %totalB_w_1, void %.split21, i32 0, void %.lr.ph110"   --->   Operation 338 'phi' 'totalB_w' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 339 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (2.77ns)   --->   "%icmp_ln34 = icmp_eq  i64 %j_1, i64 256" [AirLight/source/AirLight.cpp:34]   --->   Operation 340 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split21, void %._crit_edge111.loopexit" [AirLight/source/AirLight.cpp:34]   --->   Operation 341 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%dictB_addr_3 = getelementptr i32 %dictB, i64 0, i64 %j_1" [AirLight/source/AirLight.cpp:35]   --->   Operation 342 'getelementptr' 'dictB_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 343 [2/2] (3.25ns)   --->   "%dictB_load_2 = load i8 %dictB_addr_3" [AirLight/source/AirLight.cpp:35]   --->   Operation 343 'load' 'dictB_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %j_1" [AirLight/source/AirLight.cpp:35]   --->   Operation 344 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (3.52ns)   --->   "%add_ln34 = add i64 %j_1, i64 1" [AirLight/source/AirLight.cpp:34]   --->   Operation 345 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 346 [1/2] (3.25ns)   --->   "%dictB_load_2 = load i8 %dictB_addr_3" [AirLight/source/AirLight.cpp:35]   --->   Operation 346 'load' 'dictB_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 347 [2/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %dictB_load_2, i32 %trunc_ln35" [AirLight/source/AirLight.cpp:35]   --->   Operation 347 'mul' 'mul_ln35' <Predicate = (!icmp_ln34)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.91>
ST_35 : Operation 348 [1/2] (6.91ns)   --->   "%mul_ln35 = mul i32 %dictB_load_2, i32 %trunc_ln35" [AirLight/source/AirLight.cpp:35]   --->   Operation 348 'mul' 'mul_ln35' <Predicate = (!icmp_ln34)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 349 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [AirLight/source/AirLight.cpp:34]   --->   Operation 349 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 350 [1/1] (2.55ns)   --->   "%totalB_w_1 = add i32 %mul_ln35, i32 %totalB_w" [AirLight/source/AirLight.cpp:35]   --->   Operation 350 'add' 'totalB_w_1' <Predicate = (!icmp_ln34)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 351 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 37 <SV = 32> <Delay = 4.13>
ST_37 : Operation 352 [36/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 352 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 4.13>
ST_38 : Operation 353 [35/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 353 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 4.13>
ST_39 : Operation 354 [34/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 354 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 4.13>
ST_40 : Operation 355 [33/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 355 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 4.13>
ST_41 : Operation 356 [32/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 356 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 4.13>
ST_42 : Operation 357 [31/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 357 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 4.13>
ST_43 : Operation 358 [30/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 358 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 4.13>
ST_44 : Operation 359 [29/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 359 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 4.13>
ST_45 : Operation 360 [28/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 360 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 4.13>
ST_46 : Operation 361 [27/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 361 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 4.13>
ST_47 : Operation 362 [26/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 362 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 4.13>
ST_48 : Operation 363 [25/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 363 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 4.13>
ST_49 : Operation 364 [24/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 364 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 4.13>
ST_50 : Operation 365 [23/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 365 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 4.13>
ST_51 : Operation 366 [22/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 366 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 4.13>
ST_52 : Operation 367 [21/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 367 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 4.13>
ST_53 : Operation 368 [20/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 368 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 4.13>
ST_54 : Operation 369 [19/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 369 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 4.13>
ST_55 : Operation 370 [18/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 370 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 4.13>
ST_56 : Operation 371 [17/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 371 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 4.13>
ST_57 : Operation 372 [16/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 372 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 4.13>
ST_58 : Operation 373 [15/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 373 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 4.13>
ST_59 : Operation 374 [14/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 374 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 4.13>
ST_60 : Operation 375 [13/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 375 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 4.13>
ST_61 : Operation 376 [12/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 376 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 4.13>
ST_62 : Operation 377 [11/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 377 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 4.13>
ST_63 : Operation 378 [10/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 378 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 4.13>
ST_64 : Operation 379 [9/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 379 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 4.13>
ST_65 : Operation 380 [8/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 380 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 4.13>
ST_66 : Operation 381 [7/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 381 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 4.13>
ST_67 : Operation 382 [6/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 382 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 4.13>
ST_68 : Operation 383 [5/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 383 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 4.13>
ST_69 : Operation 384 [4/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 384 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 4.13>
ST_70 : Operation 385 [3/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 385 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 4.13>
ST_71 : Operation 386 [2/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 386 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 4.13>
ST_72 : Operation 387 [1/36] (4.13ns)   --->   "%sdiv_ln36 = sdiv i32 %totalB_w, i32 %totalB_1" [AirLight/source/AirLight.cpp:36]   --->   Operation 387 'sdiv' 'sdiv_ln36' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 388 [2/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %B_A, i32 %sdiv_ln36" [AirLight/source/AirLight.cpp:36]   --->   Operation 388 'write' 'write_ln36' <Predicate = true> <Delay = 0.00>

State 73 <SV = 68> <Delay = 1.58>
ST_73 : Operation 389 [1/2] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %B_A, i32 %sdiv_ln36" [AirLight/source/AirLight.cpp:36]   --->   Operation 389 'write' 'write_ln36' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_73 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln37 = br void %.loopexit88" [AirLight/source/AirLight.cpp:37]   --->   Operation 390 'br' 'br_ln37' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_73 : Operation 391 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [AirLight/source/AirLight.cpp:40]   --->   Operation 391 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 74 <SV = 28> <Delay = 0.00>
ST_74 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit88"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 69> <Delay = 3.25>
ST_75 : Operation 393 [1/1] (0.00ns)   --->   "%i_1 = phi i9 255, void %.loopexit88, i9 %add_ln40, void" [AirLight/source/AirLight.cpp:40]   --->   Operation 393 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 394 [1/1] (0.00ns)   --->   "%totalG = phi i32 0, void %.loopexit88, i32 %totalG_1, void"   --->   Operation 394 'phi' 'totalG' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 8" [AirLight/source/AirLight.cpp:40]   --->   Operation 395 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 396 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 396 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %tmp_3, void %.split19, void %.loopexit87.loopexit" [AirLight/source/AirLight.cpp:40]   --->   Operation 397 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i9 %i_1" [AirLight/source/AirLight.cpp:40]   --->   Operation 398 'zext' 'zext_ln40' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_75 : Operation 399 [1/1] (0.00ns)   --->   "%dictG_addr_2 = getelementptr i32 %dictG, i64 0, i64 %zext_ln40" [AirLight/source/AirLight.cpp:43]   --->   Operation 399 'getelementptr' 'dictG_addr_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_75 : Operation 400 [2/2] (3.25ns)   --->   "%dictG_load_1 = load i8 %dictG_addr_2" [AirLight/source/AirLight.cpp:43]   --->   Operation 400 'load' 'dictG_load_1' <Predicate = (!tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 76 <SV = 70> <Delay = 5.80>
ST_76 : Operation 401 [1/2] (3.25ns)   --->   "%dictG_load_1 = load i8 %dictG_addr_2" [AirLight/source/AirLight.cpp:43]   --->   Operation 401 'load' 'dictG_load_1' <Predicate = (!tmp_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_76 : Operation 402 [1/1] (2.55ns)   --->   "%totalG_1 = add i32 %dictG_load_1, i32 %totalG" [AirLight/source/AirLight.cpp:43]   --->   Operation 402 'add' 'totalG_1' <Predicate = (!tmp_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 71> <Delay = 2.47>
ST_77 : Operation 403 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1" [AirLight/source/AirLight.cpp:14]   --->   Operation 403 'specpipeline' 'specpipeline_ln14' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_77 : Operation 404 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [AirLight/source/AirLight.cpp:14]   --->   Operation 404 'specloopname' 'specloopname_ln14' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_77 : Operation 405 [1/1] (2.47ns)   --->   "%icmp_ln44 = icmp_sgt  i32 %totalG_1, i32 %result_V" [AirLight/source/AirLight.cpp:44]   --->   Operation 405 'icmp' 'icmp_ln44' <Predicate = (!tmp_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void, void %.lr.ph101" [AirLight/source/AirLight.cpp:44]   --->   Operation 406 'br' 'br_ln44' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_77 : Operation 407 [1/1] (1.82ns)   --->   "%add_ln40 = add i9 %i_1, i9 511" [AirLight/source/AirLight.cpp:40]   --->   Operation 407 'add' 'add_ln40' <Predicate = (!tmp_3 & !icmp_ln44)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 408 'br' 'br_ln0' <Predicate = (!tmp_3 & !icmp_ln44)> <Delay = 0.00>

State 78 <SV = 72> <Delay = 1.58>
ST_78 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i9 %i_1" [AirLight/source/AirLight.cpp:45]   --->   Operation 409 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %trunc_ln45" [AirLight/source/AirLight.cpp:45]   --->   Operation 410 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 411 [1/1] (1.58ns)   --->   "%br_ln45 = br void" [AirLight/source/AirLight.cpp:45]   --->   Operation 411 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 79 <SV = 73> <Delay = 3.52>
ST_79 : Operation 412 [1/1] (0.00ns)   --->   "%j_3 = phi i64 %add_ln45, void %.split17, i64 %zext_ln45, void %.lr.ph101" [AirLight/source/AirLight.cpp:45]   --->   Operation 412 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 413 [1/1] (0.00ns)   --->   "%totalG_w = phi i32 %totalG_w_1, void %.split17, i32 0, void %.lr.ph101"   --->   Operation 413 'phi' 'totalG_w' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 414 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 415 [1/1] (2.77ns)   --->   "%icmp_ln45 = icmp_eq  i64 %j_3, i64 256" [AirLight/source/AirLight.cpp:45]   --->   Operation 415 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split17, void %._crit_edge102.loopexit" [AirLight/source/AirLight.cpp:45]   --->   Operation 416 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 417 [1/1] (0.00ns)   --->   "%dictG_addr_3 = getelementptr i32 %dictG, i64 0, i64 %j_3" [AirLight/source/AirLight.cpp:46]   --->   Operation 417 'getelementptr' 'dictG_addr_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_79 : Operation 418 [2/2] (3.25ns)   --->   "%dictG_load_2 = load i8 %dictG_addr_3" [AirLight/source/AirLight.cpp:46]   --->   Operation 418 'load' 'dictG_load_2' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_79 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i64 %j_3" [AirLight/source/AirLight.cpp:46]   --->   Operation 419 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_79 : Operation 420 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %j_3, i64 1" [AirLight/source/AirLight.cpp:45]   --->   Operation 420 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 74> <Delay = 3.25>
ST_80 : Operation 421 [1/2] (3.25ns)   --->   "%dictG_load_2 = load i8 %dictG_addr_3" [AirLight/source/AirLight.cpp:46]   --->   Operation 421 'load' 'dictG_load_2' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 81 <SV = 75> <Delay = 6.91>
ST_81 : Operation 422 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i32 %dictG_load_2, i32 %trunc_ln46" [AirLight/source/AirLight.cpp:46]   --->   Operation 422 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 76> <Delay = 6.91>
ST_82 : Operation 423 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i32 %dictG_load_2, i32 %trunc_ln46" [AirLight/source/AirLight.cpp:46]   --->   Operation 423 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 77> <Delay = 2.55>
ST_83 : Operation 424 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AirLight/source/AirLight.cpp:14]   --->   Operation 424 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_83 : Operation 425 [1/1] (2.55ns)   --->   "%totalG_w_1 = add i32 %mul_ln46, i32 %totalG_w" [AirLight/source/AirLight.cpp:46]   --->   Operation 425 'add' 'totalG_w_1' <Predicate = (!icmp_ln45)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 426 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 84 <SV = 74> <Delay = 4.13>
ST_84 : Operation 427 [36/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 427 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 75> <Delay = 4.13>
ST_85 : Operation 428 [35/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 428 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 76> <Delay = 4.13>
ST_86 : Operation 429 [34/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 429 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 77> <Delay = 4.13>
ST_87 : Operation 430 [33/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 430 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 78> <Delay = 4.13>
ST_88 : Operation 431 [32/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 431 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 79> <Delay = 4.13>
ST_89 : Operation 432 [31/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 432 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 80> <Delay = 4.13>
ST_90 : Operation 433 [30/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 433 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 81> <Delay = 4.13>
ST_91 : Operation 434 [29/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 434 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 82> <Delay = 4.13>
ST_92 : Operation 435 [28/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 435 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 83> <Delay = 4.13>
ST_93 : Operation 436 [27/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 436 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 84> <Delay = 4.13>
ST_94 : Operation 437 [26/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 437 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 85> <Delay = 4.13>
ST_95 : Operation 438 [25/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 438 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 86> <Delay = 4.13>
ST_96 : Operation 439 [24/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 439 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 87> <Delay = 4.13>
ST_97 : Operation 440 [23/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 440 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 88> <Delay = 4.13>
ST_98 : Operation 441 [22/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 441 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 89> <Delay = 4.13>
ST_99 : Operation 442 [21/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 442 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 90> <Delay = 4.13>
ST_100 : Operation 443 [20/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 443 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 91> <Delay = 4.13>
ST_101 : Operation 444 [19/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 444 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 92> <Delay = 4.13>
ST_102 : Operation 445 [18/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 445 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 93> <Delay = 4.13>
ST_103 : Operation 446 [17/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 446 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 94> <Delay = 4.13>
ST_104 : Operation 447 [16/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 447 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 95> <Delay = 4.13>
ST_105 : Operation 448 [15/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 448 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 96> <Delay = 4.13>
ST_106 : Operation 449 [14/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 449 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 97> <Delay = 4.13>
ST_107 : Operation 450 [13/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 450 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 98> <Delay = 4.13>
ST_108 : Operation 451 [12/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 451 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 99> <Delay = 4.13>
ST_109 : Operation 452 [11/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 452 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 100> <Delay = 4.13>
ST_110 : Operation 453 [10/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 453 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 101> <Delay = 4.13>
ST_111 : Operation 454 [9/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 454 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 102> <Delay = 4.13>
ST_112 : Operation 455 [8/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 455 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 103> <Delay = 4.13>
ST_113 : Operation 456 [7/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 456 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 104> <Delay = 4.13>
ST_114 : Operation 457 [6/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 457 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 105> <Delay = 4.13>
ST_115 : Operation 458 [5/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 458 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 106> <Delay = 4.13>
ST_116 : Operation 459 [4/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 459 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 107> <Delay = 4.13>
ST_117 : Operation 460 [3/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 460 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 108> <Delay = 4.13>
ST_118 : Operation 461 [2/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 461 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 109> <Delay = 4.13>
ST_119 : Operation 462 [1/36] (4.13ns)   --->   "%sdiv_ln47 = sdiv i32 %totalG_w, i32 %totalG_1" [AirLight/source/AirLight.cpp:47]   --->   Operation 462 'sdiv' 'sdiv_ln47' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 463 [2/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %G_A, i32 %sdiv_ln47" [AirLight/source/AirLight.cpp:47]   --->   Operation 463 'write' 'write_ln47' <Predicate = true> <Delay = 0.00>

State 120 <SV = 110> <Delay = 1.58>
ST_120 : Operation 464 [1/2] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %G_A, i32 %sdiv_ln47" [AirLight/source/AirLight.cpp:47]   --->   Operation 464 'write' 'write_ln47' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_120 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln48 = br void %.loopexit87" [AirLight/source/AirLight.cpp:48]   --->   Operation 465 'br' 'br_ln48' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_120 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln51 = br void" [AirLight/source/AirLight.cpp:51]   --->   Operation 466 'br' 'br_ln51' <Predicate = true> <Delay = 1.58>

State 121 <SV = 70> <Delay = 0.00>
ST_121 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit87"   --->   Operation 467 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 122 <SV = 111> <Delay = 3.25>
ST_122 : Operation 468 [1/1] (0.00ns)   --->   "%i_2 = phi i9 255, void %.loopexit87, i9 %add_ln51, void" [AirLight/source/AirLight.cpp:51]   --->   Operation 468 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 469 [1/1] (0.00ns)   --->   "%totalR = phi i32 0, void %.loopexit87, i32 %totalR_1, void"   --->   Operation 469 'phi' 'totalR' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [AirLight/source/AirLight.cpp:51]   --->   Operation 470 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 471 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 471 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp_4, void %.split15, void %.loopexit.loopexit" [AirLight/source/AirLight.cpp:51]   --->   Operation 472 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %i_2" [AirLight/source/AirLight.cpp:51]   --->   Operation 473 'zext' 'zext_ln51' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_122 : Operation 474 [1/1] (0.00ns)   --->   "%dictR_addr_2 = getelementptr i32 %dictR, i64 0, i64 %zext_ln51" [AirLight/source/AirLight.cpp:54]   --->   Operation 474 'getelementptr' 'dictR_addr_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_122 : Operation 475 [2/2] (3.25ns)   --->   "%dictR_load_1 = load i8 %dictR_addr_2" [AirLight/source/AirLight.cpp:54]   --->   Operation 475 'load' 'dictR_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 123 <SV = 112> <Delay = 5.80>
ST_123 : Operation 476 [1/2] (3.25ns)   --->   "%dictR_load_1 = load i8 %dictR_addr_2" [AirLight/source/AirLight.cpp:54]   --->   Operation 476 'load' 'dictR_load_1' <Predicate = (!tmp_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_123 : Operation 477 [1/1] (2.55ns)   --->   "%totalR_1 = add i32 %dictR_load_1, i32 %totalR" [AirLight/source/AirLight.cpp:54]   --->   Operation 477 'add' 'totalR_1' <Predicate = (!tmp_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 113> <Delay = 2.47>
ST_124 : Operation 478 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1" [AirLight/source/AirLight.cpp:14]   --->   Operation 478 'specpipeline' 'specpipeline_ln14' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_124 : Operation 479 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [AirLight/source/AirLight.cpp:14]   --->   Operation 479 'specloopname' 'specloopname_ln14' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_124 : Operation 480 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_sgt  i32 %totalR_1, i32 %result_V" [AirLight/source/AirLight.cpp:55]   --->   Operation 480 'icmp' 'icmp_ln55' <Predicate = (!tmp_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %.lr.ph" [AirLight/source/AirLight.cpp:55]   --->   Operation 481 'br' 'br_ln55' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_124 : Operation 482 [1/1] (1.82ns)   --->   "%add_ln51 = add i9 %i_2, i9 511" [AirLight/source/AirLight.cpp:51]   --->   Operation 482 'add' 'add_ln51' <Predicate = (!tmp_4 & !icmp_ln55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 483 'br' 'br_ln0' <Predicate = (!tmp_4 & !icmp_ln55)> <Delay = 0.00>

State 125 <SV = 114> <Delay = 1.58>
ST_125 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i9 %i_2" [AirLight/source/AirLight.cpp:56]   --->   Operation 484 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %trunc_ln56" [AirLight/source/AirLight.cpp:56]   --->   Operation 485 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 486 [1/1] (1.58ns)   --->   "%br_ln56 = br void" [AirLight/source/AirLight.cpp:56]   --->   Operation 486 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>

State 126 <SV = 115> <Delay = 3.52>
ST_126 : Operation 487 [1/1] (0.00ns)   --->   "%j_5 = phi i64 %add_ln56, void %.split, i64 %zext_ln56, void %.lr.ph" [AirLight/source/AirLight.cpp:56]   --->   Operation 487 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 488 [1/1] (0.00ns)   --->   "%totalR_w = phi i32 %totalR_w_1, void %.split, i32 0, void %.lr.ph"   --->   Operation 488 'phi' 'totalR_w' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 489 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 489 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 490 [1/1] (2.77ns)   --->   "%icmp_ln56 = icmp_eq  i64 %j_5, i64 256" [AirLight/source/AirLight.cpp:56]   --->   Operation 490 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split, void %._crit_edge.loopexit" [AirLight/source/AirLight.cpp:56]   --->   Operation 491 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 492 [1/1] (0.00ns)   --->   "%dictR_addr_3 = getelementptr i32 %dictR, i64 0, i64 %j_5" [AirLight/source/AirLight.cpp:57]   --->   Operation 492 'getelementptr' 'dictR_addr_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_126 : Operation 493 [2/2] (3.25ns)   --->   "%dictR_load_2 = load i8 %dictR_addr_3" [AirLight/source/AirLight.cpp:57]   --->   Operation 493 'load' 'dictR_load_2' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_126 : Operation 494 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i64 %j_5" [AirLight/source/AirLight.cpp:57]   --->   Operation 494 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_126 : Operation 495 [1/1] (3.52ns)   --->   "%add_ln56 = add i64 %j_5, i64 1" [AirLight/source/AirLight.cpp:56]   --->   Operation 495 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 116> <Delay = 3.25>
ST_127 : Operation 496 [1/2] (3.25ns)   --->   "%dictR_load_2 = load i8 %dictR_addr_3" [AirLight/source/AirLight.cpp:57]   --->   Operation 496 'load' 'dictR_load_2' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 128 <SV = 117> <Delay = 6.91>
ST_128 : Operation 497 [2/2] (6.91ns)   --->   "%mul_ln57 = mul i32 %dictR_load_2, i32 %trunc_ln57" [AirLight/source/AirLight.cpp:57]   --->   Operation 497 'mul' 'mul_ln57' <Predicate = (!icmp_ln56)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 118> <Delay = 6.91>
ST_129 : Operation 498 [1/2] (6.91ns)   --->   "%mul_ln57 = mul i32 %dictR_load_2, i32 %trunc_ln57" [AirLight/source/AirLight.cpp:57]   --->   Operation 498 'mul' 'mul_ln57' <Predicate = (!icmp_ln56)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 119> <Delay = 2.55>
ST_130 : Operation 499 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [AirLight/source/AirLight.cpp:14]   --->   Operation 499 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_130 : Operation 500 [1/1] (2.55ns)   --->   "%totalR_w_1 = add i32 %mul_ln57, i32 %totalR_w" [AirLight/source/AirLight.cpp:57]   --->   Operation 500 'add' 'totalR_w_1' <Predicate = (!icmp_ln56)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 501 'br' 'br_ln0' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 131 <SV = 116> <Delay = 4.13>
ST_131 : Operation 502 [36/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 502 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 117> <Delay = 4.13>
ST_132 : Operation 503 [35/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 503 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 118> <Delay = 4.13>
ST_133 : Operation 504 [34/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 504 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 119> <Delay = 4.13>
ST_134 : Operation 505 [33/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 505 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 120> <Delay = 4.13>
ST_135 : Operation 506 [32/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 506 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 121> <Delay = 4.13>
ST_136 : Operation 507 [31/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 507 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 122> <Delay = 4.13>
ST_137 : Operation 508 [30/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 508 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 123> <Delay = 4.13>
ST_138 : Operation 509 [29/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 509 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 124> <Delay = 4.13>
ST_139 : Operation 510 [28/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 510 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 125> <Delay = 4.13>
ST_140 : Operation 511 [27/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 511 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 126> <Delay = 4.13>
ST_141 : Operation 512 [26/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 512 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 127> <Delay = 4.13>
ST_142 : Operation 513 [25/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 513 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 128> <Delay = 4.13>
ST_143 : Operation 514 [24/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 514 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 129> <Delay = 4.13>
ST_144 : Operation 515 [23/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 515 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 130> <Delay = 4.13>
ST_145 : Operation 516 [22/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 516 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 131> <Delay = 4.13>
ST_146 : Operation 517 [21/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 517 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 132> <Delay = 4.13>
ST_147 : Operation 518 [20/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 518 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 133> <Delay = 4.13>
ST_148 : Operation 519 [19/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 519 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 134> <Delay = 4.13>
ST_149 : Operation 520 [18/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 520 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 135> <Delay = 4.13>
ST_150 : Operation 521 [17/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 521 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 136> <Delay = 4.13>
ST_151 : Operation 522 [16/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 522 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 137> <Delay = 4.13>
ST_152 : Operation 523 [15/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 523 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 138> <Delay = 4.13>
ST_153 : Operation 524 [14/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 524 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 139> <Delay = 4.13>
ST_154 : Operation 525 [13/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 525 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 140> <Delay = 4.13>
ST_155 : Operation 526 [12/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 526 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 141> <Delay = 4.13>
ST_156 : Operation 527 [11/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 527 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 142> <Delay = 4.13>
ST_157 : Operation 528 [10/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 528 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 143> <Delay = 4.13>
ST_158 : Operation 529 [9/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 529 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 144> <Delay = 4.13>
ST_159 : Operation 530 [8/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 530 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 145> <Delay = 4.13>
ST_160 : Operation 531 [7/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 531 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 146> <Delay = 4.13>
ST_161 : Operation 532 [6/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 532 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 147> <Delay = 4.13>
ST_162 : Operation 533 [5/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 533 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 148> <Delay = 4.13>
ST_163 : Operation 534 [4/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 534 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 149> <Delay = 4.13>
ST_164 : Operation 535 [3/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 535 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 150> <Delay = 4.13>
ST_165 : Operation 536 [2/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 536 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 151> <Delay = 4.13>
ST_166 : Operation 537 [1/36] (4.13ns)   --->   "%sdiv_ln58 = sdiv i32 %totalR_w, i32 %totalR_1" [AirLight/source/AirLight.cpp:58]   --->   Operation 537 'sdiv' 'sdiv_ln58' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 538 [2/2] (0.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %R_A, i32 %sdiv_ln58" [AirLight/source/AirLight.cpp:58]   --->   Operation 538 'write' 'write_ln58' <Predicate = true> <Delay = 0.00>

State 167 <SV = 152> <Delay = 0.00>
ST_167 : Operation 539 [1/2] (0.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %R_A, i32 %sdiv_ln58" [AirLight/source/AirLight.cpp:58]   --->   Operation 539 'write' 'write_ln58' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_167 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln59 = br void %.loopexit" [AirLight/source/AirLight.cpp:59]   --->   Operation 540 'br' 'br_ln59' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_167 : Operation 541 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [AirLight/source/AirLight.cpp:62]   --->   Operation 541 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>

State 168 <SV = 112> <Delay = 0.00>
ST_168 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 542 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_47') [38]  (1.59 ns)

 <State 2>: 4.91ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_47') [38]  (0 ns)
	'getelementptr' operation ('dictB_addr') [46]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'dictB', AirLight/source/AirLight.cpp:11 [47]  (3.25 ns)
	blocking operation 1.66 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_49') with incoming values : ('empty_50') [52]  (1.59 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'phi' operation ('empty_49') with incoming values : ('empty_50') [52]  (0 ns)
	'getelementptr' operation ('dictG_addr') [60]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'dictG', AirLight/source/AirLight.cpp:12 [61]  (3.25 ns)
	blocking operation 1.66 ns on control path)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_52') with incoming values : ('empty_53') [66]  (1.59 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'phi' operation ('empty_52') with incoming values : ('empty_53') [66]  (0 ns)
	'getelementptr' operation ('dictR_addr') [74]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'dictR', AirLight/source/AirLight.cpp:13 [75]  (3.25 ns)
	blocking operation 1.66 ns on control path)

 <State 7>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [78]  (1.59 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	axis read on port 'src_V_data_V' [90]  (0 ns)
	'getelementptr' operation ('dictB_addr_1', AirLight/source/AirLight.cpp:20) [93]  (0 ns)
	'load' operation ('dictB_load', AirLight/source/AirLight.cpp:20) on array 'dictB', AirLight/source/AirLight.cpp:11 [96]  (3.25 ns)

 <State 9>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictB_load', AirLight/source/AirLight.cpp:20) on array 'dictB', AirLight/source/AirLight.cpp:11 [96]  (3.25 ns)
	'select' operation ('reuse_select44') [98]  (0 ns)
	'add' operation ('add_ln20', AirLight/source/AirLight.cpp:20) [99]  (2.55 ns)

 <State 10>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictG_load', AirLight/source/AirLight.cpp:22) on array 'dictG', AirLight/source/AirLight.cpp:12 [109]  (3.25 ns)
	'select' operation ('reuse_select38') [111]  (0 ns)
	'add' operation ('add_ln22', AirLight/source/AirLight.cpp:22) [112]  (2.55 ns)

 <State 11>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictR_load', AirLight/source/AirLight.cpp:24) on array 'dictR', AirLight/source/AirLight.cpp:13 [123]  (3.25 ns)
	'select' operation ('reuse_select') [125]  (0 ns)
	'add' operation ('add_ln24', AirLight/source/AirLight.cpp:24) [126]  (2.55 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln24', AirLight/source/AirLight.cpp:24) of variable 'add_ln24', AirLight/source/AirLight.cpp:24 on array 'dictR', AirLight/source/AirLight.cpp:13 [127]  (3.25 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 14>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 15>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 17>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 18>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('conv', AirLight/source/AirLight.cpp:27) [132]  (6.28 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 20>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 21>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 22>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 23>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 24>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 25>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('x', AirLight/source/AirLight.cpp:27) [133]  (6.72 ns)

 <State 26>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [141]  (1.64 ns)
	'select' operation ('ush') [145]  (0.697 ns)
	'shl' operation ('r.V') [149]  (0 ns)
	'select' operation ('val') [153]  (4.61 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [154]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [155]  (0.698 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', AirLight/source/AirLight.cpp:29) with incoming values : ('add_ln29', AirLight/source/AirLight.cpp:29) [158]  (0 ns)
	'getelementptr' operation ('dictB_addr_2', AirLight/source/AirLight.cpp:32) [167]  (0 ns)
	'load' operation ('dictB_load_1', AirLight/source/AirLight.cpp:32) on array 'dictB', AirLight/source/AirLight.cpp:11 [168]  (3.25 ns)

 <State 29>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictB_load_1', AirLight/source/AirLight.cpp:32) on array 'dictB', AirLight/source/AirLight.cpp:11 [168]  (3.25 ns)
	'add' operation ('totalB', AirLight/source/AirLight.cpp:32) [169]  (2.55 ns)

 <State 30>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', AirLight/source/AirLight.cpp:33) [170]  (2.47 ns)

 <State 31>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', AirLight/source/AirLight.cpp:34) with incoming values : ('zext_ln34', AirLight/source/AirLight.cpp:34) ('add_ln34', AirLight/source/AirLight.cpp:34) [180]  (1.59 ns)

 <State 32>: 3.52ns
The critical path consists of the following:
	'phi' operation ('j', AirLight/source/AirLight.cpp:34) with incoming values : ('zext_ln34', AirLight/source/AirLight.cpp:34) ('add_ln34', AirLight/source/AirLight.cpp:34) [180]  (0 ns)
	'add' operation ('add_ln34', AirLight/source/AirLight.cpp:34) [192]  (3.52 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('dictB_load_2', AirLight/source/AirLight.cpp:35) on array 'dictB', AirLight/source/AirLight.cpp:11 [188]  (3.25 ns)

 <State 34>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', AirLight/source/AirLight.cpp:35) [190]  (6.91 ns)

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', AirLight/source/AirLight.cpp:35) [190]  (6.91 ns)

 <State 36>: 2.55ns
The critical path consists of the following:
	'add' operation ('totalB_w', AirLight/source/AirLight.cpp:35) [191]  (2.55 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 52>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 53>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 54>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 55>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 56>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 57>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 58>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 59>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 60>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 61>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 62>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 63>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 64>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 65>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 66>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 67>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 68>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 69>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 70>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 71>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 72>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln36', AirLight/source/AirLight.cpp:36) [195]  (4.13 ns)

 <State 73>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', AirLight/source/AirLight.cpp:40) with incoming values : ('add_ln40', AirLight/source/AirLight.cpp:40) [203]  (1.59 ns)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', AirLight/source/AirLight.cpp:40) with incoming values : ('add_ln40', AirLight/source/AirLight.cpp:40) [203]  (0 ns)
	'getelementptr' operation ('dictG_addr_2', AirLight/source/AirLight.cpp:43) [212]  (0 ns)
	'load' operation ('dictG_load_1', AirLight/source/AirLight.cpp:43) on array 'dictG', AirLight/source/AirLight.cpp:12 [213]  (3.25 ns)

 <State 76>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictG_load_1', AirLight/source/AirLight.cpp:43) on array 'dictG', AirLight/source/AirLight.cpp:12 [213]  (3.25 ns)
	'add' operation ('totalG', AirLight/source/AirLight.cpp:43) [214]  (2.55 ns)

 <State 77>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln44', AirLight/source/AirLight.cpp:44) [215]  (2.47 ns)

 <State 78>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', AirLight/source/AirLight.cpp:45) with incoming values : ('zext_ln45', AirLight/source/AirLight.cpp:45) ('add_ln45', AirLight/source/AirLight.cpp:45) [225]  (1.59 ns)

 <State 79>: 3.52ns
The critical path consists of the following:
	'phi' operation ('j', AirLight/source/AirLight.cpp:45) with incoming values : ('zext_ln45', AirLight/source/AirLight.cpp:45) ('add_ln45', AirLight/source/AirLight.cpp:45) [225]  (0 ns)
	'add' operation ('add_ln45', AirLight/source/AirLight.cpp:45) [237]  (3.52 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'load' operation ('dictG_load_2', AirLight/source/AirLight.cpp:46) on array 'dictG', AirLight/source/AirLight.cpp:12 [233]  (3.25 ns)

 <State 81>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', AirLight/source/AirLight.cpp:46) [235]  (6.91 ns)

 <State 82>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', AirLight/source/AirLight.cpp:46) [235]  (6.91 ns)

 <State 83>: 2.55ns
The critical path consists of the following:
	'add' operation ('totalG_w', AirLight/source/AirLight.cpp:46) [236]  (2.55 ns)

 <State 84>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 85>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 86>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 87>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 88>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 89>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 90>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 91>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 92>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 93>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 94>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 95>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 96>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 97>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 98>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 99>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 100>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 101>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 102>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 103>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 104>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 105>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 106>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 107>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 108>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 109>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 110>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 111>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 112>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 113>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 114>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 115>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 116>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 117>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 118>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 119>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln47', AirLight/source/AirLight.cpp:47) [240]  (4.13 ns)

 <State 120>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', AirLight/source/AirLight.cpp:51) with incoming values : ('add_ln51', AirLight/source/AirLight.cpp:51) [248]  (1.59 ns)

 <State 121>: 0ns
The critical path consists of the following:

 <State 122>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', AirLight/source/AirLight.cpp:51) with incoming values : ('add_ln51', AirLight/source/AirLight.cpp:51) [248]  (0 ns)
	'getelementptr' operation ('dictR_addr_2', AirLight/source/AirLight.cpp:54) [257]  (0 ns)
	'load' operation ('dictR_load_1', AirLight/source/AirLight.cpp:54) on array 'dictR', AirLight/source/AirLight.cpp:13 [258]  (3.25 ns)

 <State 123>: 5.81ns
The critical path consists of the following:
	'load' operation ('dictR_load_1', AirLight/source/AirLight.cpp:54) on array 'dictR', AirLight/source/AirLight.cpp:13 [258]  (3.25 ns)
	'add' operation ('totalR', AirLight/source/AirLight.cpp:54) [259]  (2.55 ns)

 <State 124>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln55', AirLight/source/AirLight.cpp:55) [260]  (2.47 ns)

 <State 125>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', AirLight/source/AirLight.cpp:56) with incoming values : ('zext_ln56', AirLight/source/AirLight.cpp:56) ('add_ln56', AirLight/source/AirLight.cpp:56) [270]  (1.59 ns)

 <State 126>: 3.52ns
The critical path consists of the following:
	'phi' operation ('j', AirLight/source/AirLight.cpp:56) with incoming values : ('zext_ln56', AirLight/source/AirLight.cpp:56) ('add_ln56', AirLight/source/AirLight.cpp:56) [270]  (0 ns)
	'add' operation ('add_ln56', AirLight/source/AirLight.cpp:56) [282]  (3.52 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'load' operation ('dictR_load_2', AirLight/source/AirLight.cpp:57) on array 'dictR', AirLight/source/AirLight.cpp:13 [278]  (3.25 ns)

 <State 128>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln57', AirLight/source/AirLight.cpp:57) [280]  (6.91 ns)

 <State 129>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln57', AirLight/source/AirLight.cpp:57) [280]  (6.91 ns)

 <State 130>: 2.55ns
The critical path consists of the following:
	'add' operation ('totalR_w', AirLight/source/AirLight.cpp:57) [281]  (2.55 ns)

 <State 131>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 132>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 133>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 134>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 135>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 136>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 137>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 138>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 139>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 140>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 141>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 142>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 143>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 144>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 145>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 146>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 147>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 148>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 149>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 150>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 151>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 152>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 153>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 154>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 155>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 156>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 157>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 158>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 159>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 160>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 161>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 162>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 163>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 164>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 165>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 166>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln58', AirLight/source/AirLight.cpp:58) [285]  (4.13 ns)

 <State 167>: 0ns
The critical path consists of the following:

 <State 168>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
