Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_alu_isim_beh.exe -prj Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_alu_beh.prj work.test_alu work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_2to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_4to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_propagate.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_generate.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_8to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_adder_4bit.v" into library work
WARNING:HDLCompiler:248 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_adder_4bit.v" Line 26: Block identifier is required on this block
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_16to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_adder_16bit.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/SLL_mux.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/mux_32to1.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/cla_adder_32bit.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/xor_operator.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/SRL.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/SRA.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/slt_operator.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/SLL.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/or_operator.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/nor_operator.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/and_operator.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/alu.v" into library work
Analyzing Verilog file "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_alu.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/alu.v" Line 41: Size mismatch in connection of port <C0>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/alu.v" Line 42: Size mismatch in connection of port <C0>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/slt_operator.v" Line 24: Size mismatch in connection of port <C0>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/alu.v" Line 55: Size mismatch in connection of port <A>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "Z:/shared_with_vm/141git/cs141/pa2/lab2_start/alu.v" Line 56: Size mismatch in connection of port <A>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 104824 KB
Fuse CPU Usage: 1796 ms
Compiling module and_operator
Compiling module or_operator
Compiling module xor_operator
Compiling module nor_operator
Compiling module cla_generate
Compiling module cla_propagate
Compiling module cla_adder_4bit
Compiling module cla_adder_16bit
Compiling module cla_adder_32bit
Compiling module slt_operator
Compiling module mux_2to1_copy1
Compiling module mux_4to1_copy1
Compiling module mux_8to1_copy1
Compiling module mux_16to1_copy1
Compiling module mux_32to1(i=0)
Compiling module mux_32to1(i=1)
Compiling module mux_32to1_default
Compiling module mux_32to1(i=3)
Compiling module mux_32to1(i=4)
Compiling module mux_32to1(i=5)
Compiling module mux_32to1(i=6)
Compiling module mux_32to1(i=7)
Compiling module mux_32to1(i=8)
Compiling module mux_32to1(i=9)
Compiling module mux_32to1(i=10)
Compiling module mux_32to1(i=11)
Compiling module mux_32to1(i=12)
Compiling module mux_32to1(i=13)
Compiling module mux_32to1(i=14)
Compiling module mux_32to1(i=15)
Compiling module mux_32to1(i=16)
Compiling module mux_32to1(i=17)
Compiling module mux_32to1(i=18)
Compiling module mux_32to1(i=19)
Compiling module mux_32to1(i=20)
Compiling module mux_32to1(i=21)
Compiling module mux_32to1(i=22)
Compiling module mux_32to1(i=23)
Compiling module mux_32to1(i=24)
Compiling module mux_32to1(i=25)
Compiling module mux_32to1(i=26)
Compiling module mux_32to1(i=27)
Compiling module mux_32to1(i=28)
Compiling module mux_32to1(i=29)
Compiling module mux_32to1(i=30)
Compiling module mux_32to1(i=31)
Compiling module SRL
Compiling module SLL_mux(i=0)
Compiling module SLL_mux(i=1)
Compiling module SLL_mux_default
Compiling module SLL_mux(i=3)
Compiling module SLL_mux(i=4)
Compiling module SLL_mux(i=5)
Compiling module SLL_mux(i=6)
Compiling module SLL_mux(i=7)
Compiling module SLL_mux(i=8)
Compiling module SLL_mux(i=9)
Compiling module SLL_mux(i=10)
Compiling module SLL_mux(i=11)
Compiling module SLL_mux(i=12)
Compiling module SLL_mux(i=13)
Compiling module SLL_mux(i=14)
Compiling module SLL_mux(i=15)
Compiling module SLL_mux(i=16)
Compiling module SLL_mux(i=17)
Compiling module SLL_mux(i=18)
Compiling module SLL_mux(i=19)
Compiling module SLL_mux(i=20)
Compiling module SLL_mux(i=21)
Compiling module SLL_mux(i=22)
Compiling module SLL_mux(i=23)
Compiling module SLL_mux(i=24)
Compiling module SLL_mux(i=25)
Compiling module SLL_mux(i=26)
Compiling module SLL_mux(i=27)
Compiling module SLL_mux(i=28)
Compiling module SLL_mux(i=29)
Compiling module SLL_mux(i=30)
Compiling module SLL_mux(i=31)
Compiling module SLL
Compiling module mux_32to1(i=0,ARITHMETIC=1)
Compiling module mux_32to1(i=1,ARITHMETIC=1)
Compiling module mux_32to1(ARITHMETIC=1)
Compiling module mux_32to1(i=3,ARITHMETIC=1)
Compiling module mux_32to1(i=4,ARITHMETIC=1)
Compiling module mux_32to1(i=5,ARITHMETIC=1)
Compiling module mux_32to1(i=6,ARITHMETIC=1)
Compiling module mux_32to1(i=7,ARITHMETIC=1)
Compiling module mux_32to1(i=8,ARITHMETIC=1)
Compiling module mux_32to1(i=9,ARITHMETIC=1)
Compiling module mux_32to1(i=10,ARITHMETIC=1)
Compiling module mux_32to1(i=11,ARITHMETIC=1)
Compiling module mux_32to1(i=12,ARITHMETIC=1)
Compiling module mux_32to1(i=13,ARITHMETIC=1)
Compiling module mux_32to1(i=14,ARITHMETIC=1)
Compiling module mux_32to1(i=15,ARITHMETIC=1)
Compiling module mux_32to1(i=16,ARITHMETIC=1)
Compiling module mux_32to1(i=17,ARITHMETIC=1)
Compiling module mux_32to1(i=18,ARITHMETIC=1)
Compiling module mux_32to1(i=19,ARITHMETIC=1)
Compiling module mux_32to1(i=20,ARITHMETIC=1)
Compiling module mux_32to1(i=21,ARITHMETIC=1)
Compiling module mux_32to1(i=22,ARITHMETIC=1)
Compiling module mux_32to1(i=23,ARITHMETIC=1)
Compiling module mux_32to1(i=24,ARITHMETIC=1)
Compiling module mux_32to1(i=25,ARITHMETIC=1)
Compiling module mux_32to1(i=26,ARITHMETIC=1)
Compiling module mux_32to1(i=27,ARITHMETIC=1)
Compiling module mux_32to1(i=28,ARITHMETIC=1)
Compiling module mux_32to1(i=29,ARITHMETIC=1)
Compiling module mux_32to1(i=30,ARITHMETIC=1)
Compiling module mux_32to1(i=31,ARITHMETIC=1)
Compiling module SRA
Compiling module mux_2to1(BUSSIZE=32)
Compiling module mux_4to1(BUSSIZE=32)
Compiling module mux_8to1(BUSSIZE=32)
Compiling module mux_16to1
Compiling module mux_2to1(BUSSIZE=1)
Compiling module mux_4to1(BUSSIZE=1)
Compiling module mux_8to1(BUSSIZE=1)
Compiling module mux_16to1(BUSSIZE=1)
Compiling module alu
Compiling module test_alu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 124 Verilog Units
Built simulation executable Z:/shared_with_vm/141git/cs141/pa2/lab2_start/test_alu_isim_beh.exe
Fuse Memory Usage: 108392 KB
Fuse CPU Usage: 5014 ms
