15:44:01 INFO  : Registering command handlers for SDK TCF services
15:44:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\FPGA\prog3\prog3.sdk\temp_xsdb_launch_script.tcl
15:44:10 INFO  : XSCT server has started successfully.
15:44:11 INFO  : Successfully done setting XSCT server connection channel  
15:44:24 INFO  : Successfully done setting SDK workspace  
15:44:24 INFO  : Processing command line option -hwspec C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper.hdf.
15:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:43 INFO  : 'fpga -state' command is executed.
15:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:10 INFO  : 'jtag frequency' command is executed.
15:57:10 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:10 INFO  : Context for 'APU' is selected.
15:57:10 INFO  : System reset is completed.
15:57:13 INFO  : 'after 3000' command is executed.
15:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:16 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:16 INFO  : Context for 'APU' is selected.
15:57:16 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:16 INFO  : Context for 'APU' is selected.
15:57:17 INFO  : 'ps7_init' command is executed.
15:57:17 INFO  : 'ps7_post_config' command is executed.
15:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:17 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:17 INFO  : 'con' command is executed.
15:57:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:17 INFO  : Disconnected from the channel tcfchan#1.
15:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:01 INFO  : 'jtag frequency' command is executed.
15:59:01 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:01 INFO  : Context for 'APU' is selected.
15:59:01 INFO  : System reset is completed.
15:59:04 INFO  : 'after 3000' command is executed.
15:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:59:06 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:59:07 INFO  : Context for 'APU' is selected.
15:59:09 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:09 INFO  : Context for 'APU' is selected.
15:59:10 INFO  : 'ps7_init' command is executed.
15:59:10 INFO  : 'ps7_post_config' command is executed.
15:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:10 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:10 INFO  : 'con' command is executed.
15:59:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:59:10 INFO  : Disconnected from the channel tcfchan#2.
15:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:57 INFO  : 'jtag frequency' command is executed.
15:59:57 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:57 INFO  : Context for 'APU' is selected.
15:59:57 INFO  : System reset is completed.
16:00:00 INFO  : 'after 3000' command is executed.
16:00:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:03 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:03 INFO  : Context for 'APU' is selected.
16:00:05 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:06 INFO  : Context for 'APU' is selected.
16:00:06 INFO  : 'ps7_init' command is executed.
16:00:06 INFO  : 'ps7_post_config' command is executed.
16:00:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:07 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:07 INFO  : 'con' command is executed.
16:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:07 INFO  : Disconnected from the channel tcfchan#3.
16:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:01:01 INFO  : 'jtag frequency' command is executed.
16:01:01 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:01 INFO  : Context for 'APU' is selected.
16:01:02 INFO  : System reset is completed.
16:01:05 INFO  : 'after 3000' command is executed.
16:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:01:07 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:07 INFO  : Context for 'APU' is selected.
16:01:10 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:10 INFO  : Context for 'APU' is selected.
16:01:10 INFO  : 'ps7_init' command is executed.
16:01:10 INFO  : 'ps7_post_config' command is executed.
16:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:10 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:11 INFO  : 'con' command is executed.
16:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:01:11 INFO  : Disconnected from the channel tcfchan#4.
16:09:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:13 INFO  : 'jtag frequency' command is executed.
16:09:13 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:13 INFO  : Context for 'APU' is selected.
16:09:13 INFO  : System reset is completed.
16:09:17 INFO  : 'after 3000' command is executed.
16:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:19 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:19 INFO  : Context for 'APU' is selected.
16:09:21 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:22 INFO  : Context for 'APU' is selected.
16:09:22 INFO  : 'ps7_init' command is executed.
16:09:22 INFO  : 'ps7_post_config' command is executed.
16:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:22 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:23 INFO  : 'con' command is executed.
16:09:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:23 INFO  : Disconnected from the channel tcfchan#5.
17:25:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573118657443,  Project:1573112469714
17:25:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:26:31 INFO  : Copied contents of C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:26:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:26:39 INFO  : 
17:26:40 INFO  : Updating hardware inferred compiler options for prog3_parity.
17:26:40 INFO  : Clearing existing target manager status.
17:26:40 INFO  : Closing and re-opening the MSS file of ther project prog3_parity_bsp
17:26:41 INFO  : Closing and re-opening the MSS file of ther project prog3_parity_bsp
17:26:41 INFO  : Closing and re-opening the MSS file of ther project prog3_parity_bsp
17:26:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:26:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:28:05 INFO  : Registering command handlers for SDK TCF services
17:28:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\USER\FPGA\prog3\prog3.sdk\temp_xsdb_launch_script.tcl
17:28:08 INFO  : XSCT server has started successfully.
17:28:08 INFO  : Successfully done setting XSCT server connection channel  
17:28:08 INFO  : Successfully done setting SDK workspace  
17:28:08 INFO  : Processing command line option -hwspec C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper.hdf.
17:28:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:07 INFO  : 'jtag frequency' command is executed.
17:36:07 INFO  : Sourcing of 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:07 INFO  : Context for 'APU' is selected.
17:36:07 INFO  : System reset is completed.
17:36:10 INFO  : 'after 3000' command is executed.
17:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:13 INFO  : FPGA configured successfully with bitstream "C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:36:14 INFO  : Context for 'APU' is selected.
17:36:14 INFO  : Hardware design information is loaded from 'C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:36:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:14 INFO  : Context for 'APU' is selected.
17:36:14 INFO  : 'ps7_init' command is executed.
17:36:14 INFO  : 'ps7_post_config' command is executed.
17:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:15 INFO  : The application 'C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/USER/FPGA/prog3/prog3.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/USER/FPGA/prog3/prog3.sdk/prog3_parity/Debug/prog3_parity.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:15 INFO  : 'con' command is executed.
17:36:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:15 INFO  : Disconnected from the channel tcfchan#1.
