5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd ashift1.vcd -o ashift1.cdd -v ashift1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" ashift1.v 1 29 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
2 2 10 8000c 1 3d 5002 0 0 1 26 2 $u1
2 3 15 8000c 1 3d 5002 0 0 1 26 2 $u2
1 a 3 83000a 1 0 3 0 4 25 8aa
1 b 3 83000d 1 0 3 0 4 25 1aa
1 c 3 830010 1 0 3 0 4 25 eaa
4 1 1 0 0
4 2 1 0 0
4 3 1 0 0
3 1 main.$u0 "main.$u0" ashift1.v 0 8 1
2 4 6 50008 1 0 61004 0 0 4 16 0
2 5 6 10001 0 1 1400 0 0 4 9 a
2 6 6 10008 1 37 16 4 5
2 7 7 e000e 1 0 1008 0 0 32 52 5 0 0 0 0 0 0 0
2 8 7 50008 1 0 61008 0 0 4 20 1
2 9 7 5000e 1 43 1208 7 8 4 26 87aa
2 10 7 10001 0 1 1400 0 0 4 9 a
2 11 7 1000e 1 37 1a 9 10
4 11 0 0 0
4 6 11 11 11
3 1 main.$u1 "main.$u1" ashift1.v 0 13 1
2 12 11 50008 1 0 61004 0 0 4 16 0
2 13 11 10001 0 1 1400 0 0 4 9 b
2 14 11 10008 1 37 16 12 13
2 15 12 e000e 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 16 12 50008 1 0 61008 0 0 4 20 10
2 17 12 5000e 1 44 1208 15 16 4 26 1eaa
2 18 12 10001 0 1 1400 0 0 4 9 b
2 19 12 1000e 1 37 1a 17 18
4 19 0 0 0
4 14 11 19 19
3 1 main.$u2 "main.$u2" ashift1.v 0 18 1
2 20 16 50008 1 0 61004 0 0 4 16 0
2 21 16 10001 0 1 1400 0 0 4 9 c
2 22 16 10008 1 37 16 20 21
2 23 17 e000e 1 0 1008 0 0 32 52 4 0 0 0 0 0 0 0
2 24 17 50008 1 0 61008 0 0 4 20 40
2 25 17 5000e 1 44 1208 23 24 4 26 e1aa
2 26 17 10001 0 1 1400 0 0 4 9 c
2 27 17 1000e 1 37 1a 25 26
4 27 0 0 0
4 22 11 27 27
3 1 main.$u3 "main.$u3" ashift1.v 0 27 1
