// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\HSG\HSG_IP_src_PushPopSlicer_block5.v
// Created: 2018-10-21 17:42:59
// 
// Generated by MATLAB 9.3 and HDL Coder 3.11
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: HSG_IP_src_PushPopSlicer_block5
// Source Path: HSG/HSG/Image Filter5/LineBuffer/DataMemory/PushPopSlicer
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module HSG_IP_src_PushPopSlicer_block5
          (pushFIFO,
           popFIFO,
           pushFIFO1,
           popFIFO1,
           pushFIFO2,
           popFIFO2,
           pushFIFO3,
           popFIFO3,
           pushFIFO4,
           popFIFO4,
           pushFIFO5,
           popFIFO5,
           pushFIFO6,
           popFIFO6);


  input   [5:0] pushFIFO;  // ufix6
  input   [5:0] popFIFO;  // ufix6
  output  pushFIFO1;  // ufix1
  output  popFIFO1;  // ufix1
  output  pushFIFO2;  // ufix1
  output  popFIFO2;  // ufix1
  output  pushFIFO3;  // ufix1
  output  popFIFO3;  // ufix1
  output  pushFIFO4;  // ufix1
  output  popFIFO4;  // ufix1
  output  pushFIFO5;  // ufix1
  output  popFIFO5;  // ufix1
  output  pushFIFO6;  // ufix1
  output  popFIFO6;  // ufix1

  wire push1;  // ufix1
  wire pop1;  // ufix1
  wire push2;  // ufix1
  wire pop2;  // ufix1
  wire push3;  // ufix1
  wire pop3;  // ufix1
  wire push4;  // ufix1
  wire pop4;  // ufix1
  wire push5;  // ufix1
  wire pop5;  // ufix1
  wire push6;  // ufix1
  wire pop6;  // ufix1


  assign push1 = pushFIFO[0];



  assign pushFIFO1 = push1;

  assign pop1 = popFIFO[0];



  assign popFIFO1 = pop1;

  assign push2 = pushFIFO[1];



  assign pushFIFO2 = push2;

  assign pop2 = popFIFO[1];



  assign popFIFO2 = pop2;

  assign push3 = pushFIFO[2];



  assign pushFIFO3 = push3;

  assign pop3 = popFIFO[2];



  assign popFIFO3 = pop3;

  assign push4 = pushFIFO[3];



  assign pushFIFO4 = push4;

  assign pop4 = popFIFO[3];



  assign popFIFO4 = pop4;

  assign push5 = pushFIFO[4];



  assign pushFIFO5 = push5;

  assign pop5 = popFIFO[4];



  assign popFIFO5 = pop5;

  assign push6 = pushFIFO[5];



  assign pushFIFO6 = push6;

  assign pop6 = popFIFO[5];



  assign popFIFO6 = pop6;

endmodule  // HSG_IP_src_PushPopSlicer_block5

