
Efinity Interface Designer Timing Report
Version: 2023.1.150.1.5
Date: 2023-11-11 14:14

Copyright (C) 2017 - 2023 Efinix Inc. All rights reserved.

Device: Ti60F225
Project: DDR3_MC
Timing Model: C4 (final)

---------- 1. Oscillator Timing Report (begin) ----------

+---------+-------------+
|  Clock  | Period (ns) |
+---------+-------------+
| osc_clk |      25     |
+---------+-------------+

---------- Oscillator Timing Report (end) ----------

---------- 2. PLL Timing Report (begin) ----------

+-------------------+-------------+----------------------------+-----------------------+----------+
|       Clock       | Period (ns) | Enable Dynamic Phase Shift | Phase Shift (degrees) | Inverted |
+-------------------+-------------+----------------------------+-----------------------+----------+
|     tdqss_clk     |    2.5000   |           False            |          0.0          |  false   |
|      core_clk     |    5.0000   |           False            |          0.0          |  false   |
|      tac_clk      |    2.5000   |            True            |          0.0          |  false   |
|      twd_clk      |    2.5000   |           False            |          90.0         |  false   |
|  DDR3_PLL_CLKOUT4 |   10.0000   |           False            |          0.0          |  false   |
|      sys_clk      |   10.0000   |           False            |          0.0          |  false   |
|      clk_125m     |    8.0000   |           False            |          0.0          |  false   |
|      clk_10m      |   100.0000  |           False            |          0.0          |  false   |
|   i_sysclk_div_2  |   17.0000   |           False            |          0.0          |  false   |
| pll_inst4_CLKOUT0 |   18.5185   |           False            |          0.0          |  false   |
|  hdmi_tx_slow_clk |    9.2593   |           False            |          0.0          |  false   |
|  hdmi_tx_fast_clk |    1.8519   |           False            |          90.0         |  false   |
|         fb        |   19.8413   |           False            |          0.0          |  false   |
|  hdmi_rx_fast_clk |    7.9365   |           False            |          45.0         |  false   |
|  hdmi_rx_slow_clk |   39.6825   |           False            |          0.0          |  false   |
+-------------------+-------------+----------------------------+-----------------------+----------+

---------- PLL Timing Report (end) ----------

---------- 3. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+----------------------+---------------------------------+-----------+----------+----------+
|    Instance Name     |             Pin Name            | Parameter | Max (ns) | Min (ns) |
+----------------------+---------------------------------+-----------+----------+----------+
|        inf_in        |              inf_in             |  GPIO_IN  |  1.907   |  1.271   |
|         nrst         |               nrst              |  GPIO_IN  |  1.907   |  1.271   |
| system_uart_0_io_rxd |       system_uart_0_io_rxd      |  GPIO_IN  |  1.907   |  1.271   |
|         beep         |               beep              |  GPIO_OUT |  5.824   |  2.549   |
| system_uart_0_io_txd |       system_uart_0_io_txd      |  GPIO_OUT |  5.824   |  2.549   |
| system_gpio_0_io[0]  |     system_gpio_0_io_read[0]    |  GPIO_IN  |  1.907   |  1.271   |
| system_gpio_0_io[0]  |    system_gpio_0_io_write[0]    |  GPIO_OUT |  5.824   |  2.549   |
| system_gpio_0_io[0]  | system_gpio_0_io_writeEnable[0] |  GPIO_OUT |  3.984   |  2.656   |
| system_gpio_0_io[1]  |     system_gpio_0_io_read[1]    |  GPIO_IN  |  1.907   |  1.271   |
| system_gpio_0_io[1]  |    system_gpio_0_io_write[1]    |  GPIO_OUT |  5.824   |  2.549   |
| system_gpio_0_io[1]  | system_gpio_0_io_writeEnable[1] |  GPIO_OUT |  3.984   |  2.656   |
| system_gpio_0_io[2]  |     system_gpio_0_io_read[2]    |  GPIO_IN  |  1.907   |  1.271   |
| system_gpio_0_io[2]  |    system_gpio_0_io_write[2]    |  GPIO_OUT |  5.824   |  2.549   |
| system_gpio_0_io[2]  | system_gpio_0_io_writeEnable[2] |  GPIO_OUT |  3.984   |  2.656   |
| system_gpio_0_io[3]  |     system_gpio_0_io_read[3]    |  GPIO_IN  |  1.907   |  1.271   |
| system_gpio_0_io[3]  |    system_gpio_0_io_write[3]    |  GPIO_OUT |  5.824   |  2.549   |
| system_gpio_0_io[3]  | system_gpio_0_io_writeEnable[3] |  GPIO_OUT |  3.984   |  2.656   |
+----------------------+---------------------------------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 4. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  3.164   |  2.109   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------

---------- 5.1 HSIO GPIO Timing Report (begin) ----------

Clkout GPIO Configuration:
===========================

+---------------+------------+--------------+----------+----------+
| Instance Name | Clock Pin  |  Parameter   | Max (ns) | Min (ns) |
+---------------+------------+--------------+----------+----------+
|     clk_p     | ~tdqss_clk | GPIO_CLK_OUT |  1.512   |  1.008   |
+---------------+------------+--------------+----------+----------+

Non-registered HSIO GPIO Configuration:
========================================

+---------------+-------------------+-------------+----------+----------+
| Instance Name |      Pin Name     |  Parameter  | Max (ns) | Min (ns) |
+---------------+-------------------+-------------+----------+----------+
|    clk_25m    |      clk_25m      | GPIO_CLK_IN |  0.828   |  0.552   |
|   HDMI_5V_N   |     HDMI_5V_N     |   GPIO_IN   |  0.828   |  0.552   |
|     HPD_N     |       HPD_N       |   GPIO_OUT  |  2.205   |  1.470   |
| FPGA_HDMI_SCL |  FPGA_HDMI_SCL_IN |   GPIO_IN   |  0.828   |  0.552   |
| FPGA_HDMI_SCL | FPGA_HDMI_SCL_OUT |   GPIO_OUT  |  2.205   |  1.470   |
| FPGA_HDMI_SCL |  FPGA_HDMI_SCL_OE |   GPIO_OUT  |  1.953   |  1.302   |
| FPGA_HDMI_SDA |  FPGA_HDMI_SDA_IN |   GPIO_IN   |  0.828   |  0.552   |
| FPGA_HDMI_SDA | FPGA_HDMI_SDA_OUT |   GPIO_OUT  |  2.205   |  1.470   |
| FPGA_HDMI_SDA |  FPGA_HDMI_SDA_OE |   GPIO_OUT  |  1.953   |  1.302   |
+---------------+-------------------+-------------+----------+----------+

Registered HSIO GPIO Configuration:
====================================

+----------------------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|       Instance Name        | Clock Pin | Max Setup (ns) | Min Setup (ns) | Max Hold (ns) | Min Hold (ns) | Max Clock To Out (ns) | Min Clock To Out (ns) |
+----------------------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+
|          addr[0]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[1]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[2]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[3]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[4]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[5]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[6]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[7]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[8]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[9]           | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[10]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[11]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[12]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[13]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[14]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|          addr[15]          | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           ba[0]            | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           ba[1]            | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           ba[2]            | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|            cas             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|            cke             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|             cs             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           dm[0]            |  twd_clk  |                |                |               |               |         1.585         |         1.057         |
|           dm[1]            |  twd_clk  |                |                |               |               |         1.585         |         1.057         |
|            odt             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|            ras             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           reset            | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
| system_spi_0_io_sclk_write |  sys_clk  |                |                |               |               |         2.226         |         1.484         |
|     system_spi_0_io_ss     |  sys_clk  |                |                |               |               |         2.226         |         1.484         |
|             we             | tdqss_clk |                |                |               |               |         1.596         |         1.064         |
|           dq[0]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[0]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[1]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[1]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[2]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[2]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[3]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[3]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[4]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[4]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[5]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[5]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[6]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[6]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[7]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[7]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[8]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[8]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[9]            |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[9]            |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[10]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[10]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[11]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[11]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[12]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[12]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[13]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[13]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[14]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dq[14]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dq[15]           |  tac_clk  |     0.854      |     0.569      |     -0.518    |     -0.345    |                       |                       |
|           dq[15]           |  twd_clk  |                |                |               |               |         1.585         |         0.994         |
|           dqs[0]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dqs[0]           | tdqss_clk |                |                |               |               |         1.585         |         0.994         |
|           dqs[1]           |  tac_clk  |     0.791      |     0.527      |     -0.581    |     -0.387    |                       |                       |
|           dqs[1]           | tdqss_clk |                |                |               |               |         1.585         |         0.994         |
|   system_spi_0_io_data_0   |  sys_clk  |     0.618      |     0.412      |     -0.408    |     -0.272    |                       |                       |
|   system_spi_0_io_data_0   |  sys_clk  |                |                |               |               |         2.226         |         1.302         |
|   system_spi_0_io_data_1   |  sys_clk  |     0.618      |     0.412      |     -0.408    |     -0.272    |                       |                       |
|   system_spi_0_io_data_1   |  sys_clk  |                |                |               |               |         2.226         |         1.302         |
+----------------------------+-----------+----------------+----------------+---------------+---------------+-----------------------+-----------------------+

---------- HSIO GPIO Timing Report (end) ----------

---------- 5.2.1 LVDS Rx Timing Report (begin) ----------

---------- LVDS Rx Timing Report (end) ----------

---------- 5.2.2 LVDS Tx Timing Report (begin) ----------

---------- LVDS Tx Timing Report (end) ----------
