-memory_organization hybrid
#-debug 0 
#-debug_cpu 0
#-debug_caches 0
#-debug_hybrid_memory_manager 0
#-debug_hybrid_memory 0
#-debug hybrid_caches 0
-pcm_ranks 4
#-dram_queue_size 8
-pcm_banks_per_rank 2
-dram_banks_per_rank 2
#-dram_rows_per_bank 1024
#-dram_blocks_per_row  64
#-debug_hybrid_memory 0 
#-instr_limit 100000
-dram_fractions 0.1103
-pcm_fractions 0.1103
#-migration_policy two_lru
-migration_policy new_two_lru
-burst_migration false
-fixed_dram_migration_cost false
-fixed_pcm_migration_cost false
#-migration_policy multi_queue
-L2_size 8
#-instr_L1_size 2
#-data_L1_size 2
#-debug_hybrid_memory 1
#-fixed_dram_migration_cost true
#-fixed_pcm_migration_cost true
-migration_mechanism pause
-monitoring_location before_caches
-base_migration_rate 0.5
-migration_threshold 100
#-fixed_pcm_migration_cost 0
#-fixed_dram_migration_cost 0
