library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity half_subtractor is
  Port (a:in STD_LOGIC;
        b: in STD_LOGIC;
        diff:out STD_LOGIC;
        borrow:out STD_LOGIC
        );
end half_subtractor;

architecture Behavioral of half_subtractor is

begin
diff <=a xor b;
borrow <= (not a) and b ;

end Behavioral;
