
---------- Begin Simulation Statistics ----------
final_tick                               199646683000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 350995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 668828                       # Number of bytes of host memory used
host_op_rate                                   351684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   284.90                       # Real time elapsed on the host
host_tick_rate                              700749779                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199647                       # Number of seconds simulated
sim_ticks                                199646683000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996467                       # CPI: cycles per instruction
system.cpu.discardedOps                        189849                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        64587299                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500885                       # IPC: instructions per cycle
system.cpu.numCycles                        199646683                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       135059384                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       751262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1536803                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          769                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1328077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2659822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6631                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4481460                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3732003                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2101321                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2099841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.929568                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65171                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             679                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              392                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50706675                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50706675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50706947                       # number of overall hits
system.cpu.dcache.overall_hits::total        50706947                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1448372                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1448372                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1456519                       # number of overall misses
system.cpu.dcache.overall_misses::total       1456519                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107599617999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107599617999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107599617999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107599617999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52155047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52155047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52163466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52163466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027771                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027771                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74290.042889                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74290.042889                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73874.503524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73874.503524                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4452                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1036561                       # number of writebacks
system.cpu.dcache.writebacks::total           1036561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       126770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       126770                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       126770                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       126770                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1321602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1321602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1329749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1329749                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  95624274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95624274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  96413591993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96413591993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025340                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72354.819378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72354.819378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72505.105846                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72505.105846                       # average overall mshr miss latency
system.cpu.dcache.replacements                1327702                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40442383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40442383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       763365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        763365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  46027872999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46027872999                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41205748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41205748                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60296.022216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60296.022216                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       755005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       755005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  43748850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43748850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57945.112946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57945.112946                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10237858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10237858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       679929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       679929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  61430629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  61430629000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10917787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10917787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90348.593750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90348.593750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       118410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       118410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       561519                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       561519                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  51744464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  51744464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051432                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92150.869338                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92150.869338                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          272                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           272                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.967692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.967692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8147                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8147                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    789317993                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    789317993                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.967692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.967692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 96884.496502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 96884.496502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        26434                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        26434                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         5078                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         5078                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    141116000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    141116000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.161145                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.161145                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 27789.680977                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 27789.680977                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         5078                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         5078                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    130960000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    130960000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.161145                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.161145                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 25789.680977                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 25789.680977                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2028.673685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036771                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1329750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.132748                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2028.673685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990563                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53493292                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53493292                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42667497                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43468811                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11022977                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20408085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20408085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20408085                       # number of overall hits
system.cpu.icache.overall_hits::total        20408085                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1996                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1996                       # number of overall misses
system.cpu.icache.overall_misses::total          1996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    196843000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    196843000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    196843000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    196843000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20410081                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20410081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20410081                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20410081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000098                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000098                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98618.737475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98618.737475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98618.737475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98618.737475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          373                       # number of writebacks
system.cpu.icache.writebacks::total               373                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1996                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    192851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    192851000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    192851000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    192851000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000098                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000098                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96618.737475                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96618.737475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96618.737475                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96618.737475                       # average overall mshr miss latency
system.cpu.icache.replacements                    373                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20408085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20408085                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1996                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    196843000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    196843000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20410081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20410081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98618.737475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98618.737475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    192851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    192851000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96618.737475                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96618.737475                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1187.574951                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20410081                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1996                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10225.491483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1187.574951                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.289935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.289935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.396240                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20412077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20412077                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 199646683000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               541282                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541375                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              541282                       # number of overall hits
system.l2.overall_hits::total                  541375                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1903                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             783388                       # number of demand (read+write) misses
system.l2.demand_misses::total                 785291                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1903                       # number of overall misses
system.l2.overall_misses::.cpu.data            783388                       # number of overall misses
system.l2.overall_misses::total                785291                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    184852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80708049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80892901000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    184852000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80708049000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80892901000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1996                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1324670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1326666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1996                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1324670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1326666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.953407                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.591384                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.591928                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.953407                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.591384                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.591928                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97137.151865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103024.362130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103010.095621                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97137.151865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103024.362130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103010.095621                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              491885                       # number of writebacks
system.l2.writebacks::total                    491885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        783383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            785285                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       783383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           785285                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    146730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65040014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65186744000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    146730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65040014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65186744000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.591380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.591924                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.591380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.591924                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77145.110410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83024.540997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83010.300719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77145.110410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83024.540997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83010.300719                       # average overall mshr miss latency
system.l2.replacements                         756822                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1036561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1036561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1036561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1036561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          366                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              366                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          366                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          366                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1037                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            103442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103442                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          458099                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              458099                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  47773012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   47773012000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        561541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            561541                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.815789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815789                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104285.344434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104285.344434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       458099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         458099                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  38611052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38611052000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.815789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84285.388093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84285.388093                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    184852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    184852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.953407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97137.151865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97137.151865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1902                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    146730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    146730000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77145.110410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77145.110410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        437840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            437840                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       325289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          325289                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  32935037000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  32935037000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       763129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        763129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.426257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.426257                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101248.542066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101248.542066                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       325284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  26428962000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  26428962000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.426250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.426250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81248.884052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81248.884052                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          4791                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4791                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          290                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         5081                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          5081                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.057075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.057075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      8410000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8410000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.057075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.057075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32198.184241                       # Cycle average of tags in use
system.l2.tags.total_refs                     2657719                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    794381                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.345648                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     217.087343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        64.635078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31916.461820                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12059                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6112487                       # Number of tag accesses
system.l2.tags.data_accesses                  6112487                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    307795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    783245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007216066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17951                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17951                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2095115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             290244                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      785285                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     491885                       # Number of write requests accepted
system.mem_ctrls.readBursts                    785285                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   491885                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    138                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                184090                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                785285                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               491885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  640476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  144517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.737563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.049508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.292220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17845     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           63      0.35%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.04%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           26      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17951                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.144839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.109781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8203     45.70%     45.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              405      2.26%     47.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7921     44.13%     92.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1388      7.73%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17951                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12564560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7870160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     62.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  199646637000                       # Total gap between requests
system.mem_ctrls.avgGap                     156319.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12531920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4924272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 152429.279278333910                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 62770489.405025579035                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 24664932.700134068727                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1902                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       783383                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       491885                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49161250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  24758819250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4763503497750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25847.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31605.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9684181.26                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12534128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12564560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7870160                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7870160                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       783383                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         785285                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       491885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        491885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       152429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     62781549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         62933978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       152429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       152429                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     39420440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        39420440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     39420440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       152429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     62781549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       102354418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               785147                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              307767                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        49317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        49127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        49975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        49364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        49440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        48001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        49412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        49574                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        50504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        48527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        49623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        50800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        48778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        48258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        18709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        18371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        19067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        19274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        19578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        19064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        20638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        20499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        18906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        18794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        20629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        18155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        19091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        20340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        18572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        18080                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10086474250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3925735000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        24807980500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12846.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31596.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              510385                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             140125                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       442395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   158.106814                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    97.290709                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   233.511351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       318733     72.05%     72.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64629     14.61%     86.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11734      2.65%     89.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5884      1.33%     90.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11760      2.66%     93.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3897      0.88%     94.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2420      0.55%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2708      0.61%     95.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20630      4.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       442395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50249408                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           19697088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              251.691675                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               98.659731                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.74                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1592020080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       846159765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2814659400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     810144000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15759369600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  64098099420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22686979680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  108607431945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.998179                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  58278102000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6666400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 134702181000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1566744480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       832729260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2791290180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     796399740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15759369600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  63295917900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23362500960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  108404952120                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   542.983988                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  60043019500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6666400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 132937263500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             327186                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       491885                       # Transaction distribution
system.membus.trans_dist::CleanEvict           259343                       # Transaction distribution
system.membus.trans_dist::ReadExReq            458099                       # Transaction distribution
system.membus.trans_dist::ReadExResp           458098                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        327186                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2322087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2322087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20434704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20434704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            785575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  785575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              785575                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2028688000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1900307250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            765125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1528446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          556078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           561541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          561540                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1996                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       763129                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         5081                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         5081                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4365                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3987203                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3991568                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        37904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     37779680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               37817584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          756822                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7870160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2088569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059739                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2081167     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7376      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     26      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2088569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 199646683000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3696756000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3992999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2654423995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
