[UART] UART0 is here (stdin/stdout).
Hardware result 13 is correct for ADDER
- /home/u20/chipyard/sims/verilator/generated-src/chipyard.harness.TestHarness.AdderTLRocketConfig/gen-collateral/TestDriver.v:158: Verilog $finish
