i clk
m 0 0
u 56 57
p {p:clk}{t:u_led.clk}{p:u_led.clk}{t:u_led.led_status[7].C}
e ckid0_0 {t:u_led.led_status[7].C} dffse
c ckid0_0 {p:clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0
r 0 0 0 0 0 0 0 0
