$date
	Sat Oct 22 20:57:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#524984
b10101 !
1"
#524986
b10101 &
b10101 %
1$
#524987
0"
#524990
b1000000 &
b1000000 %
#524994
b100000 &
b100000 %
#524998
b10000 &
b10000 %
#525002
b1000 &
b1000 %
#525006
b100 &
b100 %
#525010
b10 &
b10 %
#525014
b1 &
1#
b1 %
#525018
b0 &
b0 %
0#
0$
#1580930
b110 &
b110 %
1$
b110 !
1"
#1580931
0"
#1580934
b11 &
b11 %
#1580938
b1010 &
b1010 %
#1580942
b101 &
b101 %
#1580946
b10000 &
b10000 %
#1580950
b1000 &
b1000 %
#1580954
b100 &
b100 %
#1580958
b10 &
b10 %
#1580962
b1 &
b1 %
1#
#1580966
b0 &
0#
b0 %
0$
#2559049
b10111 !
1"
#2559050
b10111 &
b10111 %
1$
#2559051
0"
#2559054
b1000110 &
b1000110 %
#2559058
b100011 &
b100011 %
#2559062
b1101010 &
b1101010 %
#2559066
b110101 &
b110101 %
#2559070
b10100000 &
b10100000 %
#2559074
b1010000 &
b1010000 %
#2559078
b101000 &
b101000 %
#2559082
b10100 &
b10100 %
#2559086
b1010 &
b1010 %
#2559090
b101 &
b101 %
#2559094
b10000 &
b10000 %
#2559098
b1000 &
b1000 %
#2559102
b100 &
b100 %
#2559106
b10 &
b10 %
#2559110
b1 &
1#
b1 %
#2559114
b0 &
b0 %
0#
0$
#4500012
