Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/anain2_converter/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
Warning (10268): Verilog HDL information at adc_converter.v(134): always construct contains both blocking and non-blocking assignments File: C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/ADC_Converter/adc_converter.v Line: 134
