<profile>

<section name = "Vitis HLS Report for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'" level="0">
<item name = "Date">Sun Feb 22 21:56:55 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ASIC</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200t-fbg676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.455 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_68_1_VITIS_LOOP_69_2">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 455, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 17, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 54, -</column>
<column name="Register">-, -, 185, -, -</column>
<specialColumn name="Available">730, 740, 269200, 134600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U135">sparsemux_9_2_32_1_1, 0, 0, 0, 17, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln68_1_fu_186_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln68_fu_212_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln69_fu_276_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln71_1_fu_246_p2">+, 0, 0, 38, 31, 31</column>
<column name="add_ln71_fu_270_p2">+, 0, 0, 22, 15, 15</column>
<column name="cmp4123_fu_157_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="icmp_ln68_fu_181_p2">icmp, 0, 0, 69, 62, 62</column>
<column name="icmp_ln69_1_fu_302_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln69_fu_204_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln68_1_fu_226_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln68_fu_218_p3">select, 0, 0, 31, 1, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="c_fu_74">9, 2, 31, 62</column>
<column name="indvar_flatten_fu_82">9, 2, 62, 124</column>
<column name="r_fu_78">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln69_reg_381">31, 0, 31, 0</column>
<column name="add_ln71_reg_376">15, 0, 15, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="c_fu_74">31, 0, 31, 0</column>
<column name="cmp4123_reg_363">1, 0, 1, 0</column>
<column name="icmp_ln68_reg_367">1, 0, 1, 0</column>
<column name="icmp_ln69_1_reg_406">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_82">62, 0, 62, 0</column>
<column name="r_fu_78">31, 0, 31, 0</column>
<column name="trunc_ln69_reg_371">2, 0, 2, 0</column>
<column name="trunc_ln69_reg_371_pp0_iter3_reg">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2, return value</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="bound">in, 62, ap_none, bound, scalar</column>
<column name="A_dram">out, 32, ap_vld, A_dram, pointer</column>
<column name="A_dram_ap_vld">out, 1, ap_vld, A_dram, pointer</column>
<column name="M_e_0_address0">out, 15, ap_memory, M_e_0, array</column>
<column name="M_e_0_ce0">out, 1, ap_memory, M_e_0, array</column>
<column name="M_e_0_q0">in, 32, ap_memory, M_e_0, array</column>
<column name="M_e_1_address0">out, 15, ap_memory, M_e_1, array</column>
<column name="M_e_1_ce0">out, 1, ap_memory, M_e_1, array</column>
<column name="M_e_1_q0">in, 32, ap_memory, M_e_1, array</column>
<column name="M_e_2_address0">out, 15, ap_memory, M_e_2, array</column>
<column name="M_e_2_ce0">out, 1, ap_memory, M_e_2, array</column>
<column name="M_e_2_q0">in, 32, ap_memory, M_e_2, array</column>
<column name="M_e_3_address0">out, 15, ap_memory, M_e_3, array</column>
<column name="M_e_3_ce0">out, 1, ap_memory, M_e_3, array</column>
<column name="M_e_3_q0">in, 32, ap_memory, M_e_3, array</column>
</table>
</item>
</section>
</profile>
