# RTLCODES
This repository contains all the RTL designs i have implemented in Xilinx VIVADO.


CODE 1 : DESIGN A HALF ADDER IN BEHAVIORAL MODELLING.

CODE 2 : DESIGN A HALF ADDER IN STRUCTURAL MODELLING.

CODE 3 : DESIGN A HALF ADDER IN DATAFLOW MODELLING.

CODE 4 : DESIGN A FULL ADDER using STRUCTURAL MODELLING.

CODE 5 : DESIGN A FULL ADDER using 2 HALF ADDER.

CODE 6 : DESIGN A 32 bit ADDER using generate.
