# MAC_A1_CS6230
Implements and Verifies a Multiply-Accumulate (MAC) Unit Design using Bluespec System Verilog(BSV) and Python. Performs Binary multiplication, addition in one case and BF16 Multiplication, FP32 Addition in the other case.  by Advait Iyer (EE21B006) and SN Sooraj Skanda (EE21B132).
