Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Oct 16 16:32:33 2014
| Host         : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file tubiiDelay_v2_0_clock_utilization_placed.rpt
| Design       : tubiiDelay_v2_0
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0
9. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    2 |        32 |          0 |
| BUFH  |    0 |        48 |          0 |
| BUFIO |    0 |         8 |          0 |
| MMCM  |    0 |         2 |          0 |
| BUFR  |    0 |         8 |          0 |
| BUFMR |    0 |         4 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------------+------------------------+--------------+--------+---------------+-----------+
|       |                             |                        |   Num Loads  |        |               |           |
+-------+-----------------------------+------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                   | Net Name               | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------+------------------------+------+-------+--------+---------------+-----------+
|     1 | extClock_IBUF_BUFG_inst     | extClock_IBUF_BUFG     |   98 |    25 |     no |         1.816 |     0.149 |
|     2 | s00_axi_aclk_IBUF_BUFG_inst | s00_axi_aclk_IBUF_BUFG |  169 |    68 |     no |         1.912 |     0.173 |
+-------+-----------------------------+------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   41 |  8800 |    0 |  1400 |    0 |    80 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  8800 |    0 |  1600 |    0 |    36 |    0 |     9 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  226 |  8800 |    0 |  1400 |    0 |    72 |    0 |    18 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |         Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  41 |     0 |        0 |    0 | s00_axi_aclk_IBUF_BUFG |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+
| Source Type | Locked | MMCM Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |         Clock Net Name |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 |  98 |     0 |        0 |    0 | extClock_IBUF_BUFG     |
| BUFG        |   no   |         0 |       0 |         0 |       0 |       0 | 128 |     0 |        0 |    0 | s00_axi_aclk_IBUF_BUFG |
+-------------+--------+-----------+---------+-----------+---------+---------+-----+-------+----------+------+------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y17 [get_cells extClock_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y16 [get_cells s00_axi_aclk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y76 [get_ports extClock]
set_property LOC IOB_X0Y78 [get_ports s00_axi_aclk]

# Clock net "extClock_IBUF_BUFG" driven by instance "extClock_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_extClock_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_extClock_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="extClock_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_extClock_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "s00_axi_aclk_IBUF_BUFG" driven by instance "s00_axi_aclk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_s00_axi_aclk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_s00_axi_aclk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="s00_axi_aclk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_s00_axi_aclk_IBUF_BUFG] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
