"C:/Efinity/2021.2/bin/efx_map" --project "mipi_pi_top" --root "mipi_pi_top" --write-efx-verilog "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/outflow/mipi_pi_top.map.v" --write-premap-module "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/outflow/mipi_pi_top.elab.vdb" --binary-db "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/mipi_pi_top.vdb" --device "T120F324" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --bram_output_regs_packing "1" --retiming "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/work_syn" --output-dir "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/outflow" --project-xml "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120/mipi_pi_top.xml" --I "C:/Users/sanas/OneDrive/Documents/t120_bridge/bridge_T120"