============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Sep 30 2020  11:20:09 am
  Module:                 train_FSM
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin           Type      Fanout Load Slew Delay Arrival   
                                     (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------
(clock clk)        launch                                  0 R 
state_reg[3]/CLK                             0             0 R 
state_reg[3]/Q     DFFSNQ_X1       5  4.4    7   +17      17 F 
g3978/I                                           +0      17   
g3978/ZN           INV_X1          7  7.1   13   +10      26 R 
g3964/A1                                          +0      26   
g3964/ZN           NAND2_X1        3  2.5    8    +7      33 F 
g3897/B1                                          +0      33   
g3897/ZN           OAI22_X1        2  2.2   10    +8      42 R 
g3893/A1                                          +0      42   
g3893/ZN           NOR3_X1         1  0.9    4    +4      46 F 
g3890/B                                           +0      46   
g3890/ZN           AOI21_X1        1  1.0    6    +5      51 R 
g3867/A2                                          +0      51   
g3867/ZN           NAND2_X1        1  0.5    3    +3      54 F 
state_reg[1]/D     DFFSNQ_X1                      +0      54   
state_reg[1]/CLK   setup                     0    +9      63 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)        capture                               100 R 
---------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      37ps 
Start-point  : state_reg[3]/CLK
End-point    : state_reg[1]/D
