0.7
2020.2
May  7 2023
15:24:31
C:/Users/gm/Vivado Projects/primer_test/primer_test.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd,1751996067,vhdl,,,,xfft_0,,,,,,,,
C:/Users/gm/Vivado Projects/primer_test/primer_test.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/dual_port_RAM3D.sv,1751830567,systemVerilog,,D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/fist_stage_control.sv,,dual_port_RAM3D,,uvm,,,,,,
C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/input_window.v,1751387041,verilog,,C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/sliding_window_concat.v,,input_window,,uvm,,,,,,
C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/sliding_window_concat.v,1751830443,verilog,,C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/windows_selector_LUT.v,,sliding_window_concat,,uvm,,,,,,
C:/Users/gm/Vivado Projects/primer_test/primer_test.srcs/sources_1/imports/Verilog/windows_selector_LUT.v,1751584458,verilog,,,,window_selector_LUT,,uvm,,,,,,
D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/complex_signal_generator.vhd,1751846877,vhdl,,,,complex_signal_generator,,,,,,,,
D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/fist_stage_control.sv,1752245718,systemVerilog,,,,first_stage_control,,uvm,,,,,,
D:/Desktop PRE-FORMAT 25/CR_CYCLO/Verilog/tb_first_stage_control.v,1752245441,verilog,,,,tb_first_stage_control,,uvm,,,,,,
