;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-2
	SUB @121, 103
	JMN 0, <-2
	SUB -12, @-10
	SUB -12, @-10
	SUB @-127, 100
	MOV -507, <-20
	SUB @127, 106
	SUB @127, -106
	MOV -507, <-20
	SUB @121, 103
	SUB 0, -0
	MOV -7, <-20
	SUB 70, 60
	JMN -1, @-20
	SUB @127, -106
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	SUB -207, <-120
	SUB @127, 106
	SUB @127, 106
	SUB 370, 60
	MOV -507, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @127, 106
	SUB @127, 106
	SUB @-127, 100
	SLT 130, 9
	MOV -607, <-20
	MOV -7, <-20
	SLT 270, 60
	SUB @-127, 100
	SUB @-27, 100
	ADD 130, @9
	CMP -207, <-120
	SUB #12, @200
	SPL 30, <-0
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, -106
	JMP @72, #200
	MOV -1, <-20
	CMP -207, <-120
	SUB @127, -106
	SUB @127, -106
	SUB @127, -106
