INTSTYLE=ise
INFILE=C:\Users\Raim\Documents\Xilin-Projects\Breakout-FPGA solo paddle\Main.ncd
OUTFILE=C:\Users\Raim\Documents\Xilin-Projects\Breakout-FPGA solo paddle\Main.bit
FAMILY=Spartan3E
PART=xc3s500e-5ft256
WORKINGDIR=C:\Users\Raim\Documents\Xilin-Projects\Breakout-FPGA solo paddle
LICENSE=WebPack
USER_INFO=__0_0_0
