Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jan 16 15:18:07 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_arty_s7_timing.rpt
| Design       : digilent_arty_s7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.479        0.000                      0                 7753        0.036        0.000                      0                 7753        0.264        0.000                       0                  2950  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 5.000}        10.000          100.000         
  soc_crg_clkout2             {0.000 1.250}        2.500           400.000         
  soc_crg_clkout3             {0.625 1.875}        2.500           400.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.364        0.000                      0                    7        0.160        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.479        0.000                      0                 7732        0.036        0.000                      0                 7732        3.750        0.000                       0                  2847  
  soc_crg_clkout2                                                                                                                                                               0.345        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               0.345        0.000                       0                     4  
  soc_crg_clkout4                   1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.364ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.478ns (33.885%)  route 0.933ns (66.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     6.469 r  FDCE_5/Q
                         net (fo=1, routed)           0.933     7.402    soc_builder_basesoc_reset5
    SLICE_X46Y39         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.190    15.766    FDCE_6
  -------------------------------------------------------------------
                         required time                         15.766    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  8.364    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.478ns (36.117%)  route 0.845ns (63.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     6.469 r  FDCE_1/Q
                         net (fo=1, routed)           0.845     7.315    soc_builder_basesoc_reset1
    SLICE_X46Y39         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.232    15.724    FDCE_2
  -------------------------------------------------------------------
                         required time                         15.724    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.579ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.440%)  route 0.489ns (50.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 15.384 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.478     6.469 r  FDCE_6/Q
                         net (fo=1, routed)           0.489     6.958    soc_builder_basesoc_reset6
    SLICE_X42Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.670    15.384    soc_crg_clkin
    SLICE_X42Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.392    15.776    
                         clock uncertainty           -0.035    15.740    
    SLICE_X42Y41         FDCE (Setup_fdce_C_D)       -0.203    15.537    FDCE_7
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  8.579    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.518ns (39.402%)  route 0.797ns (60.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518     6.509 r  FDCE_3/Q
                         net (fo=1, routed)           0.797     7.306    soc_builder_basesoc_reset3
    SLICE_X46Y39         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.028    15.928    FDCE_4
  -------------------------------------------------------------------
                         required time                         15.928    
                         arrival time                          -7.306    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.785%)  route 0.589ns (53.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518     6.509 r  FDCE_2/Q
                         net (fo=1, routed)           0.589     7.099    soc_builder_basesoc_reset2
    SLICE_X46Y39         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.045    15.911    FDCE_3
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -7.099    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             9.085ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.518ns (60.941%)  route 0.332ns (39.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518     6.509 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     6.841    soc_builder_basesoc_reset4
    SLICE_X46Y39         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.030    15.926    FDCE_5
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  9.085    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 15.486 - 10.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           0.885     5.991    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.518     6.509 r  FDCE/Q
                         net (fo=1, routed)           0.190     6.699    soc_builder_basesoc_reset0
    SLICE_X46Y39         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           0.771    15.486    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.506    15.991    
                         clock uncertainty           -0.035    15.956    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)       -0.016    15.940    FDCE_1
  -------------------------------------------------------------------
                         required time                         15.940    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  9.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.370    soc_builder_basesoc_reset0
    SLICE_X46Y39         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.060     2.210    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.426    soc_builder_basesoc_reset4
    SLICE_X46Y39         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.053     2.203    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.032%)  route 0.226ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  FDCE_2/Q
                         net (fo=1, routed)           0.226     2.541    soc_builder_basesoc_reset2
    SLICE_X46Y39         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.076     2.226    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.872%)  route 0.182ns (55.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.148     2.298 r  FDCE_6/Q
                         net (fo=1, routed)           0.182     2.480    soc_builder_basesoc_reset6
    SLICE_X42Y41         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.400     2.552    soc_crg_clkin
    SLICE_X42Y41         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.405     2.147    
    SLICE_X42Y41         FDCE (Hold_fdce_C_D)         0.006     2.153    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.222%)  route 0.284ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.148     2.298 r  FDCE_1/Q
                         net (fo=1, routed)           0.284     2.583    soc_builder_basesoc_reset1
    SLICE_X46Y39         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.036     2.186    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.836%)  route 0.386ns (70.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  FDCE_3/Q
                         net (fo=1, routed)           0.386     2.700    soc_builder_basesoc_reset3
    SLICE_X46Y39         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.063     2.213    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.148ns (24.888%)  route 0.447ns (75.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.403     2.150    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDCE (Prop_fdce_C_Q)         0.148     2.298 r  FDCE_5/Q
                         net (fo=1, routed)           0.447     2.745    soc_builder_basesoc_reset5
    SLICE_X46Y39         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.453     2.606    soc_crg_clkin
    SLICE_X46Y39         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.455     2.150    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.010     2.160    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.745    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X46Y39    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X42Y41    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_4/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_5/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_6/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y41    FDCE_7/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_3/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_4/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_5/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X46Y39    FDCE_6/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X42Y41    FDCE_7/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine7_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.992ns (34.040%)  route 5.798ns (65.960%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.033ns = ( 19.033 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.745    16.809    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.332    17.141 f  soc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=9, routed)           0.963    18.104    soc_sdram_bankmachine7_trccon_ready_i_3_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.150    18.254 r  soc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.343    18.597    soc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.440    19.033    sys_clk
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_count_reg[0]/C
                         clock pessimism              0.731    19.764    
                         clock uncertainty           -0.057    19.707    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.631    19.076    soc_sdram_bankmachine7_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine7_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.992ns (34.040%)  route 5.798ns (65.960%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.033ns = ( 19.033 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.745    16.809    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.332    17.141 f  soc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=9, routed)           0.963    18.104    soc_sdram_bankmachine7_trccon_ready_i_3_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.150    18.254 r  soc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.343    18.597    soc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.440    19.033    sys_clk
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_count_reg[1]/C
                         clock pessimism              0.731    19.764    
                         clock uncertainty           -0.057    19.707    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.631    19.076    soc_sdram_bankmachine7_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine7_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.992ns (34.040%)  route 5.798ns (65.960%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.033ns = ( 19.033 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.745    16.809    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.332    17.141 f  soc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=9, routed)           0.963    18.104    soc_sdram_bankmachine7_trccon_ready_i_3_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.150    18.254 r  soc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.343    18.597    soc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.440    19.033    sys_clk
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trascon_ready_reg/C
                         clock pessimism              0.731    19.764    
                         clock uncertainty           -0.057    19.707    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.631    19.076    soc_sdram_bankmachine7_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine7_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 2.992ns (34.040%)  route 5.798ns (65.960%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.033ns = ( 19.033 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.745    16.809    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I2_O)        0.332    17.141 f  soc_sdram_bankmachine7_trccon_ready_i_3/O
                         net (fo=9, routed)           0.963    18.104    soc_sdram_bankmachine7_trccon_ready_i_3_n_0
    SLICE_X48Y19         LUT3 (Prop_lut3_I1_O)        0.150    18.254 r  soc_sdram_bankmachine7_trccon_ready_i_1/O
                         net (fo=4, routed)           0.343    18.597    soc_sdram_bankmachine7_trccon_ready_i_1_n_0
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.440    19.033    sys_clk
    SLICE_X49Y20         FDRE                                         r  soc_sdram_bankmachine7_trccon_ready_reg/C
                         clock pessimism              0.731    19.764    
                         clock uncertainty           -0.057    19.707    
    SLICE_X49Y20         FDRE (Setup_fdre_C_R)       -0.631    19.076    soc_sdram_bankmachine7_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine6_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 2.966ns (33.597%)  route 5.862ns (66.403%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.024ns = ( 19.024 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.625    16.690    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I2_O)        0.332    17.022 f  soc_sdram_bankmachine6_twtpcon_ready_i_3/O
                         net (fo=9, routed)           0.860    17.882    soc_sdram_bankmachine6_twtpcon_ready_i_3_n_0
    SLICE_X32Y22         LUT3 (Prop_lut3_I1_O)        0.124    18.006 r  soc_sdram_bankmachine6_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.630    18.636    soc_sdram_bankmachine6_trascon_count[1]_i_1_n_0
    SLICE_X32Y22         FDRE                                         r  soc_sdram_bankmachine6_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.431    19.024    sys_clk
    SLICE_X32Y22         FDRE                                         r  soc_sdram_bankmachine6_trccon_ready_reg/C
                         clock pessimism              0.659    19.683    
                         clock uncertainty           -0.057    19.626    
    SLICE_X32Y22         FDRE (Setup_fdre_C_R)       -0.429    19.197    soc_sdram_bankmachine6_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.197    
                         arrival time                         -18.636    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 2.959ns (34.606%)  route 5.591ns (65.394%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.025ns = ( 19.025 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.639    16.704    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I2_O)        0.332    17.036 f  soc_sdram_bankmachine4_trccon_ready_i_3/O
                         net (fo=9, routed)           0.625    17.661    soc_sdram_bankmachine4_trccon_ready_i_3_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I1_O)        0.117    17.778 r  soc_sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.580    18.358    soc_sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X42Y23         FDRE                                         r  soc_sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.432    19.025    sys_clk
    SLICE_X42Y23         FDRE                                         r  soc_sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.731    19.756    
                         clock uncertainty           -0.057    19.699    
    SLICE_X42Y23         FDRE (Setup_fdre_C_R)       -0.748    18.951    soc_sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                         -18.358    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine2_trccon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 2.991ns (34.642%)  route 5.643ns (65.358%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.026ns = ( 19.026 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.753    16.818    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.332    17.150 f  soc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.587    17.737    soc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.149    17.886 r  soc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.556    18.442    soc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  soc_sdram_bankmachine2_trccon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.433    19.026    sys_clk
    SLICE_X36Y21         FDRE                                         r  soc_sdram_bankmachine2_trccon_ready_reg/C
                         clock pessimism              0.731    19.757    
                         clock uncertainty           -0.057    19.700    
    SLICE_X36Y21         FDRE (Setup_fdre_C_R)       -0.637    19.063    soc_sdram_bankmachine2_trccon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.063    
                         arrival time                         -18.442    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine2_trascon_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.991ns (34.791%)  route 5.606ns (65.209%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.031ns = ( 19.031 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.753    16.818    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.332    17.150 f  soc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.587    17.737    soc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.149    17.886 r  soc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.519    18.405    soc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.438    19.031    sys_clk
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_count_reg[0]/C
                         clock pessimism              0.731    19.762    
                         clock uncertainty           -0.057    19.705    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.637    19.068    soc_sdram_bankmachine2_trascon_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -18.405    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine2_trascon_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.991ns (34.791%)  route 5.606ns (65.209%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.031ns = ( 19.031 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.753    16.818    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.332    17.150 f  soc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.587    17.737    soc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.149    17.886 r  soc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.519    18.405    soc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.438    19.031    sys_clk
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_count_reg[1]/C
                         clock pessimism              0.731    19.762    
                         clock uncertainty           -0.057    19.705    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.637    19.068    soc_sdram_bankmachine2_trascon_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -18.405    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 soc_sdram_bankmachine1_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_sdram_bankmachine2_trascon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (soc_crg_clkout0 rise@10.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.991ns (34.791%)  route 5.606ns (65.209%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.031ns = ( 19.031 - 10.000 ) 
    Source Clock Delay      (SCD):    9.808ns
    Clock Pessimism Removal (CPR):    0.731ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG/O
                         net (fo=2845, routed)        1.564     9.808    sys_clk
    SLICE_X47Y11         FDRE                                         r  soc_sdram_bankmachine1_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456    10.264 r  soc_sdram_bankmachine1_row_reg[0]/Q
                         net (fo=1, routed)           1.016    11.279    soc_sdram_bankmachine1_row_reg_n_0_[0]
    SLICE_X48Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.403 r  soc_builder_basesoc_bankmachine1_state[1]_i_9/O
                         net (fo=1, routed)           0.000    11.403    soc_builder_basesoc_bankmachine1_state[1]_i_9_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.935 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.935    soc_builder_basesoc_bankmachine1_state_reg[1]_i_4_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.206 r  soc_builder_basesoc_bankmachine1_state_reg[1]_i_3/CO[0]
                         net (fo=3, routed)           0.739    12.945    soc_sdram_bankmachine1_row_hit
    SLICE_X49Y25         LUT6 (Prop_lut6_I2_O)        0.373    13.318 f  soc_sdram_bankmachine1_twtpcon_ready_i_5/O
                         net (fo=2, routed)           0.416    13.735    soc_sdram_bankmachine1_twtpcon_ready_i_5_n_0
    SLICE_X46Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.859 f  soc_sdram_bankmachine1_twtpcon_ready_i_4/O
                         net (fo=2, routed)           0.861    14.719    soc_sdram_bankmachine1_twtpcon_ready_i_4_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    14.843 f  soc_sdram_trrdcon_count_i_4/O
                         net (fo=1, routed)           0.000    14.843    soc_sdram_trrdcon_count_i_4_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    15.055 f  soc_sdram_trrdcon_count_reg_i_2/O
                         net (fo=11, routed)          0.716    15.771    soc_sdram_trrdcon_count_reg_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I0_O)        0.294    16.065 f  soc_sdram_trrdcon_count_i_3/O
                         net (fo=20, routed)          0.753    16.818    soc_sdram_trrdcon_count_i_3_n_0
    SLICE_X37Y21         LUT5 (Prop_lut5_I2_O)        0.332    17.150 f  soc_sdram_bankmachine2_trascon_count[2]_i_2/O
                         net (fo=5, routed)           0.587    17.737    soc_sdram_bankmachine2_trascon_count[2]_i_2_n_0
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.149    17.886 r  soc_sdram_bankmachine2_trascon_count[1]_i_1/O
                         net (fo=4, routed)           0.519    18.405    soc_sdram_bankmachine2_trascon_count[1]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847    14.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100    14.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    15.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.925 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    17.501    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.592 r  BUFG/O
                         net (fo=2845, routed)        1.438    19.031    sys_clk
    SLICE_X36Y16         FDRE                                         r  soc_sdram_bankmachine2_trascon_ready_reg/C
                         clock pessimism              0.731    19.762    
                         clock uncertainty           -0.057    19.705    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.637    19.068    soc_sdram_bankmachine2_trascon_ready_reg
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -18.405    
  -------------------------------------------------------------------
                         slack                                  0.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.303ns
    Source Clock Delay      (SCD):    3.502ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.560     3.502    sys_clk
    SLICE_X47Y34         FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     3.643 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     3.862    storage_reg_0_15_6_9/ADDRD0
    SLICE_X46Y34         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.828     4.303    storage_reg_0_15_6_9/WCLK
    SLICE_X46Y34         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.788     3.515    
    SLICE_X46Y34         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     3.825    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.825    
                         arrival time                           3.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.057%)  route 0.498ns (77.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.556     3.498    sys_clk
    SLICE_X33Y18         FDRE                                         r  soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.498     4.137    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X46Y12         RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.830     4.305    storage_3_reg_0_7_0_5/WCLK
    SLICE_X46Y12         RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.538     3.767    
    SLICE_X46Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.057%)  route 0.498ns (77.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.305ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG/O
                         net (fo=2845, routed)        0.556     3.498    sys_clk
    SLICE_X33Y18         FDRE                                         r  soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  soc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.498     4.137    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X46Y12         RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG/O
                         net (fo=2845, routed)        0.830     4.305    storage_3_reg_0_7_0_5/WCLK
    SLICE_X46Y12         RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.538     3.767    
    SLICE_X46Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.077    storage_3_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.137    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y17    serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y11    data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14    data_mem_grain8_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9     data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9     data_mem_grain9_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3     rom_dat0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9     rom_dat0_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    rom_dat0_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17    data_mem_grain2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     rom_dat0_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y15    storage_4_reg_0_7_18_21/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_5_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y20    storage_5_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y14    storage_8_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13    storage_8_reg_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y13    storage_8_reg_0_7_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y33    OSERDESE2_39/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y14    OSERDESE2_4/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y30    OSERDESE2_40/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y35    OSERDESE2_41/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y27    OSERDESE2_42/CLK
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_1/CLKB
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.101ns
    Source Clock Delay      (SCD):    9.869ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.625     9.869    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.518    10.387 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    10.576    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y20         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     2.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     4.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     6.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     6.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128     7.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576     9.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.592 r  BUFG_4/O
                         net (fo=8, routed)           1.508    11.101    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.768    11.869    
                         clock uncertainty           -0.053    11.816    
    SLICE_X64Y20         FDPE (Setup_fdpe_C_D)       -0.016    11.800    FDPE_9
  -------------------------------------------------------------------
                         required time                         11.800    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518    10.386 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.268    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.581    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    14.646    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518    10.386 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.268    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.581    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    14.646    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518    10.386 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.268    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.581    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    14.646    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.518    10.386 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882    11.268    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.392 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.581    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_CE)      -0.169    14.646    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.581    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478    10.346 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    11.418    soc_crg_reset_counter[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I0_O)        0.295    11.713 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.713    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.081    14.896    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -11.713    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478    10.346 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    11.426    soc_crg_reset_counter[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.317    11.743 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.743    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.118    14.933    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.192ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.801ns (42.766%)  route 1.072ns (57.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478    10.346 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072    11.418    soc_crg_reset_counter[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.323    11.741 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.741    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.768    14.868    
                         clock uncertainty           -0.053    14.815    
    SLICE_X64Y21         FDSE (Setup_fdse_C_D)        0.118    14.933    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -11.741    
  -------------------------------------------------------------------
                         slack                                  3.192    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.868ns
    Clock Pessimism Removal (CPR):    0.746ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.624     9.868    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.478    10.346 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879    11.224    soc_crg_reset_counter[3]
    SLICE_X65Y21         LUT6 (Prop_lut6_I3_O)        0.301    11.525 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.525    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X65Y21         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.746    14.846    
                         clock uncertainty           -0.053    14.793    
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.029    14.822    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.588%)  route 0.352ns (42.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.100ns = ( 14.100 - 5.000 ) 
    Source Clock Delay      (SCD):    9.869ns
    Clock Pessimism Removal (CPR):    0.745ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.065     4.982    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.106 r  clk100_inst/O
                         net (fo=9, routed)           1.298     6.404    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     6.492 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.655     8.147    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.243 r  BUFG_4/O
                         net (fo=8, routed)           1.625     9.869    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.478    10.347 r  FDPE_9/Q
                         net (fo=5, routed)           0.352    10.699    idelay_rst
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.814     5.814 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     7.676    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     7.767 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.847     9.614    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.100     9.714 r  clk100_inst/O
                         net (fo=9, routed)           1.128    10.842    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    10.925 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.576    12.501    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.592 r  BUFG_4/O
                         net (fo=8, routed)           1.507    14.100    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.745    14.845    
                         clock uncertainty           -0.053    14.792    
    SLICE_X64Y21         FDSE (Setup_fdse_C_S)       -0.695    14.097    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  3.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.586     3.528    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.164     3.692 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.748    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X64Y20         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.855     4.330    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.802     3.528    
    SLICE_X64Y20         FDPE (Hold_fdpe_C_D)         0.060     3.588    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.789ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.527    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     3.691 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     3.808    soc_crg_reset_counter[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I1_O)        0.045     3.853 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.853    soc_crg_ic_reset_i_1_n_0
    SLICE_X65Y21         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X65Y21         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.789     3.540    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.091     3.631    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.853    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.527    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     3.691 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.865    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.048     3.913 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.913    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.802     3.527    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     3.658    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.913    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.527    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     3.691 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     3.865    soc_crg_reset_counter[2]
    SLICE_X64Y21         LUT3 (Prop_lut3_I2_O)        0.045     3.910 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.910    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.802     3.527    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.121     3.648    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           3.910    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.527    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     3.691 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.889    soc_crg_reset_counter[0]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.043     3.932 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.932    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.802     3.527    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.131     3.658    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.658    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.527ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.585     3.527    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDSE (Prop_fdse_C_Q)         0.164     3.691 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     3.889    soc_crg_reset_counter[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     3.934 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.934    soc_crg_reset_counter0[0]
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.802     3.527    
    SLICE_X64Y21         FDSE (Hold_fdse_C_D)         0.120     3.647    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.647    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.586     3.528    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.148     3.676 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.804    idelay_rst
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.788     3.541    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.044     3.497    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.586     3.528    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.148     3.676 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.804    idelay_rst
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.788     3.541    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.044     3.497    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.586     3.528    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.148     3.676 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.804    idelay_rst
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.788     3.541    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.044     3.497    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.618%)  route 0.128ns (46.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.329ns
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.788ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.725     1.702    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.747 r  clk100_inst/O
                         net (fo=9, routed)           0.619     2.366    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.416 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.501     2.917    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.943 r  BUFG_4/O
                         net (fo=8, routed)           0.586     3.528    idelay_clk
    SLICE_X64Y20         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.148     3.676 r  FDPE_9/Q
                         net (fo=5, routed)           0.128     3.804    idelay_rst
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk100_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.032     2.096    clk100_IBUF_BUFG
    SLICE_X53Y41         LUT1 (Prop_lut1_I0_O)        0.056     2.152 r  clk100_inst/O
                         net (fo=9, routed)           0.696     2.848    soc_crg_clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     2.901 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.546     3.446    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.475 r  BUFG_4/O
                         net (fo=8, routed)           0.854     4.329    idelay_clk
    SLICE_X64Y21         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.788     3.541    
    SLICE_X64Y21         FDSE (Hold_fdse_C_S)        -0.044     3.497    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.497    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y20     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y20     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y21     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y21     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_9/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_9/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y20     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y21     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y21     soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |    -0.037 (r) | FAST    |     1.966 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.657 (r) | FAST    |     6.312 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.509 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.509 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.879 (r) | FAST    |     8.506 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.807 (f) | FAST    |     8.506 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.891 (r) | FAST    |     8.519 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.819 (f) | FAST    |     8.519 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.892 (r) | FAST    |     8.518 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.820 (f) | FAST    |     8.518 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.880 (r) | FAST    |     8.508 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.808 (f) | FAST    |     8.508 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.909 (r) | FAST    |     8.535 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.837 (f) | FAST    |     8.535 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.909 (r) | FAST    |     8.535 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.837 (f) | FAST    |     8.535 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.881 (r) | FAST    |     8.509 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.809 (f) | FAST    |     8.509 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.887 (r) | FAST    |     8.508 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.815 (f) | FAST    |     8.508 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.883 (r) | FAST    |     8.503 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.811 (f) | FAST    |     8.503 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.884 (r) | FAST    |     8.509 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.812 (f) | FAST    |     8.509 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.884 (r) | FAST    |     8.505 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.812 (f) | FAST    |     8.505 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.870 (r) | FAST    |     8.496 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.798 (f) | FAST    |     8.496 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.869 (r) | FAST    |     8.490 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.797 (f) | FAST    |     8.490 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.885 (r) | FAST    |     8.510 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.813 (f) | FAST    |     8.510 (f) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.875 (r) | FAST    |     8.495 (r) | SLOW    | soc_crg_clkout2 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.803 (f) | FAST    |     8.495 (f) | SLOW    | soc_crg_clkout2 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     16.101 (r) | SLOW    |      5.077 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     16.251 (r) | SLOW    |      5.144 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     16.391 (r) | SLOW    |      5.188 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     15.208 (r) | SLOW    |      4.681 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     15.808 (r) | SLOW    |      4.952 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     15.358 (r) | SLOW    |      4.729 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     15.508 (r) | SLOW    |      4.794 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     15.658 (r) | SLOW    |      4.886 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     15.367 (r) | SLOW    |      4.761 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     15.667 (r) | SLOW    |      4.900 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     15.065 (r) | SLOW    |      4.629 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     15.507 (r) | SLOW    |      4.819 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     14.915 (r) | SLOW    |      4.575 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     15.527 (r) | SLOW    |      4.856 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     15.055 (r) | SLOW    |      4.613 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     15.667 (r) | SLOW    |      4.906 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     15.377 (r) | SLOW    |      4.717 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     14.988 (r) | SLOW    |      4.560 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     15.378 (r) | SLOW    |      4.719 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     14.989 (r) | SLOW    |      4.563 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     17.519 (r) | SLOW    |      5.996 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     19.240 (r) | SLOW    |      6.264 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     18.527 (r) | SLOW    |      6.075 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     19.038 (r) | SLOW    |      6.331 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     18.802 (r) | SLOW    |      6.221 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     12.044 (r) | SLOW    |      4.093 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     12.055 (r) | SLOW    |      4.099 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     12.055 (r) | SLOW    |      4.102 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     12.061 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     12.050 (r) | SLOW    |      4.094 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     12.048 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     12.063 (r) | SLOW    |      4.106 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     12.031 (r) | SLOW    |      4.074 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     12.046 (r) | SLOW    |      4.089 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     12.068 (r) | SLOW    |      4.111 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     12.040 (r) | SLOW    |      4.084 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     12.032 (r) | SLOW    |      4.075 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     12.047 (r) | SLOW    |      4.089 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_a[13]    | OSERDESE2 (IO) | -     |     12.048 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     12.064 (r) | SLOW    |      4.110 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     12.044 (r) | SLOW    |      4.094 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     12.048 (r) | SLOW    |      4.098 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     12.055 (r) | SLOW    |      4.102 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     12.032 (r) | SLOW    |      4.083 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     12.113 (r) | SLOW    |      4.076 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     12.118 (r) | SLOW    |      4.082 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     12.032 (r) | SLOW    |      4.083 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     12.054 (r) | SLOW    |      4.096 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     12.064 (r) | SLOW    |      4.108 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     12.960 (r) | SLOW    |      3.788 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     12.960 (r) | SLOW    |      3.791 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     12.961 (r) | SLOW    |      3.780 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     12.958 (r) | SLOW    |      3.776 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     12.959 (r) | SLOW    |      3.787 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     12.958 (r) | SLOW    |      3.759 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     12.958 (r) | SLOW    |      3.759 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     12.959 (r) | SLOW    |      3.786 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     12.947 (r) | SLOW    |      3.771 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     12.944 (r) | SLOW    |      3.771 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     12.954 (r) | SLOW    |      3.779 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     12.947 (r) | SLOW    |      3.773 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     12.955 (r) | SLOW    |      3.794 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     12.946 (r) | SLOW    |      3.787 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     12.954 (r) | SLOW    |      3.778 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     12.946 (r) | SLOW    |      3.781 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     12.036 (r) | SLOW    |      4.080 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     12.041 (r) | SLOW    |      4.091 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_reset_n  | OSERDESE2 (IO) | -     |     12.034 (r) | SLOW    |      4.077 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     12.026 (r) | SLOW    |      4.069 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     13.583 (r) | SLOW    |      4.402 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     13.576 (r) | SLOW    |      4.406 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     13.584 (r) | SLOW    |      4.404 (r) | FAST    | soc_crg_clkout3 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     13.577 (r) | SLOW    |      4.408 (r) | FAST    | soc_crg_clkout3 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.521 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.738 ns
Ideal Clock Offset to Actual Clock: 5.666 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -2.881 (r) | FAST    |   8.509 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.809 (f) | FAST    |   8.509 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.879 (r) | FAST    |   8.506 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.807 (f) | FAST    |   8.506 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.891 (r) | FAST    |   8.519 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.819 (f) | FAST    |   8.519 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.892 (r) | FAST    |   8.518 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.820 (f) | FAST    |   8.518 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.880 (r) | FAST    |   8.508 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.808 (f) | FAST    |   8.508 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.909 (r) | FAST    |   8.535 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.837 (f) | FAST    |   8.535 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.909 (r) | FAST    |   8.535 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.837 (f) | FAST    |   8.535 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.881 (r) | FAST    |   8.509 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.809 (f) | FAST    |   8.509 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.887 (r) | FAST    |   8.508 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.815 (f) | FAST    |   8.508 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.883 (r) | FAST    |   8.503 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.811 (f) | FAST    |   8.503 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.884 (r) | FAST    |   8.509 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.812 (f) | FAST    |   8.509 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.884 (r) | FAST    |   8.505 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.812 (f) | FAST    |   8.505 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.870 (r) | FAST    |   8.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.798 (f) | FAST    |   8.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.869 (r) | FAST    |   8.490 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.797 (f) | FAST    |   8.490 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.885 (r) | FAST    |   8.510 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.813 (f) | FAST    |   8.510 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.875 (r) | FAST    |   8.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.803 (f) | FAST    |   8.495 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.797 (f) | FAST    |   8.535 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.037 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.044 (r) | SLOW    |   4.093 (r) | FAST    |    0.019 |
ddram_a[1]         |   12.055 (r) | SLOW    |   4.099 (r) | FAST    |    0.025 |
ddram_a[2]         |   12.055 (r) | SLOW    |   4.102 (r) | FAST    |    0.028 |
ddram_a[3]         |   12.061 (r) | SLOW    |   4.106 (r) | FAST    |    0.032 |
ddram_a[4]         |   12.050 (r) | SLOW    |   4.094 (r) | FAST    |    0.020 |
ddram_a[5]         |   12.048 (r) | SLOW    |   4.091 (r) | FAST    |    0.017 |
ddram_a[6]         |   12.063 (r) | SLOW    |   4.106 (r) | FAST    |    0.032 |
ddram_a[7]         |   12.031 (r) | SLOW    |   4.074 (r) | FAST    |    0.000 |
ddram_a[8]         |   12.046 (r) | SLOW    |   4.089 (r) | FAST    |    0.014 |
ddram_a[9]         |   12.068 (r) | SLOW    |   4.111 (r) | FAST    |    0.037 |
ddram_a[10]        |   12.040 (r) | SLOW    |   4.084 (r) | FAST    |    0.010 |
ddram_a[11]        |   12.032 (r) | SLOW    |   4.075 (r) | FAST    |    0.000 |
ddram_a[12]        |   12.047 (r) | SLOW    |   4.089 (r) | FAST    |    0.015 |
ddram_a[13]        |   12.048 (r) | SLOW    |   4.091 (r) | FAST    |    0.017 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.068 (r) | SLOW    |   4.074 (r) | FAST    |    0.037 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.020 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.064 (r) | SLOW    |   4.110 (r) | FAST    |    0.020 |
ddram_ba[1]        |   12.044 (r) | SLOW    |   4.094 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.048 (r) | SLOW    |   4.098 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.064 (r) | SLOW    |   4.094 (r) | FAST    |    0.020 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.054 (r) | SLOW    |   4.096 (r) | FAST    |    0.000 |
ddram_dm[1]        |   12.064 (r) | SLOW    |   4.108 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.064 (r) | SLOW    |   4.096 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.476 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   16.101 (r) | SLOW    |   3.788 (r) | FAST    |    1.186 |
ddram_dq[1]        |   16.251 (r) | SLOW    |   3.791 (r) | FAST    |    1.336 |
ddram_dq[2]        |   16.391 (r) | SLOW    |   3.780 (r) | FAST    |    1.476 |
ddram_dq[3]        |   15.208 (r) | SLOW    |   3.776 (r) | FAST    |    0.293 |
ddram_dq[4]        |   15.808 (r) | SLOW    |   3.787 (r) | FAST    |    0.893 |
ddram_dq[5]        |   15.358 (r) | SLOW    |   3.759 (r) | FAST    |    0.443 |
ddram_dq[6]        |   15.508 (r) | SLOW    |   3.759 (r) | FAST    |    0.593 |
ddram_dq[7]        |   15.658 (r) | SLOW    |   3.786 (r) | FAST    |    0.743 |
ddram_dq[8]        |   15.367 (r) | SLOW    |   3.771 (r) | FAST    |    0.452 |
ddram_dq[9]        |   15.667 (r) | SLOW    |   3.771 (r) | FAST    |    0.753 |
ddram_dq[10]       |   15.065 (r) | SLOW    |   3.779 (r) | FAST    |    0.150 |
ddram_dq[11]       |   15.507 (r) | SLOW    |   3.773 (r) | FAST    |    0.592 |
ddram_dq[12]       |   14.915 (r) | SLOW    |   3.794 (r) | FAST    |    0.035 |
ddram_dq[13]       |   15.527 (r) | SLOW    |   3.787 (r) | FAST    |    0.612 |
ddram_dq[14]       |   15.055 (r) | SLOW    |   3.778 (r) | FAST    |    0.140 |
ddram_dq[15]       |   15.667 (r) | SLOW    |   3.781 (r) | FAST    |    0.752 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.391 (r) | SLOW    |   3.759 (r) | FAST    |    1.476 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.390 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   15.377 (r) | SLOW    |   4.402 (r) | FAST    |    0.389 |
ddram_dqs_n[1]     |   14.988 (r) | SLOW    |   4.406 (r) | FAST    |    0.004 |
ddram_dqs_p[0]     |   15.378 (r) | SLOW    |   4.404 (r) | FAST    |    0.390 |
ddram_dqs_p[1]     |   14.989 (r) | SLOW    |   4.408 (r) | FAST    |    0.006 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.378 (r) | SLOW    |   4.402 (r) | FAST    |    0.390 |
-------------------+--------------+---------+-------------+---------+----------+




