CS43130_DSD_INT_CFG,VAR_0
CS43130_DSD_MASTER,VAR_1
CS43130_DSD_PATH_CTL_2,VAR_2
CS43130_DSD_SPEED_MASK,VAR_3
CS43130_DSD_SPEED_SHIFT,VAR_4
CS43130_DSD_SRC_DSD,VAR_5
CS43130_DSD_SRC_MASK,VAR_6
CS43130_DSD_SRC_SHIFT,VAR_7
CS43130_MCLK_22M,VAR_8
CS43130_MCLK_24M,VAR_9
CS43130_MCLK_SRC_EXT,VAR_10
CS43130_MCLK_SRC_PLL,VAR_11
EINVAL,VAR_12
SND_SOC_DAIFMT_CBM_CFM,VAR_13
cs43130_change_clksrc,FUNC_0
cs43130_pcm_dsd_mix,FUNC_1
cs43130_set_pll,FUNC_2
dev_err,FUNC_3
mutex_lock,FUNC_4
mutex_unlock,FUNC_5
params_rate,FUNC_6
regmap_update_bits,FUNC_7
snd_soc_component_get_drvdata,FUNC_8
cs43130_dsd_hw_params,FUNC_9
substream,VAR_14
params,VAR_15
dai,VAR_16
component,VAR_17
cs43130,VAR_18
required_clk,VAR_19
dsd_speed,VAR_20
