# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_clk_wiz_0_0/DDR3_sim_clk_wiz_0_0_clk_wiz.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_clk_wiz_0_0/DDR3_sim_clk_wiz_0_0.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_blk_mem_gen_0_0/sim/DDR3_sim_blk_mem_gen_0_0.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_3  "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/simulation/fifo_generator_vlog_beh.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog fifo_generator_v13_1_3  "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_xbar_0/sim/DDR3_sim_xbar_0.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../Thesis_Nexys_Video_2016_4.ip_user_files/bd/DDR3_sim/ip/DDR3_sim_auto_pc_0/sim/DDR3_sim_auto_pc_0.v" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_sim/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/DDR3_test/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/maxpool_test_cs/ipshared/7e3a/hdl" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/100a" --include "../../../Thesis_Nexys_Video_2016_4.srcs/sources_1/bd/neural_net_accelerator/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
