Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  8 10:29:39 2023
| Host         : DESKTOP-0TSH46O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    81 |
| Unused register locations in slices containing registers |   249 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            1 |
|      4 |           13 |
|      5 |            2 |
|      6 |            3 |
|      7 |            1 |
|      8 |            8 |
|      9 |            5 |
|     10 |            3 |
|     11 |            1 |
|     12 |            1 |
|     13 |            2 |
|     14 |            5 |
|     15 |            3 |
|    16+ |           29 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           43 |
| No           | No                    | Yes                    |             251 |           98 |
| No           | Yes                   | No                     |              76 |           20 |
| Yes          | No                    | No                     |             136 |          107 |
| Yes          | No                    | Yes                    |             685 |          224 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                           Enable Signal                          |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/v_sync0                                      | i_CAM_RECO/sobel1_edge_detector_inst/rst_n                          |                1 |              1 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            |                                                                  | i_CAM_RECO/sobel1_edge_detector_inst/rst_n                          |                1 |              1 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/h_sync_i_1_n_0                               | i_CAM_RECO/sobel1_edge_detector_inst/rst_n                          |                1 |              1 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_uart_send/uart_txd_i_1_n_0                               | i_car/i_uart_send/rst_n                                             |                1 |              1 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_CAM_RECO/u_rgb2ycbcr/rst_n                                        |                1 |              2 |
|  i_CAM_RECO/i_digital_reco/digit_id_reg[3]_i_2_n_0 |                                                                  |                                                                     |                2 |              4 |
|  clk_sys_IBUF_BUFG                                 | i_ajxd/E[0]                                                      | i_car/u_uart_recv/rst_n                                             |                1 |              4 |
|  i_ajxd/clk_ms                                     | i_ajxd/data0                                                     |                                                                     |                1 |              4 |
| ~i_ajxd/clk_ms                                     | i_ajxd/btn[11]_i_1_n_0                                           | i_ajxd/btn_inferred__0/i___0_n_0                                    |                1 |              4 |
| ~i_ajxd/clk_ms                                     | i_ajxd/btn[3]_i_1_n_0                                            | i_ajxd/btn_inferred__0/i___1_n_0                                    |                1 |              4 |
| ~i_ajxd/clk_ms                                     | i_ajxd/btn[15]_i_1_n_0                                           | i_ajxd/btn_inferred__0/i__n_0                                       |                1 |              4 |
| ~i_ajxd/clk_ms                                     | i_ajxd/btn[7]_i_1_n_0                                            | i_ajxd/btn_inferred__0/i___2_n_0                                    |                1 |              4 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/flag_reg1_reg[0]                             |                                                                     |                2 |              4 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/cmos_capture_RGB565_inst/cmos_fps_cnt[3]_i_1_n_0      | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]_0           |                1 |              4 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_stream_cnt                   | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                3 |              4 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                4 |              4 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_uart_send/tx_cnt[3]_i_1_n_0                              | i_car/i_uart_send/rst_n                                             |                2 |              4 |
|  clk_sys_IBUF_BUFG                                 | i_car/u_uart_recv/rx_cnt[3]_i_1_n_0                              | i_car/u_uart_recv/rst_n                                             |                1 |              4 |
|  i_ajxd/clk_ms                                     |                                                                  |                                                                     |                2 |              5 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_transfer_en                  | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                5 |              5 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  |                                                                     |                2 |              6 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  | i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/rst_n |                2 |              6 |
|  clk_sys_IBUF_BUFG                                 |                                                                  |                                                                     |                3 |              6 |
|  clk_sys_IBUF_BUFG                                 | i_ajxd/flag_reg1_reg[0]                                          | i_CAM_RECO/u_rgb2ycbcr/rst_n                                        |                2 |              7 |
|  clk_sys_IBUF_BUFG                                 | i_car/uart_flag                                                  | i_car/u_uart_recv/rst_n                                             |                3 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/gauss1_inst/matrix3x3_y/matrix_p13[7]_i_1_n_0         | i_CAM_RECO/u_rgb2ycbcr/rst_n                                        |                1 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/max_min                                | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                2 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/mid_mid                                | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                3 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/min_max                                | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                3 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/post_y[7]_i_1_n_0                      | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |                3 |              8 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            | i_CAM_RECO/i2c_timing_ctrl_inst/g0_b0__1_n_0                     | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                5 |              8 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/u_rgb2ycbcr/post_frame_de                             | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |                1 |              8 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/data_out_reg[0]                              | i_CAM_RECO/i_square_frame/rst_n                                     |                4 |              9 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/addr_binary_reg[13]_3[0]                     | i_CAM_RECO/i_square_frame/rst_n                                     |                2 |              9 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/addr_binary_reg[13]_4[0]                     | i_CAM_RECO/i_square_frame/rst_n                                     |                4 |              9 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_uart_send/tx_data[7]_i_1_n_0                             | i_car/i_uart_send/rst_n                                             |                5 |              9 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/E[0]                                         | i_CAM_RECO/i_square_frame/rst_n                                     |                3 |              9 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/pre_frame_de_d_reg[2]_0[0] | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                3 |             10 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/v_cnt[9]_i_1_n_0                             | i_CAM_RECO/i_square_frame/rst_n                                     |                4 |             10 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/E[0]                       | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                3 |             10 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/pre_frame_de_d_reg[2][0]   | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                5 |             11 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            |                                                                  | i_CAM_RECO/sobel1_edge_detector_inst/rst_n                          |                5 |             12 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/pre_frame_de_d_reg[2][0]   | i_CAM_RECO/mid_value_inst/matrix3x3_y/rst_n                         |                4 |             13 |
|  i_digital_tube/divclk                             |                                                                  |                                                                     |                7 |             13 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/E[0]                       | i_CAM_RECO/mid_value_inst/matrix3x3_y/rst_n                         |                5 |             14 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_digital_tube/divclk_1                                             |                4 |             14 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/pre_frame_de_d_reg[2]_0[0] | i_CAM_RECO/mid_value_inst/matrix3x3_y/rst_n                         |                4 |             14 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index                 | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                3 |             14 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/gauss1_inst/matrix3x3_y/matrix_p13[7]_i_1_n_0         | i_CAM_RECO/mid_value_inst/rst_n_0                                   |                2 |             14 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_car/i_uart_send/rst_n                                             |                9 |             15 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |                5 |             15 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]_0           |                6 |             15 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/per_frame_clken_r_reg[0]_0 | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |                3 |             16 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/per_frame_clken_r_reg[2]_0[0]          | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |                5 |             16 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            | i_CAM_RECO/i2c_timing_ctrl_inst/p_0_in                           | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                5 |             16 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            |                                                                  | i_CAM_RECO/i_square_frame/rst_n                                     |                9 |             16 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/cmos_capture_RGB565_inst/cmos_frame_data_r            | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]_0           |                6 |             16 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/cmos_capture_RGB565_inst/cmos_frame_addr[16]_i_1_n_0  | i_CAM_RECO/i2c_timing_ctrl_inst/i2c_config_index_reg[1]_0           |                4 |             17 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/addr_binary0                                 | i_CAM_RECO/i_square_frame/rst_n                                     |                5 |             17 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/VGA_inst/addr_img0                                    | i_CAM_RECO/VGA_inst/addr_img[0]_i_3_n_0                             |                5 |             17 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/u_binarization/frame_addr[0]_i_1_n_0                  | i_CAM_RECO/sobel2_edge_detector_inst/matrix_generate_3x3_inst/rst_n |                5 |             18 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out3            |                                                                  | i_CAM_RECO/i2c_timing_ctrl_inst/FSM_sequential_c_state[4]_i_2_n_0   |                8 |             23 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_sr04/echo_cnt[0]_i_1_n_0                                 | i_car/i_sr04/cnt[22]_i_2_n_0                                        |                6 |             24 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_sr04/echo_cnt_reg[1][23]_i_1_n_0                         | i_car/i_sr04/cnt[22]_i_2_n_0                                        |               10 |             24 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_sr04/echo_cnt_reg[2][23]_i_1_n_0                         | i_car/i_sr04/cnt[22]_i_2_n_0                                        |               13 |             24 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_sr04/echo_cnt_reg[3][23]_i_1_n_0                         | i_car/i_sr04/cnt[22]_i_2_n_0                                        |                8 |             24 |
|  clk_sys_IBUF_BUFG                                 | i_car/i_sr04/p_0_in                                              | i_car/i_sr04/cnt[22]_i_2_n_0                                        |                9 |             24 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/per_frame_clken_r_reg[0]_0 | i_CAM_RECO/mid_value_inst/matrix3x3_y/rst_n                         |                7 |             24 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_car/i_sr04/cnt[22]_i_2_n_0                                        |                9 |             27 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            |                                                                  |                                                                     |               17 |             27 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_ajxd/clk_ms_0                                                     |                8 |             31 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_ajxd/clk_20ms_1                                                   |                8 |             31 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/matrix3x3_y/per_frame_clken_r_reg[0]_0 | i_CAM_RECO/u_rgb2ycbcr/rst_n                                        |                6 |             32 |
|  clk_20ms_BUFG                                     |                                                                  |                                                                     |               10 |             33 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/i_digital_reco/flag_en1                               | i_CAM_RECO/i_square_frame/rst_n                                     |               14 |             36 |
|  i_CAM_RECO/sys_mmcm_inst/inst/clk_out1            | i_CAM_RECO/i_square_frame/h_min[8]_i_1_n_0                       | i_CAM_RECO/i_square_frame/rst_n                                     |               12 |             36 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/gauss1_inst/matrix3x3_y/matrix_p13[7]_i_1_n_0         | i_CAM_RECO/gauss1_inst/matrix3x3_y/rst_n                            |               11 |             50 |
|  clk_sys_IBUF_BUFG                                 |                                                                  | i_car/u_uart_recv/rst_n                                             |               17 |             51 |
|  cmos_pclk_IBUF_BUFG                               |                                                                  | i_CAM_RECO/u_rgb2ycbcr/rst_n                                        |               22 |             64 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/mid_value_inst/per_frame_clken_r_reg[2]_0[0]          |                                                                     |               52 |            224 |
|  cmos_pclk_IBUF_BUFG                               | i_CAM_RECO/u_rgb2ycbcr/post_frame_de                             |                                                                     |               52 |            224 |
+----------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+


