#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023a885f2990 .scope module, "system_clk_gate" "system_clk_gate" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_en";
    .port_info 1 /INPUT 1 "i_clk";
    .port_info 2 /OUTPUT 1 "o_clk_gated";
o0000023a88627008 .functor BUFZ 1, C4<z>; HiZ drive
L_0000023a885f3250 .functor AND 1, o0000023a88627008, v0000023a885f2c60_0, C4<1>, C4<1>;
o0000023a88626fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023a885f2b20_0 .net "i_clk", 0 0, o0000023a88626fd8;  0 drivers
v0000023a885f2bc0_0 .net "i_en", 0 0, o0000023a88627008;  0 drivers
v0000023a885f2c60_0 .var "latch_out", 0 0;
v0000023a885f2d00_0 .net "o_clk_gated", 0 0, L_0000023a885f3250;  1 drivers
E_0000023a886257b0 .event anyedge, v0000023a885f2bc0_0, v0000023a885f2b20_0;
    .scope S_0000023a885f2990;
T_0 ;
    %wait E_0000023a886257b0;
    %load/vec4 v0000023a885f2b20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000023a885f2bc0_0;
    %assign/vec4 v0000023a885f2c60_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\system_clk_gate.v";
