#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: C:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-4RPI1H2
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Fri Oct 13 18:05:53 2023
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Process exit normally.
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 18:24:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.246s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
C: DRC-2021: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 39)] The net clk_out1 is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:24:42 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:24:42 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.078s user + 0.000s system = 0.078s CPU (1334.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (562.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:24:45 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 18:24:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.243s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
C: DRC-2021: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 39)] The net clk_out1 is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:25:00 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:25:00 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.4%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:25:03 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:6s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 18:25:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 18:25:17 2023
Action dev_map: Peak memory pool usage is 240 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:20s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 18:25:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17542
Wirelength after clock region global placement is 3550 and checksum is F9A77DD11A06ABED.
1st GP placement takes 2.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3550 and checksum is F9A77DD11A06ABED.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	5 iterations finished.
	Final slack 18104.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 18411
2nd GP placement takes 0.66 sec.

Wirelength after global placement is 3435 and checksum is 1AC28AA749190A27.
Global placement takes 0.69 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3507 and checksum is 7E7404886B29E0E.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	5 iterations finished.
	Final slack 18104.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 18021
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 3288 and checksum is FC24038F97327ECC.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.560677.
Wirelength after legalization is 4884 and checksum is E9CCDE5AFE802C66.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16274.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 4884 and checksum is E9CCDE5AFE802C66.
Phase 5.2 DP placement started.
Legalized cost 16274.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4884 and checksum is E9CCDE5AFE802C66.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 16274, TNS after placement is 0.
Placement done.
Total placement takes 4.16 sec.
Finished placement.

Routing started.
Process exit normally.
Building routing graph takes 1.14 sec.
Worst slack is 16274, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.770201 M.
Total nets for routing : 991.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 86 nets, it takes 0.02 sec.
Unrouted nets 114 at the end of iteration 0.
Unrouted nets 82 at the end of iteration 1.
Unrouted nets 61 at the end of iteration 2.
Unrouted nets 41 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 36 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 16 at the end of iteration 8.
Unrouted nets 20 at the end of iteration 9.
Unrouted nets 21 at the end of iteration 10.
Unrouted nets 17 at the end of iteration 11.
Unrouted nets 12 at the end of iteration 12.
Unrouted nets 10 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 2 processed 167 nets, it takes 1.33 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 13 nets, it takes 0.02 sec.
Global routing takes 1.38 sec.
Total 1010 subnets.
    forward max bucket size 42905 , backward 3535.
        Unrouted nets 526 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 107 , backward 228.
        Unrouted nets 410 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 77 , backward 278.
        Unrouted nets 293 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 26.
        Unrouted nets 223 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 100 , backward 199.
        Unrouted nets 152 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 28.
        Unrouted nets 115 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 45.
        Unrouted nets 98 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 44.
        Unrouted nets 56 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 54 , backward 49.
        Unrouted nets 37 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 25 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 17 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 25.
        Unrouted nets 7 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 22.
        Unrouted nets 7 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 6 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 7 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 7 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 9 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 6 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 7 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 7 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 6 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 22.
        Unrouted nets 5 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 22.
        Unrouted nets 5 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 22.
        Unrouted nets 5 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 22.
        Unrouted nets 5 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 22.
        Unrouted nets 5 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 22.
        Unrouted nets 5 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 22.
        Unrouted nets 5 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 4 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 4 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 4 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 4 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 4 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 4 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 4 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 10.
        Unrouted nets 4 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 4 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 12.
        Unrouted nets 4 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 5.
        Unrouted nets 4 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 4 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 4 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 4 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 4 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 11.
        Unrouted nets 4 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 7.
        Unrouted nets 4 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 9.
        Unrouted nets 4 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 4 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 4 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 8.
        Unrouted nets 4 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 4 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 4 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 12.
        Unrouted nets 4 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 10.
        Unrouted nets 4 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 4 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 4 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 7 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 4 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 5 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 4 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 4 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 4 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 4 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 4 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 4 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 4 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 4 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 11.
        Unrouted nets 4 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 8.
        Unrouted nets 4 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 4 at the end of iteration 176.
    route iteration 176, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 177.
    route iteration 177, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 7.
        Unrouted nets 4 at the end of iteration 178.
    route iteration 178, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 4 at the end of iteration 179.
    route iteration 179, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 180.
    route iteration 180, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 4 at the end of iteration 181.
    route iteration 181, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 10.
        Unrouted nets 4 at the end of iteration 182.
    route iteration 182, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 183.
    route iteration 183, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 184.
    route iteration 184, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 185.
    route iteration 185, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 13.
        Unrouted nets 4 at the end of iteration 186.
    route iteration 186, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 187.
    route iteration 187, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 6.
        Unrouted nets 4 at the end of iteration 188.
    route iteration 188, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 13.
        Unrouted nets 4 at the end of iteration 189.
    route iteration 189, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 190.
    route iteration 190, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 191.
    route iteration 191, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 4 at the end of iteration 192.
    route iteration 192, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 193.
    route iteration 193, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 4 at the end of iteration 194.
    route iteration 194, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 4 at the end of iteration 195.
    route iteration 195, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 196.
    route iteration 196, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 10.
        Unrouted nets 4 at the end of iteration 197.
    route iteration 197, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 7.
        Unrouted nets 4 at the end of iteration 198.
    route iteration 198, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 4 at the end of iteration 199.
    route iteration 199, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 4 at the end of iteration 200.
    route iteration 200, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 9.
        Unrouted nets 4 at the end of iteration 201.
    route iteration 201, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 202.
    route iteration 202, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 4 at the end of iteration 203.
    route iteration 203, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 4 at the end of iteration 204.
    route iteration 204, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 4 at the end of iteration 205.
    route iteration 205, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 206.
    route iteration 206, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 4 at the end of iteration 207.
    route iteration 207, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 208.
    route iteration 208, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 4 at the end of iteration 209.
    route iteration 209, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 210.
    route iteration 210, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 6.
        Unrouted nets 4 at the end of iteration 211.
    route iteration 211, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 212.
    route iteration 212, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 4 at the end of iteration 213.
    route iteration 213, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 12.
        Unrouted nets 4 at the end of iteration 214.
    route iteration 214, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 215.
    route iteration 215, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 6.
        Unrouted nets 4 at the end of iteration 216.
    route iteration 216, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 7.
        Unrouted nets 4 at the end of iteration 217.
    route iteration 217, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 218.
    route iteration 218, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 4 at the end of iteration 219.
    route iteration 219, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 220.
    route iteration 220, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 4 at the end of iteration 221.
    route iteration 221, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 4 at the end of iteration 222.
    route iteration 222, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 4 at the end of iteration 223.
    route iteration 223, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 4 at the end of iteration 224.
    route iteration 224, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 4 at the end of iteration 225.
    route iteration 225, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 8.
        Unrouted nets 4 at the end of iteration 226.
    route iteration 226, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 4 at the end of iteration 227.
    route iteration 227, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 4 at the end of iteration 228.
    route iteration 228, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 229.
    route iteration 229, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 4 at the end of iteration 230.
    route iteration 230, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 15.
        Unrouted nets 4 at the end of iteration 231.
    route iteration 231, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 232.
    route iteration 232, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 9.
        Unrouted nets 4 at the end of iteration 233.
    route iteration 233, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 4 at the end of iteration 234.
    route iteration 234, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 235.
    route iteration 235, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 11.
        Unrouted nets 4 at the end of iteration 236.
    route iteration 236, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 11.
        Unrouted nets 4 at the end of iteration 237.
    route iteration 237, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 4 at the end of iteration 238.
    route iteration 238, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 4 at the end of iteration 239.
    route iteration 239, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 14.
        Unrouted nets 4 at the end of iteration 240.
    route iteration 240, CPU time elapsed 0.000000 sec.
Detailed routing takes 240 iterations
    Unrouted nets 6 at the end of fading iteration 11.
    Unrouted nets 3 at the end of fading iteration 10.
    Unrouted nets 4 at the end of fading iteration 9.
    Unrouted nets 5 at the end of fading iteration 8.
    Unrouted nets 6 at the end of fading iteration 7.
    Unrouted nets 4 at the end of fading iteration 6.
    Unrouted nets 5 at the end of fading iteration 5.
    Unrouted nets 9 at the end of fading iteration 4.
    Unrouted nets 1 at the end of fading iteration 3.
    Unrouted nets 1 at the end of fading iteration 2.
    Unrouted nets 1 at the end of fading iteration 1.
Fading routing takes 11 iterations.
    Unrouted nets 0 at the end of congested iteration 201.

Congestion routing takes 1 iterations.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_3/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.27 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6175.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.64 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 109      | 6450          | 2                  
|   FF                     | 320      | 38700         | 1                  
|   LUT                    | 320      | 25800         | 2                  
|   LUT-FF pairs           | 199      | 25800         | 1                  
| Use of CLMS              | 66       | 4250          | 2                  
|   FF                     | 208      | 25500         | 1                  
|   LUT                    | 197      | 17000         | 2                  
|   LUT-FF pairs           | 119      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 91       | 6672          | 2                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 2        | 30            | 7                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 18:25:34 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:38s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 18:25:35 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Process exit normally.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 18:25:40 2023
Action report_timing: Peak memory pool usage is 888 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:44s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 18:25:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 18:25:49 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:53s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Process exit normally.
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 18:29:59 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.243s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:30:02 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:30:02 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (284.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.047s user + 0.016s system = 0.062s CPU (2263.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:30:05 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 18:30:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.266s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:30:25 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:30:25 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.016s system = 0.016s CPU (340.9%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (201.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:30:28 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 18:30:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {6.666667 6.666667 6.666667} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {6.666667 6.666667 6.666667} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 18:30:41 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 18:30:42 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17509
Wirelength after clock region global placement is 3723 and checksum is E17C8A23A98B8FEF.
1st GP placement takes 2.23 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3723 and checksum is E17C8A23A98B8FEF.
Pre global placement takes 2.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17668
2nd GP placement takes 0.66 sec.

Wirelength after global placement is 3498 and checksum is AB2490536A01229E.
Global placement takes 0.69 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3579 and checksum is 2D6BF763E85ABF7D.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17752
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 3404 and checksum is C401000F4BE3D84C.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.563500.
Wirelength after legalization is 4912 and checksum is B6F160E5FF4E5D9D.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16714.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4912 and checksum is B6F160E5FF4E5D9D.
Phase 5.2 DP placement started.
Legalized cost 16714.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4912 and checksum is B6F160E5FF4E5D9D.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16714, TNS after placement is 0.
Placement done.
Total placement takes 4.19 sec.
Finished placement.

Routing started.
Building routing graph takes 1.22 sec.
Worst slack is 16714, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.759188 M.
Total nets for routing : 938.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 146 nets, it takes 0.02 sec.
Unrouted nets 152 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 46 at the end of iteration 2.
Unrouted nets 28 at the end of iteration 3.
Unrouted nets 21 at the end of iteration 4.
Unrouted nets 12 at the end of iteration 5.
Unrouted nets 9 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 3 at the end of iteration 9.
Unrouted nets 1 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 0 at the end of iteration 12.
Global Routing step 2 processed 345 nets, it takes 0.89 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.00 sec.
Global routing takes 0.92 sec.
Total 941 subnets.
    forward max bucket size 42918 , backward 2844.
        Unrouted nets 373 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 599 , backward 1345.
        Unrouted nets 286 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 42.
        Unrouted nets 228 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 27.
        Unrouted nets 165 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 62 , backward 58.
        Unrouted nets 119 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 34 , backward 18.
        Unrouted nets 72 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 34 , backward 87.
        Unrouted nets 50 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 52.
        Unrouted nets 25 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 40.
        Unrouted nets 13 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 9.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.89 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 106.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 4.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6071.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 4.92 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 108      | 6450          | 2                  
|   FF                     | 307      | 38700         | 1                  
|   LUT                    | 315      | 25800         | 2                  
|   LUT-FF pairs           | 181      | 25800         | 1                  
| Use of CLMS              | 69       | 4250          | 2                  
|   FF                     | 221      | 25500         | 1                  
|   LUT                    | 202      | 17000         | 2                  
|   LUT-FF pairs           | 137      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 40       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 18:30:58 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 18:30:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 18:31:04 2023
Action report_timing: Peak memory pool usage is 888 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 18:31:05 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.078125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 18:31:13 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 18:33:52 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.270s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 115)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 118)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:33:54 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:33:55 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.031s system = 0.031s CPU (596.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (607.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:33:58 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 18:34:11 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.267s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 115)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 118)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:34:13 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:34:13 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (275.5%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (584.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:34:16 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 18:34:16 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 18:34:30 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 18:34:30 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17562
Wirelength after clock region global placement is 3783 and checksum is 971ADF39C265AC96.
1st GP placement takes 2.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.22 sec.

Wirelength after Pre Global Placement is 3783 and checksum is 971ADF39C265AC96.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17722
2nd GP placement takes 0.59 sec.

Wirelength after global placement is 3387 and checksum is 93E70F668FDFD033.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3523 and checksum is 666650CD990ABF6D.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17770
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 3306 and checksum is 1D0F5018D9324245.
Post global placement takes 0.66 sec.

Phase 4 Legalization started.
The average distance in LP is 0.482596.
Wirelength after legalization is 4796 and checksum is 6018EB20802C4511.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17221.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 4796 and checksum is 6018EB20802C4511.
Phase 5.2 DP placement started.
Legalized cost 17221.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4796 and checksum is 6018EB20802C4511.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 17221, TNS after placement is 0.
Placement done.
Total placement takes 4.12 sec.
Finished placement.

Routing started.
Building routing graph takes 1.11 sec.
Worst slack is 17221, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.758410 M.
Total nets for routing : 934.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 154 nets, it takes 0.02 sec.
Unrouted nets 141 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 37 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 2 processed 342 nets, it takes 0.66 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.69 sec.
Total 935 subnets.
    forward max bucket size 42918 , backward 1531.
        Unrouted nets 350 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.734375 sec.
    forward max bucket size 599 , backward 278.
        Unrouted nets 276 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 39345 , backward 22.
        Unrouted nets 205 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.859375 sec.
    forward max bucket size 39276 , backward 32.
        Unrouted nets 142 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.828125 sec.
    forward max bucket size 35 , backward 35.
        Unrouted nets 100 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 79.
        Unrouted nets 63 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 55.
        Unrouted nets 41 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 16.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 26.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 19.
        Unrouted nets 12 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 14.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.52 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 108.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5909.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.22 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 111      | 6450          | 2                  
|   FF                     | 299      | 38700         | 1                  
|   LUT                    | 302      | 25800         | 2                  
|   LUT-FF pairs           | 178      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 229      | 25500         | 1                  
|   LUT                    | 215      | 17000         | 2                  
|   LUT-FF pairs           | 140      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 18:34:48 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 18:34:48 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 18:34:54 2023
Action report_timing: Peak memory pool usage is 888 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:48s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 18:34:54 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.140625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 18:35:03 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:58s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Fri Oct 13 18:37:08 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.245s wall, 0.016s user + 0.000s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 228)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 115)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 118)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 119)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:37:11 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:37:11 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (192.1%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.016s user + 0.047s system = 0.062s CPU (2455.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:37:14 2023
Action synthesize: Peak memory pool usage is 244 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 18:37:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50m' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 517      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 18:37:27 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 18:37:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 17638
Wirelength after clock region global placement is 3578 and checksum is B5A109F3F488810A.
1st GP placement takes 2.28 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3578 and checksum is B5A109F3F488810A.
Pre global placement takes 2.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17752
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 3508 and checksum is FD259A4413DA46A8.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3606 and checksum is D93CE029A9FB27DB.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17566
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 3616 and checksum is 5212F17F38D0F104.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.571429.
Wirelength after legalization is 5022 and checksum is 4227DDABF719F8E4.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16842.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 5022 and checksum is 4227DDABF719F8E4.
Phase 5.2 DP placement started.
Legalized cost 16842.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 5022 and checksum is 4227DDABF719F8E4.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16842, TNS after placement is 0.
Placement done.
Total placement takes 4.17 sec.
Finished placement.

Routing started.
Building routing graph takes 1.27 sec.
Worst slack is 16842, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.762743 M.
Total nets for routing : 950.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 134 nets, it takes 0.02 sec.
Unrouted nets 157 at the end of iteration 0.
Unrouted nets 66 at the end of iteration 1.
Unrouted nets 38 at the end of iteration 2.
Unrouted nets 28 at the end of iteration 3.
Unrouted nets 10 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 4 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 3 at the end of iteration 14.
Unrouted nets 4 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 0 at the end of iteration 23.
Global Routing step 2 processed 348 nets, it takes 0.95 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 2 nets, it takes 0.02 sec.
Global routing takes 1.00 sec.
Total 954 subnets.
    forward max bucket size 42904 , backward 1966.
        Unrouted nets 393 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.734375 sec.
    forward max bucket size 606 , backward 269.
        Unrouted nets 259 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 77 , backward 46.
        Unrouted nets 213 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 79 , backward 132.
        Unrouted nets 155 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 49 , backward 82.
        Unrouted nets 96 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 53.
        Unrouted nets 82 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 71.
        Unrouted nets 66 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 40.
        Unrouted nets 40 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 19.
        Unrouted nets 17 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 19.
        Unrouted nets 17 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 19.
        Unrouted nets 10 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 28.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 10.
        Unrouted nets 7 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 9.
        Unrouted nets 1 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.015625 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 3.
        Unrouted nets 1 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 5 , backward 4.
        Unrouted nets 2 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 9.
        Unrouted nets 0 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
Detailed routing takes 88 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.98 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 43.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 6090.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.08 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 104      | 6450          | 2                  
|   FF                     | 320      | 38700         | 1                  
|   LUT                    | 303      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 208      | 25500         | 1                  
|   LUT                    | 216      | 17000         | 2                  
|   LUT-FF pairs           | 132      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 41       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Fri Oct 13 18:37:44 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 18:37:45 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred'  from 'N0/gateop_perm/L4' to: 'N0/gateop_perm/Z'
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 18:37:50 2023
Action report_timing: Peak memory pool usage is 888 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:45s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 18:37:51 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
Process exit normally.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Fri Oct 13 18:37:59 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:54s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Customize IP 'D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.
Parse module hierarchy of project 'D:/Desktop/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 


Process "Compile" started.
Current time: Fri Oct 13 18:40:36 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.269s wall, 0.000s user + 0.016s system = 0.016s CPU (1.2%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:40:39 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:40:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (274.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.016s system = 0.016s CPU (534.6%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:40:42 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Fri Oct 13 18:41:02 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/34_hs_dual_ad/prj} D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.269s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 50)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (419.5%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Oct 13 18:41:05 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Oct 13 18:41:05 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (299.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.047s user + 0.016s system = 0.062s CPU (2461.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Fri Oct 13 18:41:08 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Oct 13 18:41:08 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clkout1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N253_1_0/gateop, insts:9.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N272_1.fsub_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N305_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N314_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 528      | 64200         | 1                  
| LUT                   | 516      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 1        | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Fri Oct 13 18:41:21 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Oct 13 18:41:21 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk_1} LOC=N1 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=U13 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_1} LOC=P2 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_oe_2} LOC=V6 VCCIO=1.2 IOSTANDARD=LVCMOS12 DRIVE=2 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[0]} LOC=P4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[1]} LOC=P3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[2]} LOC=M5 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[3]} LOC=L6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[4]} LOC=M1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[5]} LOC=U1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[6]} LOC=M3 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[7]} LOC=U2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[8]} LOC=T1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_1[9]} LOC=P1 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[0]} LOC=N2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[1]} LOC=L2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[2]} LOC=U7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[3]} LOC=V7 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[4]} LOC=U8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[5]} LOC=V8 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[6]} LOC=T12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[7]} LOC=V12 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[8]} LOC=M11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_data_2[9]} LOC=N11 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_1} LOC=T2 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {ad_otr_2} LOC=T6 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE
C: ConstraintEditor-2001: [D:/Desktop/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.2 IOSTANDARD=LVCMOS12 NONE=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 17562
Wirelength after clock region global placement is 3821 and checksum is D3EE9F73B331D734.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.22 sec.

Wirelength after Pre Global Placement is 3821 and checksum is D3EE9F73B331D734.
Pre global placement takes 2.56 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_227_6.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_21.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_22.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_166.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_142.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_165.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_131_6.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_131_5.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_151_6.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_151_5.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_203_5.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_223_6.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_223_5.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_149.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_119_5.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_119_6.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 17722
2nd GP placement takes 0.64 sec.

Wirelength after global placement is 3437 and checksum is 55D8649704FE24CF.
Global placement takes 0.66 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3573 and checksum is C6CCDFDF39775F35.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 12709.
	3 iterations finished.
	Final slack 15856.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 17770
3rd GP placement takes 0.61 sec.

Wirelength after post global placement is 3356 and checksum is 4F32BFBCFDD462AC.
Post global placement takes 0.61 sec.

Phase 4 Legalization started.
The average distance in LP is 0.482596.
Wirelength after legalization is 4846 and checksum is 965789F66CD91BF9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17221.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4846 and checksum is 965789F66CD91BF9.
Phase 5.2 DP placement started.
Legalized cost 17221.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4846 and checksum is 965789F66CD91BF9.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 17221, TNS after placement is 0.
Placement done.
Total placement takes 4.08 sec.
Finished placement.

Routing started.
Building routing graph takes 1.19 sec.
Worst slack is 17221, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.758604 M.
Total nets for routing : 935.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 154 nets, it takes 0.00 sec.
Unrouted nets 141 at the end of iteration 0.
Unrouted nets 63 at the end of iteration 1.
Unrouted nets 37 at the end of iteration 2.
Unrouted nets 23 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 7 at the end of iteration 5.
Unrouted nets 3 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 3 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 0 at the end of iteration 15.
Global Routing step 2 processed 342 nets, it takes 0.67 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.70 sec.
Total 936 subnets.
    forward max bucket size 42918 , backward 2844.
        Unrouted nets 350 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 599 , backward 263.
        Unrouted nets 273 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.031250 sec.
    forward max bucket size 39345 , backward 2581.
        Unrouted nets 202 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.843750 sec.
    forward max bucket size 39276 , backward 32.
        Unrouted nets 141 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.843750 sec.
    forward max bucket size 35 , backward 28.
        Unrouted nets 111 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 56 , backward 64.
        Unrouted nets 67 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 49 , backward 72.
        Unrouted nets 55 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 34 , backward 88.
        Unrouted nets 29 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 11.
        Unrouted nets 23 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 24 , backward 17.
        Unrouted nets 11 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 10 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 18.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 11.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 5.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 0 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
Detailed routing takes 14 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 3.53 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 110.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.12 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5924.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 6.30 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 111      | 6450          | 2                  
|   FF                     | 299      | 38700         | 1                  
|   LUT                    | 302      | 25800         | 2                  
|   LUT-FF pairs           | 178      | 25800         | 1                  
| Use of CLMS              | 74       | 4250          | 2                  
|   FF                     | 229      | 25500         | 1                  
|   LUT                    | 215      | 17000         | 2                  
|   LUT-FF pairs           | 140      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 1        | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 6        | 53            | 12                 
|   IOBR_LR                | 1        | 5             | 20                 
|   IOBR_TB                | 1        | 7             | 15                 
|   IOBS_LR                | 14       | 107           | 14                 
|   IOBS_TB                | 5        | 46            | 11                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:19s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Oct 13 18:41:39 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:41s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Oct 13 18:41:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Oct 13 18:41:45 2023
Action report_timing: Peak memory pool usage is 887 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Oct 13 18:41:46 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Oct 13 18:41:54 2023
Action gen_bit_stream: Peak memory pool usage is 607 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
