

================================================================
== Vivado HLS Report for 'rx_driver'
================================================================
* Date:           Sun Feb 24 21:39:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SBUS_UART_Driver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  600024|  900003|  600024|  900003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |     225|     225|         9|          -|          -|      25|    no    |
        |- Loop 2  |  300000|  300000|         1|          -|          -|  300000|    no    |
        |- Loop 3  |  600000|  600000|         1|          -|          -|  600000|    no    |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	3  / (firstSample_load)
	2  / (!firstSample_load)
2 --> 
	2  / (!tmp_1)
	37  / (tmp_1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	37  / (!tmp)
	25  / (tmp)
25 --> 
	26  / (!exitcond)
	34  / (exitcond)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	25  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	38  / (!tmp_6)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %AXI_UART), !map !37"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %SBUS_data), !map !43"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"   --->   Operation 41 'alloca' 'dummy_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"   --->   Operation 42 'alloca' 'dummy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @rx_driver_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../Code/SBUS_driver.cpp:46]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %AXI_UART, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %SBUS_data, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind" [../Code/SBUS_driver.cpp:56]   --->   Operation 47 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%firstSample_load = load i1* @firstSample, align 1" [../Code/SBUS_driver.cpp:57]   --->   Operation 48 'load' 'firstSample_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %firstSample_load, label %.critedge, label %2" [../Code/SBUS_driver.cpp:57]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_3u) nounwind"   --->   Operation 50 'specregionbegin' 'rbegin' <Predicate = (!firstSample_load)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [../Code/SBUS_driver.cpp:32->../Code/SBUS_driver.cpp:107]   --->   Operation 51 'specprotocol' <Predicate = (!firstSample_load)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107]   --->   Operation 52 'br' <Predicate = (!firstSample_load)> <Delay = 1.76>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%AXI_UART_addr = getelementptr i32* %AXI_UART, i64 4108"   --->   Operation 53 'getelementptr' 'AXI_UART_addr' <Predicate = (firstSample_load)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (8.75ns)   --->   "%AXI_UART_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr, i32 1)" [../Code/SBUS_driver.cpp:61]   --->   Operation 54 'writereq' 'AXI_UART_addr_req' <Predicate = (firstSample_load)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i1 false, i1* @firstSample, align 1" [../Code/SBUS_driver.cpp:90]   --->   Operation 55 'store' <Predicate = (firstSample_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i19 [ 0, %2 ], [ %ctr_V, %4 ]"   --->   Operation 56 'phi' 'p_014_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.43ns)   --->   "%tmp_1 = icmp eq i19 %p_014_0_i, -224288" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107]   --->   Operation 57 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300000, i64 300000, i64 300000) nounwind"   --->   Operation 58 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.16ns)   --->   "%ctr_V = add i19 %p_014_0_i, 1" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107]   --->   Operation 59 'add' 'ctr_V' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %"delay_until_ms<3ull, 100000000ull>.exit", label %4" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [../Code/SBUS_driver.cpp:37->../Code/SBUS_driver.cpp:107]   --->   Operation 61 'load' 'dummy_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [../Code/SBUS_driver.cpp:37->../Code/SBUS_driver.cpp:107]   --->   Operation 62 'store' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %3" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107]   --->   Operation 63 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_3u, i32 %rbegin) nounwind"   --->   Operation 64 'specregionend' 'rend' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 65 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 3 <SV = 1> <Delay = 8.75>
ST_3 : Operation 66 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr, i32 128, i4 -1)" [../Code/SBUS_driver.cpp:61]   --->   Operation 66 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%AXI_UART_addr_1 = getelementptr i32* %AXI_UART, i64 4096"   --->   Operation 67 'getelementptr' 'AXI_UART_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (8.75ns)   --->   "%AXI_UART_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 68 'writereq' 'AXI_UART_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 2> <Delay = 8.75>
ST_4 : Operation 69 [5/5] (8.75ns)   --->   "%AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:61]   --->   Operation 69 'writeresp' 'AXI_UART_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 70 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_1, i32 1, i4 -1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 70 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%AXI_UART_addr_2 = getelementptr i32* %AXI_UART, i64 4100"   --->   Operation 71 'getelementptr' 'AXI_UART_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (8.75ns)   --->   "%AXI_UART_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_2, i32 1)" [../Code/SBUS_driver.cpp:68]   --->   Operation 72 'writereq' 'AXI_UART_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 8.75>
ST_5 : Operation 73 [4/5] (8.75ns)   --->   "%AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:61]   --->   Operation 73 'writeresp' 'AXI_UART_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [5/5] (8.75ns)   --->   "%AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 74 'writeresp' 'AXI_UART_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_2, i32 0, i4 -1)" [../Code/SBUS_driver.cpp:68]   --->   Operation 75 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 76 [1/1] (8.75ns)   --->   "%AXI_UART_addr_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr, i32 1)" [../Code/SBUS_driver.cpp:71]   --->   Operation 76 'writereq' 'AXI_UART_addr_req4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 8.75>
ST_6 : Operation 77 [3/5] (8.75ns)   --->   "%AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:61]   --->   Operation 77 'writeresp' 'AXI_UART_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 78 [4/5] (8.75ns)   --->   "%AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 78 'writeresp' 'AXI_UART_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 79 [5/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:68]   --->   Operation 79 'writeresp' 'AXI_UART_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr, i32 31, i4 -1)" [../Code/SBUS_driver.cpp:71]   --->   Operation 80 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%AXI_UART_addr_3 = getelementptr i32* %AXI_UART, i64 4104"   --->   Operation 81 'getelementptr' 'AXI_UART_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (8.75ns)   --->   "%AXI_UART_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)" [../Code/SBUS_driver.cpp:74]   --->   Operation 82 'writereq' 'AXI_UART_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 8.75>
ST_7 : Operation 83 [2/5] (8.75ns)   --->   "%AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:61]   --->   Operation 83 'writeresp' 'AXI_UART_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [3/5] (8.75ns)   --->   "%AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 84 'writeresp' 'AXI_UART_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 85 [4/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:68]   --->   Operation 85 'writeresp' 'AXI_UART_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 86 [5/5] (8.75ns)   --->   "%AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:71]   --->   Operation 86 'writeresp' 'AXI_UART_addr_resp5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 1, i4 -1)" [../Code/SBUS_driver.cpp:74]   --->   Operation 87 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 88 [1/1] (8.75ns)   --->   "%AXI_UART_addr_3_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)" [../Code/SBUS_driver.cpp:77]   --->   Operation 88 'writereq' 'AXI_UART_addr_3_req8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 8.75>
ST_8 : Operation 89 [1/5] (8.75ns)   --->   "%AXI_UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:61]   --->   Operation 89 'writeresp' 'AXI_UART_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 90 [2/5] (8.75ns)   --->   "%AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 90 'writeresp' 'AXI_UART_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 91 [3/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:68]   --->   Operation 91 'writeresp' 'AXI_UART_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 92 [4/5] (8.75ns)   --->   "%AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:71]   --->   Operation 92 'writeresp' 'AXI_UART_addr_resp5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 93 [5/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:74]   --->   Operation 93 'writeresp' 'AXI_UART_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 94 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 7, i4 -1)" [../Code/SBUS_driver.cpp:77]   --->   Operation 94 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 95 [1/1] (8.75ns)   --->   "%AXI_UART_addr_3_req1 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_3, i32 1)" [../Code/SBUS_driver.cpp:78]   --->   Operation 95 'writereq' 'AXI_UART_addr_3_req1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 8.75>
ST_9 : Operation 96 [1/5] (8.75ns)   --->   "%AXI_UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:65]   --->   Operation 96 'writeresp' 'AXI_UART_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 97 [2/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:68]   --->   Operation 97 'writeresp' 'AXI_UART_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 98 [3/5] (8.75ns)   --->   "%AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:71]   --->   Operation 98 'writeresp' 'AXI_UART_addr_resp5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 99 [4/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:74]   --->   Operation 99 'writeresp' 'AXI_UART_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 100 [5/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:77]   --->   Operation 100 'writeresp' 'AXI_UART_addr_3_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 101 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_3, i32 1, i4 -1)" [../Code/SBUS_driver.cpp:78]   --->   Operation 101 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 102 [1/1] (8.75ns)   --->   "%AXI_UART_addr_2_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_UART_addr_2, i32 1)" [../Code/SBUS_driver.cpp:81]   --->   Operation 102 'writereq' 'AXI_UART_addr_2_req6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 103 [1/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:68]   --->   Operation 103 'writeresp' 'AXI_UART_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 104 [2/5] (8.75ns)   --->   "%AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:71]   --->   Operation 104 'writeresp' 'AXI_UART_addr_resp5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 105 [3/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:74]   --->   Operation 105 'writeresp' 'AXI_UART_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [4/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:77]   --->   Operation 106 'writeresp' 'AXI_UART_addr_3_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 107 [5/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:78]   --->   Operation 107 'writeresp' 'AXI_UART_addr_3_resp_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 108 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_UART_addr_2, i32 17, i4 -1)" [../Code/SBUS_driver.cpp:81]   --->   Operation 108 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 109 [1/5] (8.75ns)   --->   "%AXI_UART_addr_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr)" [../Code/SBUS_driver.cpp:71]   --->   Operation 109 'writeresp' 'AXI_UART_addr_resp5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [2/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:74]   --->   Operation 110 'writeresp' 'AXI_UART_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 111 [3/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:77]   --->   Operation 111 'writeresp' 'AXI_UART_addr_3_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 112 [4/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:78]   --->   Operation 112 'writeresp' 'AXI_UART_addr_3_resp_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 113 [5/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:81]   --->   Operation 113 'writeresp' 'AXI_UART_addr_2_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 114 [1/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:74]   --->   Operation 114 'writeresp' 'AXI_UART_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 115 [2/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:77]   --->   Operation 115 'writeresp' 'AXI_UART_addr_3_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 116 [3/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:78]   --->   Operation 116 'writeresp' 'AXI_UART_addr_3_resp_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 117 [4/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:81]   --->   Operation 117 'writeresp' 'AXI_UART_addr_2_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 118 [1/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:77]   --->   Operation 118 'writeresp' 'AXI_UART_addr_3_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 119 [2/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:78]   --->   Operation 119 'writeresp' 'AXI_UART_addr_3_resp_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 120 [3/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:81]   --->   Operation 120 'writeresp' 'AXI_UART_addr_2_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 121 [1/5] (8.75ns)   --->   "%AXI_UART_addr_3_resp_2 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_3)" [../Code/SBUS_driver.cpp:78]   --->   Operation 121 'writeresp' 'AXI_UART_addr_3_resp_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 122 [2/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:81]   --->   Operation 122 'writeresp' 'AXI_UART_addr_2_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 123 [1/5] (8.75ns)   --->   "%AXI_UART_addr_2_resp_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_UART_addr_2)" [../Code/SBUS_driver.cpp:81]   --->   Operation 123 'writeresp' 'AXI_UART_addr_2_resp_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 124 [7/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 124 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 15> <Delay = 8.75>
ST_17 : Operation 125 [6/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 125 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 126 [5/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 126 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 8.75>
ST_19 : Operation 127 [4/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 127 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 8.75>
ST_20 : Operation 128 [3/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 128 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 8.75>
ST_21 : Operation 129 [2/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 129 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 8.75>
ST_22 : Operation 130 [1/7] (8.75ns)   --->   "%AXI_UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 130 'readreq' 'AXI_UART_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 8.75>
ST_23 : Operation 131 [1/1] (8.75ns)   --->   "%AXI_UART_addr_1_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:97]   --->   Operation 131 'read' 'AXI_UART_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 8.75>
ST_24 : Operation 132 [1/1] (2.47ns)   --->   "%tmp = icmp eq i32 %AXI_UART_addr_1_read, 15" [../Code/SBUS_driver.cpp:97]   --->   Operation 132 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %.loopexit" [../Code/SBUS_driver.cpp:97]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (8.75ns)   --->   "%SBUS_data_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %SBUS_data, i32 25)" [../Code/SBUS_driver.cpp:101]   --->   Operation 134 'writereq' 'SBUS_data_wr_req' <Predicate = (tmp)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 135 [1/1] (1.76ns)   --->   "br label %.preheader" [../Code/SBUS_driver.cpp:99]   --->   Operation 135 'br' <Predicate = (tmp)> <Delay = 1.76>

State 25 <SV = 23> <Delay = 8.75>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%index = phi i5 [ %index_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %index, -7" [../Code/SBUS_driver.cpp:99]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 138 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.78ns)   --->   "%index_1 = add i5 %index, 1" [../Code/SBUS_driver.cpp:99]   --->   Operation 139 'add' 'index_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [../Code/SBUS_driver.cpp:99]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [7/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 141 'readreq' 'AXI_UART_load_1_req' <Predicate = (!exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 142 [5/5] (8.75ns)   --->   "%SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)" [../Code/SBUS_driver.cpp:101]   --->   Operation 142 'writeresp' 'SBUS_data_wr_resp' <Predicate = (exitcond)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 8.75>
ST_26 : Operation 143 [6/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 143 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 8.75>
ST_27 : Operation 144 [5/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 144 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 8.75>
ST_28 : Operation 145 [4/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 145 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 8.75>
ST_29 : Operation 146 [3/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 146 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 8.75>
ST_30 : Operation 147 [2/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 147 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 8.75>
ST_31 : Operation 148 [1/7] (8.75ns)   --->   "%AXI_UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_UART_addr_1, i32 1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 148 'readreq' 'AXI_UART_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 30> <Delay = 8.75>
ST_32 : Operation 149 [1/1] (8.75ns)   --->   "%AXI_UART_addr_1_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_UART_addr_1)" [../Code/SBUS_driver.cpp:101]   --->   Operation 149 'read' 'AXI_UART_addr_1_read_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %AXI_UART_addr_1_read_1 to i8" [../Code/SBUS_driver.cpp:101]   --->   Operation 150 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 33 <SV = 31> <Delay = 8.75>
ST_33 : Operation 151 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %SBUS_data, i8 %tmp_2, i1 true)" [../Code/SBUS_driver.cpp:101]   --->   Operation 151 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader" [../Code/SBUS_driver.cpp:99]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 24> <Delay = 8.75>
ST_34 : Operation 153 [4/5] (8.75ns)   --->   "%SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)" [../Code/SBUS_driver.cpp:101]   --->   Operation 153 'writeresp' 'SBUS_data_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 25> <Delay = 8.75>
ST_35 : Operation 154 [3/5] (8.75ns)   --->   "%SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)" [../Code/SBUS_driver.cpp:101]   --->   Operation 154 'writeresp' 'SBUS_data_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 26> <Delay = 8.75>
ST_36 : Operation 155 [2/5] (8.75ns)   --->   "%SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)" [../Code/SBUS_driver.cpp:101]   --->   Operation 155 'writeresp' 'SBUS_data_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 27> <Delay = 8.75>
ST_37 : Operation 156 [1/5] (8.75ns)   --->   "%SBUS_data_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %SBUS_data)" [../Code/SBUS_driver.cpp:101]   --->   Operation 156 'writeresp' 'SBUS_data_wr_resp' <Predicate = (firstSample_load & tmp)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 157 'br' <Predicate = (firstSample_load & tmp)> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "br label %5" [../Code/SBUS_driver.cpp:104]   --->   Operation 158 'br' <Predicate = (firstSample_load)> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_6u) nounwind"   --->   Operation 159 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [../Code/SBUS_driver.cpp:32->../Code/SBUS_driver.cpp:110]   --->   Operation 160 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 161 [1/1] (1.76ns)   --->   "br label %6" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110]   --->   Operation 161 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 28> <Delay = 2.44>
ST_38 : Operation 162 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i20 [ 0, %5 ], [ %ctr_V_1, %7 ]"   --->   Operation 162 'phi' 'p_014_0_i4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 163 [1/1] (2.44ns)   --->   "%tmp_6 = icmp eq i20 %p_014_0_i4, -448576" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110]   --->   Operation 163 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 600000, i64 600000, i64 600000) nounwind"   --->   Operation 164 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 165 [1/1] (2.19ns)   --->   "%ctr_V_1 = add i20 %p_014_0_i4, 1" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110]   --->   Operation 165 'add' 'ctr_V_1' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %"delay_until_ms<6ull, 100000000ull>.exit", label %7" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [../Code/SBUS_driver.cpp:37->../Code/SBUS_driver.cpp:110]   --->   Operation 167 'load' 'dummy_3' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [../Code/SBUS_driver.cpp:37->../Code/SBUS_driver.cpp:110]   --->   Operation 168 'store' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_38 : Operation 169 [1/1] (0.00ns)   --->   "br label %6" [../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110]   --->   Operation 169 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_6u, i32 %rbegin1) nounwind"   --->   Operation 170 'specregionend' 'rend2' <Predicate = (tmp_6)> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [../Code/SBUS_driver.cpp:111]   --->   Operation 171 'ret' <Predicate = (tmp_6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('AXI_UART_addr') [33]  (0 ns)
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [34]  (8.75 ns)

 <State 2>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', ../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107) [20]  (0 ns)
	'icmp' operation ('tmp_1', ../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:107) [21]  (2.44 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus write on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [35]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [36]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [36]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [36]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [36]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:61) [36]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:65) [40]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:68) [44]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:71) [47]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:74) [51]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:77) [54]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:78) [57]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus access on port 'AXI_UART' (../Code/SBUS_driver.cpp:81) [60]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [62]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus read on port 'AXI_UART' (../Code/SBUS_driver.cpp:97) [63]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [67]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus request on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [76]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus read on port 'AXI_UART' (../Code/SBUS_driver.cpp:101) [77]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus write on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [79]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [82]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [82]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [82]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'SBUS_data' (../Code/SBUS_driver.cpp:101) [82]  (8.75 ns)

 <State 38>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', ../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110) [91]  (0 ns)
	'icmp' operation ('tmp_6', ../Code/SBUS_driver.cpp:36->../Code/SBUS_driver.cpp:110) [92]  (2.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
