HelpInfo,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/61||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/63||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/100||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/102||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/104||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/106||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/108||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/110||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/112||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/114||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/116||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/118||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/120||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/122||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/124||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(126);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/126||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/128||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/130||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/132||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/134||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/136||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/138||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/140||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/142||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/144||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/146||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/148||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(150);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/150||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/152||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/154||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/156||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/158||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/160||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/162||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/164||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/166||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/168||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/170||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/172||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/174||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/176||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/178||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/180||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/182||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/184||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/186||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/188||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/190||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/192||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/194||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/196||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/198||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/200||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/202||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/204||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/206||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/208||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/210||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/212||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/214||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/216||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/218||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/220||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/222||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/224||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/226||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/228||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/230||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/232||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/234||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/236||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/238||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/240||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/255||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/256||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/257||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/258||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/259||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/260||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/261||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/262||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/263||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/265||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_level.architecture_top_level.||top_level.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/266||top_level.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||top_level.srr(267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/267||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||top_level.srr(268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/268||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/269||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/270||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/271||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/272||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||top_level.srr(273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/273||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||top_level.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/274||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/275||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/276||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/277||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/278||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/279||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||top_level.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/282||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.||top_level.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/284||Tx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/285||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/288||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top_level.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/289||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.||top_level.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/291||Clock_gen.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/292||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/54
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/298||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||top_level.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/299||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/300||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(301);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/301||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/302||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/303||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/304||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(305);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/305||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||top_level.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/306||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CL245||@W:Bit 0 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/313||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 1 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/314||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 2 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/315||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 3 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/316||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 4 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/317||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 5 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/318||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 6 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(319);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/319||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL245||@W:Bit 7 of input data_in of instance UART is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/320||top_level.vhd(39);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/39
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top_level.srr(323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/323||Clock_gen.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top_level.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/326||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||top_level.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/335||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||top_level.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/336||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||top_level.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/337||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top_level.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/340||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top_level.srr(474);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/474||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top_level.srr(475);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/475||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en_xhdl3 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/501||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write_xhdl6 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top_level.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/502||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance rxrdy_xhdl4 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_COREUART_26_0_0_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/503||CoreUART.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/311
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_xhdl1 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/504||Rx_async.vhd(194);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/194
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err_xhdl2 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/505||Rx_async.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/399
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_i (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/506||Rx_async.vhd(218);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/218
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_byte_xhdl5[7:0] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/507||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN115||@N: Removing instance make_RX (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_COREUART_26_0_0_0_0(translated)) because it does not drive other instances.||top_level.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/508||CoreUART.vhd(498);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/498
Implementation;Synthesis||BN362||@N: Removing sequential instance stop_strobe_i (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/509||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/510||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/511||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance receive_full_int (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/512||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_shift[8:0] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/513||Rx_async.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/333
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top_level.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/514||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist top_level ||top_level.srr(515);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/515||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock top_level|clk which controls 31 sequential elements including UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[12:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/541||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_level.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/543||null;null
Implementation;Synthesis||MO160||@W:Register bit tx_parity (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/616||Tx_async.vhd(299);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/299
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_0_0(rtl) instance baud_cntr[12:0] ||top_level.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/628||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance UART.COREUART_C0_0.make_TX.xmit_state[4] is reduced to a combinational gate by constant propagation.||top_level.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/637||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||MO161||@W:Register bit xmit_state[5] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/638||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||MO160||@W:Register bit xmit_state[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/639||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance xmit_state[0] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/640||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_bit_sel[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/647||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_bit_sel[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/648||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_bit_sel[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/649||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_bit_sel[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/650||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.tx_xhdl2 (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/651||Tx_async.vhd(257);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/257
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_state[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/653||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_TX.xmit_state[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/657||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_clock (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/658||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[12] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/668||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[11] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/669||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[10] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/670||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[9] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/671||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[8] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/672||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[7] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/673||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[6] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/674||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[5] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/675||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/676||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/677||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/678||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/679||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_cntr[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/680||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.baud_clock_int (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/681||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/682||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/683||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/684||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance UART.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/685||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/732||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock top_level|clk with period 10.00ns. Please declare a user-defined clock on port clk.||top_level.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/742||null;null
