<stg><name>kernel_gemm_transpose_Pipeline_l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="480" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg59"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %load_buf0_l_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="load_buf0_l_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %load_buf0_l_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="load_buf0_l_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %sext_ln66_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln66

]]></Node>
<StgValue><ssdm name="sext_ln66_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:5 %sext_ln66_cast = sext i58 %sext_ln66_read

]]></Node>
<StgValue><ssdm name="sext_ln66_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_1, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_19, void @empty, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i7 0, i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i7 0, i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="480" op_1_bw="480">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i480 0, i480 %shiftreg59

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2 %icmp_ln66 = icmp_eq  i13 %indvar_flatten_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %add_ln66_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln66 = br i1 %icmp_ln66, void %.split16, void %load_buf0.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split16:1 %load_buf0_l_1_load = load i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="load_buf0_l_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split16:6 %icmp_ln67 = icmp_eq  i7 %load_buf0_l_1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split16:7 %select_ln66 = select i1 %icmp_ln67, i7 0, i7 %load_buf0_l_1_load

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="7">
<![CDATA[
.split16:17 %trunc_ln67 = trunc i7 %select_ln66

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split16:20 %icmp_ln69 = icmp_eq  i4 %trunc_ln67, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split14._crit_edge:5 %add_ln67 = add i7 %select_ln66, i7 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14._crit_edge:6 %store_ln66 = store i13 %add_ln66_1, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14._crit_edge:8 %store_ln67 = store i7 %add_ln67, i7 %load_buf0_l_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:1 %gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln66_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
load_buf0.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="480" op_0_bw="480" op_1_bw="0">
<![CDATA[
.split16:0 %shiftreg59_load = load i480 %shiftreg59

]]></Node>
<StgValue><ssdm name="shiftreg59_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split16:2 %load_buf0_l_0_load = load i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="load_buf0_l_0_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split16:3 %add_ln66 = add i7 %load_buf0_l_0_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split16:5 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="480" op_0_bw="1" op_1_bw="480" op_2_bw="480">
<![CDATA[
.split16:8 %select_ln66_1 = select i1 %icmp_ln67, i480 0, i480 %shiftreg59_load

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split16:9 %select_ln66_2 = select i1 %icmp_ln67, i7 %add_ln66, i7 %load_buf0_l_0_load

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="7">
<![CDATA[
.split16:10 %trunc_ln70 = trunc i7 %select_ln66_2

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split16:11 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln70, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="512" op_0_bw="480">
<![CDATA[
.split16:12 %zext_ln67 = zext i480 %select_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="7">
<![CDATA[
.split16:13 %zext_ln70 = zext i7 %select_ln66

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split16:14 %add_ln70 = add i12 %tmp_cast, i12 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
.split16:15 %zext_ln70_1 = zext i12 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split16:16 %buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="buf0_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:18 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:19 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:21 %br_ln69 = br i1 %icmp_ln69, void %.split14._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln69 = br void %.split14._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split14._crit_edge:0 %empty = phi i512 %gmem0_addr_read, void, i512 %zext_ln67, void %.split16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="512">
<![CDATA[
.split14._crit_edge:1 %trunc_ln69 = trunc i512 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.split14._crit_edge:2 %v20 = bitcast i32 %trunc_ln69

]]></Node>
<StgValue><ssdm name="v20"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="480" op_0_bw="480" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split14._crit_edge:3 %trunc_ln69_1 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty, i32 32, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split14._crit_edge:4 %store_ln70 = store i32 %v20, i12 %buf0_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14._crit_edge:7 %store_ln66 = store i7 %select_ln66_2, i7 %load_buf0_l_0

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="480" op_1_bw="480" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split14._crit_edge:9 %store_ln69 = store i480 %trunc_ln69_1, i480 %shiftreg59

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.split14._crit_edge:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="75" name="sext_ln66" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln66"/></StgValue>
</port>
<port id="76" name="buf0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="shiftreg59" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="StgValue_77" to="load_buf0_l_1" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_77" to="load_buf0_l_0" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_77" to="indvar_flatten" fromId="77" toId="9">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln66_read" fromId="82" toId="10">
</dataflow>
<dataflow id="84" from="sext_ln66" to="sext_ln66_read" fromId="75" toId="10">
</dataflow>
<dataflow id="85" from="sext_ln66_read" to="sext_ln66_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="gmem0" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="specinterface_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="100" from="empty_19" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_104" to="specinterface_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="109" from="empty_0" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="113" from="indvar_flatten" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="116" from="load_buf0_l_0" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="117" from="StgValue_114" to="store_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="118" from="load_buf0_l_1" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="shiftreg59" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="122" from="indvar_flatten" to="indvar_flatten_load" fromId="9" toId="18">
</dataflow>
<dataflow id="123" from="indvar_flatten_load" to="icmp_ln66" fromId="18" toId="19">
</dataflow>
<dataflow id="125" from="StgValue_124" to="icmp_ln66" fromId="124" toId="19">
</dataflow>
<dataflow id="126" from="indvar_flatten_load" to="add_ln66_1" fromId="18" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_127" to="add_ln66_1" fromId="127" toId="20">
</dataflow>
<dataflow id="129" from="icmp_ln66" to="br_ln66" fromId="19" toId="21">
</dataflow>
<dataflow id="130" from="load_buf0_l_1" to="load_buf0_l_1_load" fromId="7" toId="22">
</dataflow>
<dataflow id="131" from="load_buf0_l_1_load" to="icmp_ln67" fromId="22" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln67" fromId="132" toId="23">
</dataflow>
<dataflow id="134" from="icmp_ln67" to="select_ln66" fromId="23" toId="24">
</dataflow>
<dataflow id="135" from="StgValue_114" to="select_ln66" fromId="114" toId="24">
</dataflow>
<dataflow id="136" from="load_buf0_l_1_load" to="select_ln66" fromId="22" toId="24">
</dataflow>
<dataflow id="137" from="select_ln66" to="trunc_ln67" fromId="24" toId="25">
</dataflow>
<dataflow id="138" from="trunc_ln67" to="icmp_ln69" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln69" fromId="139" toId="26">
</dataflow>
<dataflow id="141" from="select_ln66" to="add_ln67" fromId="24" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_142" to="add_ln67" fromId="142" toId="27">
</dataflow>
<dataflow id="144" from="add_ln66_1" to="store_ln66" fromId="20" toId="28">
</dataflow>
<dataflow id="145" from="indvar_flatten" to="store_ln66" fromId="9" toId="28">
</dataflow>
<dataflow id="146" from="add_ln67" to="store_ln67" fromId="27" toId="29">
</dataflow>
<dataflow id="147" from="load_buf0_l_1" to="store_ln67" fromId="7" toId="29">
</dataflow>
<dataflow id="148" from="gmem0" to="gmem0_addr" fromId="74" toId="30">
</dataflow>
<dataflow id="149" from="sext_ln66_cast" to="gmem0_addr" fromId="11" toId="30">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.m_axi.p1i512" to="gmem0_addr_read" fromId="150" toId="31">
</dataflow>
<dataflow id="152" from="gmem0_addr" to="gmem0_addr_read" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="shiftreg59" to="shiftreg59_load" fromId="6" toId="32">
</dataflow>
<dataflow id="154" from="load_buf0_l_0" to="load_buf0_l_0_load" fromId="8" toId="33">
</dataflow>
<dataflow id="155" from="load_buf0_l_0_load" to="add_ln66" fromId="33" toId="34">
</dataflow>
<dataflow id="156" from="StgValue_142" to="add_ln66" fromId="142" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="157" toId="35">
</dataflow>
<dataflow id="160" from="l_S_load_buf0_load_buf0_l_0_l_load_buf0_l_1_str" to="specloopname_ln0" fromId="159" toId="35">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="161" toId="36">
</dataflow>
<dataflow id="164" from="StgValue_163" to="empty_30" fromId="163" toId="36">
</dataflow>
<dataflow id="165" from="StgValue_163" to="empty_30" fromId="163" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_163" to="empty_30" fromId="163" toId="36">
</dataflow>
<dataflow id="167" from="icmp_ln67" to="select_ln66_1" fromId="23" toId="37">
</dataflow>
<dataflow id="168" from="StgValue_119" to="select_ln66_1" fromId="119" toId="37">
</dataflow>
<dataflow id="169" from="shiftreg59_load" to="select_ln66_1" fromId="32" toId="37">
</dataflow>
<dataflow id="170" from="icmp_ln67" to="select_ln66_2" fromId="23" toId="38">
</dataflow>
<dataflow id="171" from="add_ln66" to="select_ln66_2" fromId="34" toId="38">
</dataflow>
<dataflow id="172" from="load_buf0_l_0_load" to="select_ln66_2" fromId="33" toId="38">
</dataflow>
<dataflow id="173" from="select_ln66_2" to="trunc_ln70" fromId="38" toId="39">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="174" toId="40">
</dataflow>
<dataflow id="176" from="trunc_ln70" to="tmp_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="StgValue_177" to="tmp_cast" fromId="177" toId="40">
</dataflow>
<dataflow id="179" from="select_ln66_1" to="zext_ln67" fromId="37" toId="41">
</dataflow>
<dataflow id="180" from="select_ln66" to="zext_ln70" fromId="24" toId="42">
</dataflow>
<dataflow id="181" from="tmp_cast" to="add_ln70" fromId="40" toId="43">
</dataflow>
<dataflow id="182" from="zext_ln70" to="add_ln70" fromId="42" toId="43">
</dataflow>
<dataflow id="183" from="add_ln70" to="zext_ln70_1" fromId="43" toId="44">
</dataflow>
<dataflow id="184" from="buf0" to="buf0_addr" fromId="76" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_185" to="buf0_addr" fromId="185" toId="45">
</dataflow>
<dataflow id="187" from="zext_ln70_1" to="buf0_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecPipeline" to="specpipeline_ln67" fromId="188" toId="46">
</dataflow>
<dataflow id="190" from="StgValue_77" to="specpipeline_ln67" fromId="77" toId="46">
</dataflow>
<dataflow id="191" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="46">
</dataflow>
<dataflow id="194" from="empty_0" to="specpipeline_ln67" fromId="94" toId="46">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecLoopName" to="specloopname_ln67" fromId="157" toId="47">
</dataflow>
<dataflow id="197" from="empty_9" to="specloopname_ln67" fromId="196" toId="47">
</dataflow>
<dataflow id="198" from="icmp_ln69" to="br_ln69" fromId="26" toId="48">
</dataflow>
<dataflow id="199" from="gmem0_addr_read" to="empty" fromId="31" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="br_ln69" to="empty" fromId="49" toId="50">
</dataflow>
<dataflow id="201" from="zext_ln67" to="empty" fromId="41" toId="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
<literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="202" from="br_ln69" to="empty" fromId="48" toId="50">
</dataflow>
<dataflow id="203" from="empty" to="trunc_ln69" fromId="50" toId="51">
</dataflow>
<dataflow id="204" from="trunc_ln69" to="v20" fromId="51" toId="52">
</dataflow>
<dataflow id="206" from="_ssdm_op_PartSelect.i480.i512.i32.i32" to="trunc_ln69_1" fromId="205" toId="53">
</dataflow>
<dataflow id="207" from="empty" to="trunc_ln69_1" fromId="50" toId="53">
</dataflow>
<dataflow id="209" from="StgValue_208" to="trunc_ln69_1" fromId="208" toId="53">
</dataflow>
<dataflow id="211" from="StgValue_210" to="trunc_ln69_1" fromId="210" toId="53">
</dataflow>
<dataflow id="212" from="v20" to="store_ln70" fromId="52" toId="54">
</dataflow>
<dataflow id="213" from="buf0_addr" to="store_ln70" fromId="45" toId="54">
</dataflow>
<dataflow id="214" from="select_ln66_2" to="store_ln66" fromId="38" toId="55">
</dataflow>
<dataflow id="215" from="load_buf0_l_0" to="store_ln66" fromId="8" toId="55">
</dataflow>
<dataflow id="216" from="trunc_ln69_1" to="store_ln69" fromId="53" toId="56">
</dataflow>
<dataflow id="217" from="shiftreg59" to="store_ln69" fromId="6" toId="56">
</dataflow>
<dataflow id="218" from="icmp_ln66" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="219" from="icmp_ln66" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="220" from="icmp_ln69" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="221" from="icmp_ln66" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="222" from="icmp_ln67" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="223" from="icmp_ln69" to="StgValue_4" fromId="26" toId="4">
</dataflow>
</dataflows>


</stg>
