
ValveHoll-Changer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d720  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000060c  0800d908  0800d908  0001d908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df14  0800df14  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800df14  0800df14  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800df14  0800df14  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800df14  0800df14  0001df14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800df18  0800df18  0001df18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800df1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001770  200001e8  0800e100  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001958  0800e100  00021958  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d884  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d4b  00000000  00000000  0003da91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  000427e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014f0  00000000  00000000  00043ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f25a  00000000  00000000  000453b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c0c0  00000000  00000000  0006460a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a64a5  00000000  00000000  000806ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00126b6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072b4  00000000  00000000  00126bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800d8f0 	.word	0x0800d8f0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	0800d8f0 	.word	0x0800d8f0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2uiz>:
 80011e8:	0042      	lsls	r2, r0, #1
 80011ea:	d20e      	bcs.n	800120a <__aeabi_f2uiz+0x22>
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f0:	d30b      	bcc.n	800120a <__aeabi_f2uiz+0x22>
 80011f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d409      	bmi.n	8001210 <__aeabi_f2uiz+0x28>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001204:	fa23 f002 	lsr.w	r0, r3, r2
 8001208:	4770      	bx	lr
 800120a:	f04f 0000 	mov.w	r0, #0
 800120e:	4770      	bx	lr
 8001210:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001214:	d101      	bne.n	800121a <__aeabi_f2uiz+0x32>
 8001216:	0242      	lsls	r2, r0, #9
 8001218:	d102      	bne.n	8001220 <__aeabi_f2uiz+0x38>
 800121a:	f04f 30ff 	mov.w	r0, #4294967295
 800121e:	4770      	bx	lr
 8001220:	f04f 0000 	mov.w	r0, #0
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop

08001228 <__aeabi_d2lz>:
 8001228:	b538      	push	{r3, r4, r5, lr}
 800122a:	460c      	mov	r4, r1
 800122c:	4605      	mov	r5, r0
 800122e:	4621      	mov	r1, r4
 8001230:	4628      	mov	r0, r5
 8001232:	2200      	movs	r2, #0
 8001234:	2300      	movs	r3, #0
 8001236:	f7ff fc2d 	bl	8000a94 <__aeabi_dcmplt>
 800123a:	b928      	cbnz	r0, 8001248 <__aeabi_d2lz+0x20>
 800123c:	4628      	mov	r0, r5
 800123e:	4621      	mov	r1, r4
 8001240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001244:	f000 b80a 	b.w	800125c <__aeabi_d2ulz>
 8001248:	4628      	mov	r0, r5
 800124a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800124e:	f000 f805 	bl	800125c <__aeabi_d2ulz>
 8001252:	4240      	negs	r0, r0
 8001254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001258:	bd38      	pop	{r3, r4, r5, pc}
 800125a:	bf00      	nop

0800125c <__aeabi_d2ulz>:
 800125c:	b5d0      	push	{r4, r6, r7, lr}
 800125e:	2200      	movs	r2, #0
 8001260:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <__aeabi_d2ulz+0x34>)
 8001262:	4606      	mov	r6, r0
 8001264:	460f      	mov	r7, r1
 8001266:	f7ff f9a3 	bl	80005b0 <__aeabi_dmul>
 800126a:	f7ff fc79 	bl	8000b60 <__aeabi_d2uiz>
 800126e:	4604      	mov	r4, r0
 8001270:	f7ff f924 	bl	80004bc <__aeabi_ui2d>
 8001274:	2200      	movs	r2, #0
 8001276:	4b07      	ldr	r3, [pc, #28]	; (8001294 <__aeabi_d2ulz+0x38>)
 8001278:	f7ff f99a 	bl	80005b0 <__aeabi_dmul>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4630      	mov	r0, r6
 8001282:	4639      	mov	r1, r7
 8001284:	f7fe ffdc 	bl	8000240 <__aeabi_dsub>
 8001288:	f7ff fc6a 	bl	8000b60 <__aeabi_d2uiz>
 800128c:	4621      	mov	r1, r4
 800128e:	bdd0      	pop	{r4, r6, r7, pc}
 8001290:	3df00000 	.word	0x3df00000
 8001294:	41f00000 	.word	0x41f00000

08001298 <getcurrent>:

/*
 *   
 */
float getcurrent(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
	uint16_t adval = GetDmaAdcValue(ADC_CHANNEL_6);
 800129e:	2006      	movs	r0, #6
 80012a0:	f002 f85e 	bl	8003360 <GetDmaAdcValue>
 80012a4:	4603      	mov	r3, r0
 80012a6:	80fb      	strh	r3, [r7, #6]

	if(adval == 0)
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d102      	bne.n	80012b4 <getcurrent+0x1c>
	{
		return 0;
 80012ae:	f04f 0300 	mov.w	r3, #0
 80012b2:	e010      	b.n	80012d6 <getcurrent+0x3e>
	}
	float realval = ((float)adval* 0.0163F) + 1.4526F;
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fd78 	bl	8000dac <__aeabi_ui2f>
 80012bc:	4603      	mov	r3, r0
 80012be:	4908      	ldr	r1, [pc, #32]	; (80012e0 <getcurrent+0x48>)
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fdcb 	bl	8000e5c <__aeabi_fmul>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4906      	ldr	r1, [pc, #24]	; (80012e4 <getcurrent+0x4c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fcbe 	bl	8000c4c <__addsf3>
 80012d0:	4603      	mov	r3, r0
 80012d2:	603b      	str	r3, [r7, #0]
	return realval;
 80012d4:	683b      	ldr	r3, [r7, #0]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	3c858794 	.word	0x3c858794
 80012e4:	3fb9eecc 	.word	0x3fb9eecc

080012e8 <getvoltage>:

/*
 *   
 */
float getvoltage(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
	uint16_t adval = GetDmaAdcValue(ADC_CHANNEL_7);
 80012ee:	2007      	movs	r0, #7
 80012f0:	f002 f836 	bl	8003360 <GetDmaAdcValue>
 80012f4:	4603      	mov	r3, r0
 80012f6:	80fb      	strh	r3, [r7, #6]

	if(adval == 0)
 80012f8:	88fb      	ldrh	r3, [r7, #6]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d102      	bne.n	8001304 <getvoltage+0x1c>
	{
		return 0;
 80012fe:	f04f 0300 	mov.w	r3, #0
 8001302:	e010      	b.n	8001326 <getvoltage+0x3e>
	}
	float realval = ((float)adval * 0.0169F) + 1.1679F;
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff fd50 	bl	8000dac <__aeabi_ui2f>
 800130c:	4603      	mov	r3, r0
 800130e:	4908      	ldr	r1, [pc, #32]	; (8001330 <getvoltage+0x48>)
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fda3 	bl	8000e5c <__aeabi_fmul>
 8001316:	4603      	mov	r3, r0
 8001318:	4906      	ldr	r1, [pc, #24]	; (8001334 <getvoltage+0x4c>)
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff fc96 	bl	8000c4c <__addsf3>
 8001320:	4603      	mov	r3, r0
 8001322:	603b      	str	r3, [r7, #0]
	return realval;
 8001324:	683b      	ldr	r3, [r7, #0]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	3c8a71de 	.word	0x3c8a71de
 8001334:	3f957dbf 	.word	0x3f957dbf

08001338 <setvoltage>:

/*
 * 
 */
void setvoltage(float val)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
	uint16_t daval;
    if(val == 0)
 8001340:	f04f 0100 	mov.w	r1, #0
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7ff ff1d 	bl	8001184 <__aeabi_fcmpeq>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d002      	beq.n	8001356 <setvoltage+0x1e>
    {
    	daval = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	81fb      	strh	r3, [r7, #14]
    	goto inv;
 8001354:	e00e      	b.n	8001374 <setvoltage+0x3c>
    }
    daval = val * 60.987F + 17.301F;
 8001356:	490c      	ldr	r1, [pc, #48]	; (8001388 <setvoltage+0x50>)
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f7ff fd7f 	bl	8000e5c <__aeabi_fmul>
 800135e:	4603      	mov	r3, r0
 8001360:	490a      	ldr	r1, [pc, #40]	; (800138c <setvoltage+0x54>)
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fc72 	bl	8000c4c <__addsf3>
 8001368:	4603      	mov	r3, r0
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ff3c 	bl	80011e8 <__aeabi_f2uiz>
 8001370:	4603      	mov	r3, r0
 8001372:	81fb      	strh	r3, [r7, #14]
    inv:
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, daval);
 8001374:	89fb      	ldrh	r3, [r7, #14]
 8001376:	2200      	movs	r2, #0
 8001378:	2100      	movs	r1, #0
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <setvoltage+0x58>)
 800137c:	f004 f992 	bl	80056a4 <HAL_DAC_SetValue>
}
 8001380:	bf00      	nop
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	4273f2b0 	.word	0x4273f2b0
 800138c:	418a6873 	.word	0x418a6873
 8001390:	2000160c 	.word	0x2000160c

08001394 <Report_ChargeData>:

/*
 * 
 */
void Report_ChargeData(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b092      	sub	sp, #72	; 0x48
 8001398:	af00      	add	r7, sp, #0
	float data[3];
	uint8_t i;
	uint16_t time;
	uint16_t coulval = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	uint8_t sendbuff[50];
	uint8_t index = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	data[0] = g_Charge.PresentVoltage;  //
 80013a6:	4b3e      	ldr	r3, [pc, #248]	; (80014a0 <Report_ChargeData+0x10c>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	637b      	str	r3, [r7, #52]	; 0x34
	data[1] = data[0];
 80013ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013ae:	63bb      	str	r3, [r7, #56]	; 0x38
	data[2] = g_Charge.PresentCurrent;  //
 80013b0:	4b3b      	ldr	r3, [pc, #236]	; (80014a0 <Report_ChargeData+0x10c>)
 80013b2:	689b      	ldr	r3, [r3, #8]
 80013b4:	63fb      	str	r3, [r7, #60]	; 0x3c

	for(i = 0; i < 3; i++)    //
 80013b6:	2300      	movs	r3, #0
 80013b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80013bc:	e00f      	b.n	80013de <Report_ChargeData+0x4a>
	{
		EndianSwap((uint8_t*)&data[i], 0, 4);
 80013be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80013c2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4413      	add	r3, r2
 80013ca:	2204      	movs	r2, #4
 80013cc:	2100      	movs	r1, #0
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 fb16 	bl	8003a00 <EndianSwap>
	for(i = 0; i < 3; i++)    //
 80013d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80013d8:	3301      	adds	r3, #1
 80013da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80013de:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d9eb      	bls.n	80013be <Report_ChargeData+0x2a>
	}
	memcpy(sendbuff,data,sizeof(data));
 80013e6:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80013ea:	463b      	mov	r3, r7
 80013ec:	220c      	movs	r2, #12
 80013ee:	4618      	mov	r0, r3
 80013f0:	f007 fe6e 	bl	80090d0 <memcpy>
	index += sizeof(data);
 80013f4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80013f8:	330c      	adds	r3, #12
 80013fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	time = ChargeTime / MS_CONVERT_MINUTE;      //
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <Report_ChargeData+0x110>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a29      	ldr	r2, [pc, #164]	; (80014a8 <Report_ChargeData+0x114>)
 8001404:	fba2 2303 	umull	r2, r3, r2, r3
 8001408:	09db      	lsrs	r3, r3, #7
 800140a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	coulval = ChargeQuantity;  	           		//
 800140e:	4b27      	ldr	r3, [pc, #156]	; (80014ac <Report_ChargeData+0x118>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

	sendbuff[index++] = time >> 8;
 8001416:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800141a:	0a1b      	lsrs	r3, r3, #8
 800141c:	b29a      	uxth	r2, r3
 800141e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001422:	1c59      	adds	r1, r3, #1
 8001424:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
 8001428:	b2d2      	uxtb	r2, r2
 800142a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800142e:	440b      	add	r3, r1
 8001430:	f803 2c48 	strb.w	r2, [r3, #-72]
	sendbuff[index++] = time;
 8001434:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001438:	1c5a      	adds	r2, r3, #1
 800143a:	f887 2043 	strb.w	r2, [r7, #67]	; 0x43
 800143e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001442:	b2d2      	uxtb	r2, r2
 8001444:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001448:	440b      	add	r3, r1
 800144a:	f803 2c48 	strb.w	r2, [r3, #-72]
	sendbuff[index++] = coulval >> 8;
 800144e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001452:	0a1b      	lsrs	r3, r3, #8
 8001454:	b29a      	uxth	r2, r3
 8001456:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800145a:	1c59      	adds	r1, r3, #1
 800145c:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001466:	440b      	add	r3, r1
 8001468:	f803 2c48 	strb.w	r2, [r3, #-72]
	sendbuff[index++] = coulval;
 800146c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001470:	1c5a      	adds	r2, r3, #1
 8001472:	f887 2043 	strb.w	r2, [r7, #67]	; 0x43
 8001476:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001480:	440b      	add	r3, r1
 8001482:	f803 2c48 	strb.w	r2, [r3, #-72]

	DWIN_WRITE(CHARGE_BATTERY_VOLTAGE_NOW_ADDR, sendbuff, index); //
 8001486:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 800148a:	463b      	mov	r3, r7
 800148c:	4619      	mov	r1, r3
 800148e:	f241 000e 	movw	r0, #4110	; 0x100e
 8001492:	f001 f9c3 	bl	800281c <DWIN_WRITE>
}
 8001496:	bf00      	nop
 8001498:	3748      	adds	r7, #72	; 0x48
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000204 	.word	0x20000204
 80014a4:	20000c04 	.word	0x20000c04
 80014a8:	057619f1 	.word	0x057619f1
 80014ac:	20000c08 	.word	0x20000c08

080014b0 <Idletask>:

/*
 * 
 */
void Idletask(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
    Report_RealTime();    //
 80014b4:	f000 fd7a 	bl	8001fac <Report_RealTime>
    HAL_Delay(1000);
 80014b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014bc:	f003 fb70 	bl	8004ba0 <HAL_Delay>
    LTE_Report_ChargeData();   //
 80014c0:	f000 f806 	bl	80014d0 <LTE_Report_ChargeData>
    HAL_Delay(7000);
 80014c4:	f641 3058 	movw	r0, #7000	; 0x1b58
 80014c8:	f003 fb6a 	bl	8004ba0 <HAL_Delay>

//	if(ChargeTime >= g_Charge.TargetTime * 6000U)
//	{
//		chargetimeoutflag = true;   //
//	}
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <LTE_Report_ChargeData>:

void LTE_Report_ChargeData(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b096      	sub	sp, #88	; 0x58
 80014d4:	af02      	add	r7, sp, #8
	float    data[3];
	uint8_t  i;
	uint32_t time;
	uint16_t coulval = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint8_t  sendbuff[50];
	uint8_t  index = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

	data[0] = g_Charge.PresentVoltage;  //
 80014e2:	4b3f      	ldr	r3, [pc, #252]	; (80015e0 <LTE_Report_ChargeData+0x110>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	63bb      	str	r3, [r7, #56]	; 0x38
	data[1] = data[0];
 80014e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ea:	63fb      	str	r3, [r7, #60]	; 0x3c
	data[2] = g_Charge.PresentCurrent;  //
 80014ec:	4b3c      	ldr	r3, [pc, #240]	; (80015e0 <LTE_Report_ChargeData+0x110>)
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	643b      	str	r3, [r7, #64]	; 0x40

	for(i = 0; i < 3; i++)    //
 80014f2:	2300      	movs	r3, #0
 80014f4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80014f8:	e00f      	b.n	800151a <LTE_Report_ChargeData+0x4a>
	{
		EndianSwap((uint8_t*)&data[i], 0, 4);
 80014fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80014fe:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	2204      	movs	r2, #4
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f002 fa78 	bl	8003a00 <EndianSwap>
	for(i = 0; i < 3; i++)    //
 8001510:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001514:	3301      	adds	r3, #1
 8001516:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800151a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800151e:	2b02      	cmp	r3, #2
 8001520:	d9eb      	bls.n	80014fa <LTE_Report_ChargeData+0x2a>
	}
	memcpy(sendbuff,data,sizeof(data));
 8001522:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	220c      	movs	r2, #12
 800152a:	4618      	mov	r0, r3
 800152c:	f007 fdd0 	bl	80090d0 <memcpy>
	index += sizeof(data);
 8001530:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001534:	330c      	adds	r3, #12
 8001536:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

	time = ChargeTime / MS_CONVERT_MINUTE;     //
 800153a:	4b2a      	ldr	r3, [pc, #168]	; (80015e4 <LTE_Report_ChargeData+0x114>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a2a      	ldr	r2, [pc, #168]	; (80015e8 <LTE_Report_ChargeData+0x118>)
 8001540:	fba2 2303 	umull	r2, r3, r2, r3
 8001544:	09db      	lsrs	r3, r3, #7
 8001546:	647b      	str	r3, [r7, #68]	; 0x44
	coulval = ChargeQuantity;  	   			   //
 8001548:	4b28      	ldr	r3, [pc, #160]	; (80015ec <LTE_Report_ChargeData+0x11c>)
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

	sendbuff[index++] = time >> 8;
 8001550:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001552:	0a1a      	lsrs	r2, r3, #8
 8001554:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001558:	1c59      	adds	r1, r3, #1
 800155a:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001564:	440b      	add	r3, r1
 8001566:	f803 2c4c 	strb.w	r2, [r3, #-76]
	sendbuff[index++] = time;
 800156a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	f887 204b 	strb.w	r2, [r7, #75]	; 0x4b
 8001574:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001576:	b2d2      	uxtb	r2, r2
 8001578:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800157c:	440b      	add	r3, r1
 800157e:	f803 2c4c 	strb.w	r2, [r3, #-76]
	sendbuff[index++] = coulval >> 8;
 8001582:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001586:	0a1b      	lsrs	r3, r3, #8
 8001588:	b29a      	uxth	r2, r3
 800158a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800158e:	1c59      	adds	r1, r3, #1
 8001590:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800159a:	440b      	add	r3, r1
 800159c:	f803 2c4c 	strb.w	r2, [r3, #-76]
	sendbuff[index++] = coulval;
 80015a0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80015a4:	1c5a      	adds	r2, r3, #1
 80015a6:	f887 204b 	strb.w	r2, [r7, #75]	; 0x4b
 80015aa:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80015b4:	440b      	add	r3, r1
 80015b6:	f803 2c4c 	strb.w	r2, [r3, #-76]

	MOD_46H(0x02, 0x00, index/2, index, sendbuff);  //
 80015ba:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80015be:	085b      	lsrs	r3, r3, #1
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	f897 104b 	ldrb.w	r1, [r7, #75]	; 0x4b
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	9300      	str	r3, [sp, #0]
 80015cc:	460b      	mov	r3, r1
 80015ce:	2100      	movs	r1, #0
 80015d0:	2002      	movs	r0, #2
 80015d2:	f001 facd 	bl	8002b70 <MOD_46H>
}
 80015d6:	bf00      	nop
 80015d8:	3750      	adds	r7, #80	; 0x50
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000204 	.word	0x20000204
 80015e4:	20000c04 	.word	0x20000c04
 80015e8:	057619f1 	.word	0x057619f1
 80015ec:	20000c08 	.word	0x20000c08

080015f0 <TimeStartEvent>:

uint8_t TimeStartEvent(MachineState state)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	71fb      	strb	r3, [r7, #7]
	switch(state)
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d005      	beq.n	800160c <TimeStartEvent+0x1c>
 8001600:	2b02      	cmp	r3, #2
 8001602:	dc0b      	bgt.n	800161c <TimeStartEvent+0x2c>
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <TimeStartEvent+0x24>
 8001608:	2b01      	cmp	r3, #1
 800160a:	e007      	b.n	800161c <TimeStartEvent+0x2c>
	  	 {
	  		 break;
	  	 }
	  	 case standby:
	  	 {
	  		 ChargeTimeFlag = false;   //
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <TimeStartEvent+0x38>)
 800160e:	2200      	movs	r2, #0
 8001610:	801a      	strh	r2, [r3, #0]
	  		 break;
 8001612:	e003      	b.n	800161c <TimeStartEvent+0x2c>
	  	 }
	  	 case charging:
	  	 {
	  		 ChargeTimeFlag = true;   //
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <TimeStartEvent+0x38>)
 8001616:	2201      	movs	r2, #1
 8001618:	801a      	strh	r2, [r3, #0]
	  		 break;
 800161a:	bf00      	nop
	  	 }
	}
	return 1;
 800161c:	2301      	movs	r3, #1
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr
 8001628:	20000bc2 	.word	0x20000bc2

0800162c <ChangeDutyCycle>:

/*
 *   
 */
void ChangeDutyCycle(float DutyCycle)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
	if(DutyCycle < 0 || DutyCycle > 100)
 8001634:	f04f 0100 	mov.w	r1, #0
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff fdad 	bl	8001198 <__aeabi_fcmplt>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d11a      	bne.n	800167a <ChangeDutyCycle+0x4e>
 8001644:	490f      	ldr	r1, [pc, #60]	; (8001684 <ChangeDutyCycle+0x58>)
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff fdc4 	bl	80011d4 <__aeabi_fcmpgt>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d113      	bne.n	800167a <ChangeDutyCycle+0x4e>
	{
		return;
	}
	uint16_t val = (uint16_t)(DutyCycle / 100U * 4095U);
 8001652:	490c      	ldr	r1, [pc, #48]	; (8001684 <ChangeDutyCycle+0x58>)
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f7ff fcb5 	bl	8000fc4 <__aeabi_fdiv>
 800165a:	4603      	mov	r3, r0
 800165c:	490a      	ldr	r1, [pc, #40]	; (8001688 <ChangeDutyCycle+0x5c>)
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff fbfc 	bl	8000e5c <__aeabi_fmul>
 8001664:	4603      	mov	r3, r0
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff fdbe 	bl	80011e8 <__aeabi_f2uiz>
 800166c:	4603      	mov	r3, r0
 800166e:	81fb      	strh	r3, [r7, #14]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, val);
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <ChangeDutyCycle+0x60>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	89fa      	ldrh	r2, [r7, #14]
 8001676:	639a      	str	r2, [r3, #56]	; 0x38
 8001678:	e000      	b.n	800167c <ChangeDutyCycle+0x50>
		return;
 800167a:	bf00      	nop
}
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	42c80000 	.word	0x42c80000
 8001688:	457ff000 	.word	0x457ff000
 800168c:	20001854 	.word	0x20001854

08001690 <GetAdjustStep>:

/*
 * 
 */
float GetAdjustStep(float different)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	float Step;

	different = fabs(different);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800169e:	607b      	str	r3, [r7, #4]

	if(different < 1U){
 80016a0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff fd77 	bl	8001198 <__aeabi_fcmplt>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d003      	beq.n	80016b8 <GetAdjustStep+0x28>
		Step = 0;
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e074      	b.n	80017a2 <GetAdjustStep+0x112>
	}
	else if((different > 1U) && (different < 2U))
 80016b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff fd89 	bl	80011d4 <__aeabi_fcmpgt>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d019      	beq.n	80016fc <GetAdjustStep+0x6c>
 80016c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f7ff fd63 	bl	8001198 <__aeabi_fcmplt>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d011      	beq.n	80016fc <GetAdjustStep+0x6c>
	{
		Step = 0.1F + (float)g_Charge.Compensation / 1000;
 80016d8:	4b34      	ldr	r3, [pc, #208]	; (80017ac <GetAdjustStep+0x11c>)
 80016da:	8b9b      	ldrh	r3, [r3, #28]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fb65 	bl	8000dac <__aeabi_ui2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4932      	ldr	r1, [pc, #200]	; (80017b0 <GetAdjustStep+0x120>)
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fc6c 	bl	8000fc4 <__aeabi_fdiv>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4931      	ldr	r1, [pc, #196]	; (80017b4 <GetAdjustStep+0x124>)
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff faab 	bl	8000c4c <__addsf3>
 80016f6:	4603      	mov	r3, r0
 80016f8:	60fb      	str	r3, [r7, #12]
 80016fa:	e052      	b.n	80017a2 <GetAdjustStep+0x112>
	}
	else if((different > 2U) && (different < 3U))
 80016fc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff fd67 	bl	80011d4 <__aeabi_fcmpgt>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d018      	beq.n	800173e <GetAdjustStep+0xae>
 800170c:	492a      	ldr	r1, [pc, #168]	; (80017b8 <GetAdjustStep+0x128>)
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff fd42 	bl	8001198 <__aeabi_fcmplt>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d011      	beq.n	800173e <GetAdjustStep+0xae>
	{
		Step = 0.2F + (float)g_Charge.Compensation / 1000;
 800171a:	4b24      	ldr	r3, [pc, #144]	; (80017ac <GetAdjustStep+0x11c>)
 800171c:	8b9b      	ldrh	r3, [r3, #28]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fb44 	bl	8000dac <__aeabi_ui2f>
 8001724:	4603      	mov	r3, r0
 8001726:	4922      	ldr	r1, [pc, #136]	; (80017b0 <GetAdjustStep+0x120>)
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fc4b 	bl	8000fc4 <__aeabi_fdiv>
 800172e:	4603      	mov	r3, r0
 8001730:	4922      	ldr	r1, [pc, #136]	; (80017bc <GetAdjustStep+0x12c>)
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff fa8a 	bl	8000c4c <__addsf3>
 8001738:	4603      	mov	r3, r0
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	e031      	b.n	80017a2 <GetAdjustStep+0x112>
	}
	else if((different > 3U) && (different < 4U))
 800173e:	491e      	ldr	r1, [pc, #120]	; (80017b8 <GetAdjustStep+0x128>)
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff fd47 	bl	80011d4 <__aeabi_fcmpgt>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d019      	beq.n	8001780 <GetAdjustStep+0xf0>
 800174c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff fd21 	bl	8001198 <__aeabi_fcmplt>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d011      	beq.n	8001780 <GetAdjustStep+0xf0>
	{
		Step = 0.4F + (float)g_Charge.Compensation / 1000;
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <GetAdjustStep+0x11c>)
 800175e:	8b9b      	ldrh	r3, [r3, #28]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fb23 	bl	8000dac <__aeabi_ui2f>
 8001766:	4603      	mov	r3, r0
 8001768:	4911      	ldr	r1, [pc, #68]	; (80017b0 <GetAdjustStep+0x120>)
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fc2a 	bl	8000fc4 <__aeabi_fdiv>
 8001770:	4603      	mov	r3, r0
 8001772:	4913      	ldr	r1, [pc, #76]	; (80017c0 <GetAdjustStep+0x130>)
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fa69 	bl	8000c4c <__addsf3>
 800177a:	4603      	mov	r3, r0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	e010      	b.n	80017a2 <GetAdjustStep+0x112>
	}
	else
	{
		Step = 0.6F + (float)g_Charge.Compensation / 1000;
 8001780:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <GetAdjustStep+0x11c>)
 8001782:	8b9b      	ldrh	r3, [r3, #28]
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fb11 	bl	8000dac <__aeabi_ui2f>
 800178a:	4603      	mov	r3, r0
 800178c:	4908      	ldr	r1, [pc, #32]	; (80017b0 <GetAdjustStep+0x120>)
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fc18 	bl	8000fc4 <__aeabi_fdiv>
 8001794:	4603      	mov	r3, r0
 8001796:	490b      	ldr	r1, [pc, #44]	; (80017c4 <GetAdjustStep+0x134>)
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fa57 	bl	8000c4c <__addsf3>
 800179e:	4603      	mov	r3, r0
 80017a0:	60fb      	str	r3, [r7, #12]
	}
	//HAL_UART_Transmit(&huart1,&Step, 4, 0xffff);
	return Step;
 80017a2:	68fb      	ldr	r3, [r7, #12]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000204 	.word	0x20000204
 80017b0:	447a0000 	.word	0x447a0000
 80017b4:	3dcccccd 	.word	0x3dcccccd
 80017b8:	40400000 	.word	0x40400000
 80017bc:	3e4ccccd 	.word	0x3e4ccccd
 80017c0:	3ecccccd 	.word	0x3ecccccd
 80017c4:	3f19999a 	.word	0x3f19999a

080017c8 <getChargeState>:

/*
 * 
 */
ChargeState getChargeState()
{
 80017c8:	b598      	push	{r3, r4, r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	if(g_Charge.PresentVoltage < g_Charge.TrickleTargetVlotage)
 80017cc:	4b22      	ldr	r3, [pc, #136]	; (8001858 <getChargeState+0x90>)
 80017ce:	685c      	ldr	r4, [r3, #4]
 80017d0:	4b21      	ldr	r3, [pc, #132]	; (8001858 <getChargeState+0x90>)
 80017d2:	89db      	ldrh	r3, [r3, #14]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff faed 	bl	8000db4 <__aeabi_i2f>
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	4620      	mov	r0, r4
 80017e0:	f7ff fcda 	bl	8001198 <__aeabi_fcmplt>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <getChargeState+0x26>
	{
		return trickle;
 80017ea:	2300      	movs	r3, #0
 80017ec:	e031      	b.n	8001852 <getChargeState+0x8a>
	}
	else if((g_Charge.PresentVoltage > g_Charge.TrickleTargetVlotage) && (g_Charge.PresentVoltage < g_Charge.ConstantCurrentTargetVoltage))
 80017ee:	4b1a      	ldr	r3, [pc, #104]	; (8001858 <getChargeState+0x90>)
 80017f0:	685c      	ldr	r4, [r3, #4]
 80017f2:	4b19      	ldr	r3, [pc, #100]	; (8001858 <getChargeState+0x90>)
 80017f4:	89db      	ldrh	r3, [r3, #14]
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff fadc 	bl	8000db4 <__aeabi_i2f>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	4620      	mov	r0, r4
 8001802:	f7ff fce7 	bl	80011d4 <__aeabi_fcmpgt>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d010      	beq.n	800182e <getChargeState+0x66>
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <getChargeState+0x90>)
 800180e:	685c      	ldr	r4, [r3, #4]
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <getChargeState+0x90>)
 8001812:	8a5b      	ldrh	r3, [r3, #18]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff facd 	bl	8000db4 <__aeabi_i2f>
 800181a:	4603      	mov	r3, r0
 800181c:	4619      	mov	r1, r3
 800181e:	4620      	mov	r0, r4
 8001820:	f7ff fcba 	bl	8001198 <__aeabi_fcmplt>
 8001824:	4603      	mov	r3, r0
 8001826:	2b00      	cmp	r3, #0
 8001828:	d001      	beq.n	800182e <getChargeState+0x66>
	{
		return constant_current;
 800182a:	2302      	movs	r3, #2
 800182c:	e011      	b.n	8001852 <getChargeState+0x8a>
	}
	else
	{
		if(g_Charge.PresentVoltage > g_Charge.ConstantVoltageTargetCurrent)
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <getChargeState+0x90>)
 8001830:	685c      	ldr	r4, [r3, #4]
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <getChargeState+0x90>)
 8001834:	8adb      	ldrh	r3, [r3, #22]
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fabc 	bl	8000db4 <__aeabi_i2f>
 800183c:	4603      	mov	r3, r0
 800183e:	4619      	mov	r1, r3
 8001840:	4620      	mov	r0, r4
 8001842:	f7ff fcc7 	bl	80011d4 <__aeabi_fcmpgt>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <getChargeState+0x88>
		{
			return constant_voltage;
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <getChargeState+0x8a>
			{
				return chargeend;
			}
		}
	}
	return chargeend;	//
 8001850:	2303      	movs	r3, #3
}
 8001852:	4618      	mov	r0, r3
 8001854:	bd98      	pop	{r3, r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	20000204 	.word	0x20000204

0800185c <getMachineState>:
 * 	
  *      1.
 *   2.AD
 */
MachineState getMachineState(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
	MachineState state;
	if(DisChargeEnable)
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <getMachineState+0x44>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <getMachineState+0x14>
	{
		state = discharging;
 800186a:	2301      	movs	r3, #1
 800186c:	71fb      	strb	r3, [r7, #7]
 800186e:	e00d      	b.n	800188c <getMachineState+0x30>
	}
	else
	{
		if(g_Charge.PresentVoltage < CHECK_VOLTAGE)
 8001870:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <getMachineState+0x48>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	490c      	ldr	r1, [pc, #48]	; (80018a8 <getMachineState+0x4c>)
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fc8e 	bl	8001198 <__aeabi_fcmplt>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d002      	beq.n	8001888 <getMachineState+0x2c>
		{
			state = standby;
 8001882:	2302      	movs	r3, #2
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	e001      	b.n	800188c <getMachineState+0x30>
		}
		else
		{
			state = charging;
 8001888:	2300      	movs	r3, #0
 800188a:	71fb      	strb	r3, [r7, #7]
		}
	}

	TimeStartEvent(state);
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff feae 	bl	80015f0 <TimeStartEvent>
	return state;
 8001894:	79fb      	ldrb	r3, [r7, #7]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000bc0 	.word	0x20000bc0
 80018a4:	20000204 	.word	0x20000204
 80018a8:	41200000 	.word	0x41200000

080018ac <getDisChargeState>:

/*
 * 
 */
DisChargeState getDisChargeState(void)
{
 80018ac:	b598      	push	{r3, r4, r7, lr}
 80018ae:	af00      	add	r7, sp, #0
//	float voltagenow = getvoltage();
//	float currentnow = getcurrent();
	/**/
	if(g_Charge.PresentVoltage > g_DisCharge.TargetVoltage)
 80018b0:	4b19      	ldr	r3, [pc, #100]	; (8001918 <getDisChargeState+0x6c>)
 80018b2:	685c      	ldr	r4, [r3, #4]
 80018b4:	4b19      	ldr	r3, [pc, #100]	; (800191c <getDisChargeState+0x70>)
 80018b6:	889b      	ldrh	r3, [r3, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fa7b 	bl	8000db4 <__aeabi_i2f>
 80018be:	4603      	mov	r3, r0
 80018c0:	4619      	mov	r1, r3
 80018c2:	4620      	mov	r0, r4
 80018c4:	f7ff fc86 	bl	80011d4 <__aeabi_fcmpgt>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d021      	beq.n	8001912 <getDisChargeState+0x66>
	{
		if((g_Charge.PresentCurrent > g_DisCharge.CurrentLowerLimit) && (g_Charge.PresentCurrent < g_DisCharge.CurrentUpperLimit))
 80018ce:	4b12      	ldr	r3, [pc, #72]	; (8001918 <getDisChargeState+0x6c>)
 80018d0:	689c      	ldr	r4, [r3, #8]
 80018d2:	4b12      	ldr	r3, [pc, #72]	; (800191c <getDisChargeState+0x70>)
 80018d4:	891b      	ldrh	r3, [r3, #8]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fa6c 	bl	8000db4 <__aeabi_i2f>
 80018dc:	4603      	mov	r3, r0
 80018de:	4619      	mov	r1, r3
 80018e0:	4620      	mov	r0, r4
 80018e2:	f7ff fc77 	bl	80011d4 <__aeabi_fcmpgt>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d010      	beq.n	800190e <getDisChargeState+0x62>
 80018ec:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <getDisChargeState+0x6c>)
 80018ee:	689c      	ldr	r4, [r3, #8]
 80018f0:	4b0a      	ldr	r3, [pc, #40]	; (800191c <getDisChargeState+0x70>)
 80018f2:	88db      	ldrh	r3, [r3, #6]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fa5d 	bl	8000db4 <__aeabi_i2f>
 80018fa:	4603      	mov	r3, r0
 80018fc:	4619      	mov	r1, r3
 80018fe:	4620      	mov	r0, r4
 8001900:	f7ff fc4a 	bl	8001198 <__aeabi_fcmplt>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <getDisChargeState+0x62>
		{
			return dis_constant_current;
 800190a:	2300      	movs	r3, #0
 800190c:	e002      	b.n	8001914 <getDisChargeState+0x68>
		}
		else
		{
			return dis_error;
 800190e:	2302      	movs	r3, #2
 8001910:	e000      	b.n	8001914 <getDisChargeState+0x68>
		}
	}
	else
	{
		return dischargeend;
 8001912:	2301      	movs	r3, #1
	}
}
 8001914:	4618      	mov	r0, r3
 8001916:	bd98      	pop	{r3, r4, r7, pc}
 8001918:	20000204 	.word	0x20000204
 800191c:	20000224 	.word	0x20000224

08001920 <ChargerHandle>:

/*
 *  
 */
void ChargerHandle(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
	uint8_t stateicon[2] = {0};
 8001926:	2300      	movs	r3, #0
 8001928:	80bb      	strh	r3, [r7, #4]

//	g_Charge.PresentCurrent = sidefilter(getcurrent(), &sidecur); //
//	g_Charge.PresentVoltage = sidefilter(getvoltage(), &sidevol); //

	g_Charge.PresentCurrent = getcurrent();  //
 800192a:	f7ff fcb5 	bl	8001298 <getcurrent>
 800192e:	4603      	mov	r3, r0
 8001930:	4a17      	ldr	r2, [pc, #92]	; (8001990 <ChargerHandle+0x70>)
 8001932:	6093      	str	r3, [r2, #8]
	g_Charge.PresentVoltage = getvoltage();  //
 8001934:	f7ff fcd8 	bl	80012e8 <getvoltage>
 8001938:	4603      	mov	r3, r0
 800193a:	4a15      	ldr	r2, [pc, #84]	; (8001990 <ChargerHandle+0x70>)
 800193c:	6053      	str	r3, [r2, #4]

	MachineState Statenow = getMachineState();
 800193e:	f7ff ff8d 	bl	800185c <getMachineState>
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]

	switch(Statenow)
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d010      	beq.n	800196e <ChargerHandle+0x4e>
 800194c:	2b02      	cmp	r3, #2
 800194e:	dc13      	bgt.n	8001978 <ChargerHandle+0x58>
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <ChargerHandle+0x3a>
 8001954:	2b01      	cmp	r3, #1
 8001956:	d005      	beq.n	8001964 <ChargerHandle+0x44>
 8001958:	e00e      	b.n	8001978 <ChargerHandle+0x58>
	{
		case charging:
		{
			stateicon[1] = 1 << 0;
 800195a:	2301      	movs	r3, #1
 800195c:	717b      	strb	r3, [r7, #5]
			ChargerEvent();
 800195e:	f000 f90f 	bl	8001b80 <ChargerEvent>
			break;
 8001962:	e009      	b.n	8001978 <ChargerHandle+0x58>
		}
		case discharging:
		{
			stateicon[1] = 1 << 2;
 8001964:	2304      	movs	r3, #4
 8001966:	717b      	strb	r3, [r7, #5]
			DisChargeEvent();
 8001968:	f000 f980 	bl	8001c6c <DisChargeEvent>
			break;
 800196c:	e004      	b.n	8001978 <ChargerHandle+0x58>
		}
		case standby:
		{
			stateicon[1] = 1 << 1;
 800196e:	2302      	movs	r3, #2
 8001970:	717b      	strb	r3, [r7, #5]
			StandbyEvent();
 8001972:	f000 f98d 	bl	8001c90 <StandbyEvent>
			break;
 8001976:	bf00      	nop
		}
	}
	DWIN_WRITE(MACHINE_STATE_ADDR, stateicon, 2);
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2202      	movs	r2, #2
 800197c:	4619      	mov	r1, r3
 800197e:	f44f 5089 	mov.w	r0, #4384	; 0x1120
 8001982:	f000 ff4b 	bl	800281c <DWIN_WRITE>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000204 	.word	0x20000204

08001994 <QuickChanging>:

/*
 * 
 */
void QuickChanging(ChargeState ChargeStatenow, uint8_t *stateicon)
{
 8001994:	b590      	push	{r4, r7, lr}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
	float differentvalue;
	float adjustval;

	ChargeStatenow = constant_current; //
 80019a0:	2302      	movs	r3, #2
 80019a2:	71fb      	strb	r3, [r7, #7]

	differentvalue = g_Charge.PresentCurrent - (g_Charge.ConstantCurrent_Current * FAST_CHARGE_CURRENT_COEFFICENT);
 80019a4:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <QuickChanging+0x88>)
 80019a6:	689c      	ldr	r4, [r3, #8]
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <QuickChanging+0x88>)
 80019aa:	8a1b      	ldrh	r3, [r3, #16]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fa01 	bl	8000db4 <__aeabi_i2f>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fa4f 	bl	8000e5c <__aeabi_fmul>
 80019be:	4603      	mov	r3, r0
 80019c0:	4619      	mov	r1, r3
 80019c2:	4620      	mov	r0, r4
 80019c4:	f7ff f940 	bl	8000c48 <__aeabi_fsub>
 80019c8:	4603      	mov	r3, r0
 80019ca:	60fb      	str	r3, [r7, #12]
	adjustval = GetAdjustStep(differentvalue);
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	f7ff fe5f 	bl	8001690 <GetAdjustStep>
 80019d2:	60b8      	str	r0, [r7, #8]

	if(differentvalue <= 0)
 80019d4:	f04f 0100 	mov.w	r1, #0
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f7ff fbe7 	bl	80011ac <__aeabi_fcmple>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d00a      	beq.n	80019fa <QuickChanging+0x66>
	{
		setvoltage(g_Charge.PresentVoltage + adjustval);
 80019e4:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <QuickChanging+0x88>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff f92e 	bl	8000c4c <__addsf3>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fca0 	bl	8001338 <setvoltage>
 80019f8:	e009      	b.n	8001a0e <QuickChanging+0x7a>
	}
	else
	{
		setvoltage(g_Charge.PresentVoltage - adjustval);
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <QuickChanging+0x88>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	68b9      	ldr	r1, [r7, #8]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff f921 	bl	8000c48 <__aeabi_fsub>
 8001a06:	4603      	mov	r3, r0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fc95 	bl	8001338 <setvoltage>
	}
	*stateicon = 1 << 2;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	2204      	movs	r2, #4
 8001a12:	701a      	strb	r2, [r3, #0]
}
 8001a14:	bf00      	nop
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd90      	pop	{r4, r7, pc}
 8001a1c:	20000204 	.word	0x20000204

08001a20 <OrdinaryCharging>:

/*
 *
 */
void OrdinaryCharging(ChargeState ChargeStatenow, uint8_t *stateicon)
{
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	71fb      	strb	r3, [r7, #7]
	float differentvalue;
	float adjustval;

	switch(ChargeStatenow)
 8001a2c:	79fb      	ldrb	r3, [r7, #7]
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	f200 809a 	bhi.w	8001b68 <OrdinaryCharging+0x148>
 8001a34:	a201      	add	r2, pc, #4	; (adr r2, 8001a3c <OrdinaryCharging+0x1c>)
 8001a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3a:	bf00      	nop
 8001a3c:	08001a51 	.word	0x08001a51
 8001a40:	08001b1d 	.word	0x08001b1d
 8001a44:	08001ab7 	.word	0x08001ab7
 8001a48:	08001b37 	.word	0x08001b37
 8001a4c:	08001b61 	.word	0x08001b61
	{
		case trickle:
		{
			differentvalue = g_Charge.PresentVoltage - g_Charge.TrickleCurrent;
 8001a50:	4b47      	ldr	r3, [pc, #284]	; (8001b70 <OrdinaryCharging+0x150>)
 8001a52:	685c      	ldr	r4, [r3, #4]
 8001a54:	4b46      	ldr	r3, [pc, #280]	; (8001b70 <OrdinaryCharging+0x150>)
 8001a56:	899b      	ldrh	r3, [r3, #12]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff f9ab 	bl	8000db4 <__aeabi_i2f>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4619      	mov	r1, r3
 8001a62:	4620      	mov	r0, r4
 8001a64:	f7ff f8f0 	bl	8000c48 <__aeabi_fsub>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	60fb      	str	r3, [r7, #12]
			adjustval = GetAdjustStep(differentvalue);
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	f7ff fe0f 	bl	8001690 <GetAdjustStep>
 8001a72:	60b8      	str	r0, [r7, #8]

			if(differentvalue <= 0)
 8001a74:	f04f 0100 	mov.w	r1, #0
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f7ff fb97 	bl	80011ac <__aeabi_fcmple>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d00a      	beq.n	8001a9a <OrdinaryCharging+0x7a>
			{
				setvoltage(g_Charge.PresentVoltage + adjustval);
 8001a84:	4b3a      	ldr	r3, [pc, #232]	; (8001b70 <OrdinaryCharging+0x150>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7ff f8de 	bl	8000c4c <__addsf3>
 8001a90:	4603      	mov	r3, r0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff fc50 	bl	8001338 <setvoltage>
 8001a98:	e009      	b.n	8001aae <OrdinaryCharging+0x8e>
			}
			else
			{
				setvoltage(g_Charge.PresentVoltage - adjustval);
 8001a9a:	4b35      	ldr	r3, [pc, #212]	; (8001b70 <OrdinaryCharging+0x150>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	68b9      	ldr	r1, [r7, #8]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f8d1 	bl	8000c48 <__aeabi_fsub>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fc45 	bl	8001338 <setvoltage>
			}
			*stateicon = 1 << 1;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	701a      	strb	r2, [r3, #0]
			break;
 8001ab4:	e058      	b.n	8001b68 <OrdinaryCharging+0x148>
		}
		case constant_current:
		{
			differentvalue = g_Charge.PresentVoltage - g_Charge.ConstantCurrent_Current;
 8001ab6:	4b2e      	ldr	r3, [pc, #184]	; (8001b70 <OrdinaryCharging+0x150>)
 8001ab8:	685c      	ldr	r4, [r3, #4]
 8001aba:	4b2d      	ldr	r3, [pc, #180]	; (8001b70 <OrdinaryCharging+0x150>)
 8001abc:	8a1b      	ldrh	r3, [r3, #16]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff f978 	bl	8000db4 <__aeabi_i2f>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4620      	mov	r0, r4
 8001aca:	f7ff f8bd 	bl	8000c48 <__aeabi_fsub>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	60fb      	str	r3, [r7, #12]

			adjustval = GetAdjustStep(differentvalue);
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fddc 	bl	8001690 <GetAdjustStep>
 8001ad8:	60b8      	str	r0, [r7, #8]

			if(differentvalue <= 0)
 8001ada:	f04f 0100 	mov.w	r1, #0
 8001ade:	68f8      	ldr	r0, [r7, #12]
 8001ae0:	f7ff fb64 	bl	80011ac <__aeabi_fcmple>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d00a      	beq.n	8001b00 <OrdinaryCharging+0xe0>
			{
				setvoltage(g_Charge.PresentVoltage + adjustval);
 8001aea:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <OrdinaryCharging+0x150>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	68b9      	ldr	r1, [r7, #8]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff f8ab 	bl	8000c4c <__addsf3>
 8001af6:	4603      	mov	r3, r0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fc1d 	bl	8001338 <setvoltage>
 8001afe:	e009      	b.n	8001b14 <OrdinaryCharging+0xf4>
			}
			else
			{
				setvoltage(g_Charge.PresentVoltage - adjustval);
 8001b00:	4b1b      	ldr	r3, [pc, #108]	; (8001b70 <OrdinaryCharging+0x150>)
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	68b9      	ldr	r1, [r7, #8]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff f89e 	bl	8000c48 <__aeabi_fsub>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc12 	bl	8001338 <setvoltage>
			}
			*stateicon = 1 << 2;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2204      	movs	r2, #4
 8001b18:	701a      	strb	r2, [r3, #0]
			break;
 8001b1a:	e025      	b.n	8001b68 <OrdinaryCharging+0x148>
		}
		case constant_voltage:
		{
			setvoltage(g_Charge.ConstantVoltage_Voltage);
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <OrdinaryCharging+0x150>)
 8001b1e:	8a9b      	ldrh	r3, [r3, #20]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff f943 	bl	8000dac <__aeabi_ui2f>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fc05 	bl	8001338 <setvoltage>
			*stateicon = 1 << 3;
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2208      	movs	r2, #8
 8001b32:	701a      	strb	r2, [r3, #0]
			break;
 8001b34:	e018      	b.n	8001b68 <OrdinaryCharging+0x148>
		}
		case chargeend:
		{
			chargendflag = true; 	//
 8001b36:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <OrdinaryCharging+0x154>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin,     RESET);   //
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2101      	movs	r1, #1
 8001b40:	480d      	ldr	r0, [pc, #52]	; (8001b78 <OrdinaryCharging+0x158>)
 8001b42:	f004 fe37 	bl	80067b4 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FANS_POWER_GPIO_Port, FANS_POWER_Pin, RESET);   //
 8001b46:	2200      	movs	r2, #0
 8001b48:	2101      	movs	r1, #1
 8001b4a:	480c      	ldr	r0, [pc, #48]	; (8001b7c <OrdinaryCharging+0x15c>)
 8001b4c:	f004 fe32 	bl	80067b4 <HAL_GPIO_WritePin>
			setvoltage(0);  //0
 8001b50:	f04f 0000 	mov.w	r0, #0
 8001b54:	f7ff fbf0 	bl	8001338 <setvoltage>
			*stateicon = 1 << 4;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	701a      	strb	r2, [r3, #0]
			break;
 8001b5e:	e003      	b.n	8001b68 <OrdinaryCharging+0x148>
		}
		case error:
		{
			*stateicon = 1 << 0;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	2201      	movs	r2, #1
 8001b64:	701a      	strb	r2, [r3, #0]
			break;
 8001b66:	bf00      	nop
		}
	}
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	20000204 	.word	0x20000204
 8001b74:	20000232 	.word	0x20000232
 8001b78:	40010800 	.word	0x40010800
 8001b7c:	40011400 	.word	0x40011400

08001b80 <ChargerEvent>:

/*
 * 
 */
void ChargerEvent(void)
{
 8001b80:	b590      	push	{r4, r7, lr}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
	uint8_t stateicon[2] = {0};
 8001b86:	2300      	movs	r3, #0
 8001b88:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(POWER_ON_GPIO_Port,   POWER_ON_Pin,   1);   //
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	4831      	ldr	r0, [pc, #196]	; (8001c54 <ChargerEvent+0xd4>)
 8001b90:	f004 fe10 	bl	80067b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FANS_POWER_GPIO_Port, FANS_POWER_Pin, 1);   //
 8001b94:	2201      	movs	r2, #1
 8001b96:	2101      	movs	r1, #1
 8001b98:	482f      	ldr	r0, [pc, #188]	; (8001c58 <ChargerEvent+0xd8>)
 8001b9a:	f004 fe0b 	bl	80067b4 <HAL_GPIO_WritePin>

	g_Charge.PresentCurrent = getcurrent();  //
 8001b9e:	f7ff fb7b 	bl	8001298 <getcurrent>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	4a2d      	ldr	r2, [pc, #180]	; (8001c5c <ChargerEvent+0xdc>)
 8001ba6:	6093      	str	r3, [r2, #8]
	g_Charge.PresentVoltage = getvoltage();  //
 8001ba8:	f7ff fb9e 	bl	80012e8 <getvoltage>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4a2b      	ldr	r2, [pc, #172]	; (8001c5c <ChargerEvent+0xdc>)
 8001bb0:	6053      	str	r3, [r2, #4]
//	g_Charge.PresentCurrent = sidefilter(getcurrent(), &sidecur); //
//	g_Charge.PresentVoltage = sidefilter(getvoltage(), &sidevol); //

	ChargeState ChargeStatenow = getChargeState();
 8001bb2:	f7ff fe09 	bl	80017c8 <getChargeState>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]

	//3DA0,
	//if(current == 0)
	if(g_Charge.PresentCurrent == 0)
 8001bba:	4b28      	ldr	r3, [pc, #160]	; (8001c5c <ChargerEvent+0xdc>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f04f 0100 	mov.w	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff fade 	bl	8001184 <__aeabi_fcmpeq>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00e      	beq.n	8001bec <ChargerEvent+0x6c>
	{
		opentimes++;
 8001bce:	4b24      	ldr	r3, [pc, #144]	; (8001c60 <ChargerEvent+0xe0>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <ChargerEvent+0xe0>)
 8001bd8:	701a      	strb	r2, [r3, #0]
		if(opentimes > 3)
 8001bda:	4b21      	ldr	r3, [pc, #132]	; (8001c60 <ChargerEvent+0xe0>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d904      	bls.n	8001bec <ChargerEvent+0x6c>
		{
			ChargeStatenow = chargeend;
 8001be2:	2303      	movs	r3, #3
 8001be4:	71fb      	strb	r3, [r7, #7]
			opentimes = 0;
 8001be6:	4b1e      	ldr	r3, [pc, #120]	; (8001c60 <ChargerEvent+0xe0>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
		}
	}

	if(chargendflag)  //
 8001bec:	4b1d      	ldr	r3, [pc, #116]	; (8001c64 <ChargerEvent+0xe4>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d010      	beq.n	8001c16 <ChargerEvent+0x96>
	{
		if(g_Charge.PresentVoltage > g_Charge.ConstantCurrentTargetVoltage)
 8001bf4:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <ChargerEvent+0xdc>)
 8001bf6:	685c      	ldr	r4, [r3, #4]
 8001bf8:	4b18      	ldr	r3, [pc, #96]	; (8001c5c <ChargerEvent+0xdc>)
 8001bfa:	8a5b      	ldrh	r3, [r3, #18]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff f8d9 	bl	8000db4 <__aeabi_i2f>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4619      	mov	r1, r3
 8001c06:	4620      	mov	r0, r4
 8001c08:	f7ff fae4 	bl	80011d4 <__aeabi_fcmpgt>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <ChargerEvent+0x96>
		{
			ChargeStatenow = chargeend;
 8001c12:	2303      	movs	r3, #3
 8001c14:	71fb      	strb	r3, [r7, #7]
//	if(chargetimeoutflag)  			  //
//	{
//		ChargeStatenow = chargeend;   //
//	}

	if(QuickChargeFlag == true)
 8001c16:	4b14      	ldr	r3, [pc, #80]	; (8001c68 <ChargerEvent+0xe8>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d107      	bne.n	8001c2e <ChargerEvent+0xae>
	{
		QuickChanging(ChargeStatenow, &stateicon[1]); //
 8001c1e:	1d3b      	adds	r3, r7, #4
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	4611      	mov	r1, r2
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff feb4 	bl	8001994 <QuickChanging>
 8001c2c:	e006      	b.n	8001c3c <ChargerEvent+0xbc>
	}
	else
	{
		OrdinaryCharging(ChargeStatenow, &stateicon[1]); //
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	79fb      	ldrb	r3, [r7, #7]
 8001c34:	4611      	mov	r1, r2
 8001c36:	4618      	mov	r0, r3
 8001c38:	f7ff fef2 	bl	8001a20 <OrdinaryCharging>
	}

	DWIN_WRITE(CHARGE_STATE_ADDR, stateicon, 2);
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	2202      	movs	r2, #2
 8001c40:	4619      	mov	r1, r3
 8001c42:	f241 1021 	movw	r0, #4385	; 0x1121
 8001c46:	f000 fde9 	bl	800281c <DWIN_WRITE>
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd90      	pop	{r4, r7, pc}
 8001c52:	bf00      	nop
 8001c54:	40010800 	.word	0x40010800
 8001c58:	40011400 	.word	0x40011400
 8001c5c:	20000204 	.word	0x20000204
 8001c60:	20000233 	.word	0x20000233
 8001c64:	20000232 	.word	0x20000232
 8001c68:	20000b84 	.word	0x20000b84

08001c6c <DisChargeEvent>:

/*
 * 
 */
void DisChargeEvent(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
	switch(getDisChargeState())
 8001c70:	f7ff fe1c 	bl	80018ac <getDisChargeState>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d005      	beq.n	8001c86 <DisChargeEvent+0x1a>
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	dc06      	bgt.n	8001c8c <DisChargeEvent+0x20>
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <DisChargeEvent+0x1e>
 8001c82:	2b01      	cmp	r3, #1
		{
			break;
		}
		case dischargeend:
		{
			break;
 8001c84:	e002      	b.n	8001c8c <DisChargeEvent+0x20>
		}
		case dis_error:
		{
			break;
 8001c86:	bf00      	nop
 8001c88:	e000      	b.n	8001c8c <DisChargeEvent+0x20>
			break;
 8001c8a:	bf00      	nop
		}
	}
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <StandbyEvent>:

/*
 * 
 */
void StandbyEvent(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
	chargendflag = false;    	//
 8001c94:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <StandbyEvent+0x24>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
//	chargetimeoutflag = false; 	//0
	HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, RESET);   	  //
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	4806      	ldr	r0, [pc, #24]	; (8001cb8 <StandbyEvent+0x28>)
 8001ca0:	f004 fd88 	bl	80067b4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FANS_POWER_GPIO_Port, FANS_POWER_Pin, RESET);   //
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	4804      	ldr	r0, [pc, #16]	; (8001cbc <StandbyEvent+0x2c>)
 8001caa:	f004 fd83 	bl	80067b4 <HAL_GPIO_WritePin>
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000232 	.word	0x20000232
 8001cb8:	40010800 	.word	0x40010800
 8001cbc:	40011400 	.word	0x40011400

08001cc0 <CommunicationInit>:

/*
 *   
 */
void CommunicationInit(void)
{
 8001cc0:	b5b0      	push	{r4, r5, r7, lr}
 8001cc2:	b0cc      	sub	sp, #304	; 0x130
 8001cc4:	af00      	add	r7, sp, #0
	uint8_t i;

	timer timhandle[] =
 8001cc6:	4b6a      	ldr	r3, [pc, #424]	; (8001e70 <CommunicationInit+0x1b0>)
 8001cc8:	f507 748a 	add.w	r4, r7, #276	; 0x114
 8001ccc:	461d      	mov	r5, r3
 8001cce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cd2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001cd6:	e884 0003 	stmia.w	r4, {r0, r1}
		{0, 3, 0, true, ChargerHandle	  },	//
		{0, 3, 0, true, Report_ChargeData },   	//
		{0, 1, 0, true, ChargeTimer       },	//
	};

	for(i = 0; i < sizeof(timhandle) / sizeof(timer); i++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001ce0:	e04c      	b.n	8001d7c <CommunicationInit+0xbc>
	{
		gTim[i].timercnt 	 = timhandle[i].timercnt;
 8001ce2:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001ce6:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8001cf0:	440b      	add	r3, r1
 8001cf2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8001cf6:	4b5f      	ldr	r3, [pc, #380]	; (8001e74 <CommunicationInit+0x1b4>)
 8001cf8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
		gTim[i].targetcnt 	 = timhandle[i].targetcnt;
 8001cfc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d00:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8001d0a:	440b      	add	r3, r1
 8001d0c:	f813 0c1b 	ldrb.w	r0, [r3, #-27]
 8001d10:	4958      	ldr	r1, [pc, #352]	; (8001e74 <CommunicationInit+0x1b4>)
 8001d12:	00d3      	lsls	r3, r2, #3
 8001d14:	440b      	add	r3, r1
 8001d16:	4602      	mov	r2, r0
 8001d18:	705a      	strb	r2, [r3, #1]
		gTim[i].execute_flag = timhandle[i].execute_flag;
 8001d1a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d1e:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8001d28:	440b      	add	r3, r1
 8001d2a:	f813 0c1a 	ldrb.w	r0, [r3, #-26]
 8001d2e:	4951      	ldr	r1, [pc, #324]	; (8001e74 <CommunicationInit+0x1b4>)
 8001d30:	00d3      	lsls	r3, r2, #3
 8001d32:	440b      	add	r3, r1
 8001d34:	4602      	mov	r2, r0
 8001d36:	709a      	strb	r2, [r3, #2]
		gTim[i].enable       = timhandle[i].enable;
 8001d38:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d3c:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8001d46:	440b      	add	r3, r1
 8001d48:	f813 0c19 	ldrb.w	r0, [r3, #-25]
 8001d4c:	4949      	ldr	r1, [pc, #292]	; (8001e74 <CommunicationInit+0x1b4>)
 8001d4e:	00d3      	lsls	r3, r2, #3
 8001d50:	440b      	add	r3, r1
 8001d52:	4602      	mov	r2, r0
 8001d54:	70da      	strb	r2, [r3, #3]
		gTim[i].event        = timhandle[i].event;
 8001d56:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d5a:	f897 112f 	ldrb.w	r1, [r7, #303]	; 0x12f
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8001d64:	4413      	add	r3, r2
 8001d66:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001d6a:	4842      	ldr	r0, [pc, #264]	; (8001e74 <CommunicationInit+0x1b4>)
 8001d6c:	00cb      	lsls	r3, r1, #3
 8001d6e:	4403      	add	r3, r0
 8001d70:	605a      	str	r2, [r3, #4]
	for(i = 0; i < sizeof(timhandle) / sizeof(timer); i++)
 8001d72:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d76:	3301      	adds	r3, #1
 8001d78:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001d7c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d9ae      	bls.n	8001ce2 <CommunicationInit+0x22>

	}
	gTimcount = i;
 8001d84:	4a3c      	ldr	r2, [pc, #240]	; (8001e78 <CommunicationInit+0x1b8>)
 8001d86:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001d8a:	7013      	strb	r3, [r2, #0]

	DwinMap RecvHandle[] =
 8001d8c:	4a3b      	ldr	r2, [pc, #236]	; (8001e7c <CommunicationInit+0x1bc>)
 8001d8e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d92:	4611      	mov	r1, r2
 8001d94:	22e0      	movs	r2, #224	; 0xe0
 8001d96:	4618      	mov	r0, r3
 8001d98:	f007 f99a 	bl	80090d0 <memcpy>
		{SET_MIN_ADDR,   Set_Min},
		{SET_SEC_ADDR,   Set_Sec},
		{SET_TIME_OK_ADDR, Setting_RealTime},
	};

	for(i = 0; i < sizeof(RecvHandle) / sizeof(DwinMap); i++)
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001da2:	e018      	b.n	8001dd6 <CommunicationInit+0x116>
	{
		DWIN_InportMap(RecvHandle[i].addr, RecvHandle[i].event);
 8001da4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8001dae:	4413      	add	r3, r2
 8001db0:	f853 2cfc 	ldr.w	r2, [r3, #-252]
 8001db4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	f507 7198 	add.w	r1, r7, #304	; 0x130
 8001dbe:	440b      	add	r3, r1
 8001dc0:	f853 3cf8 	ldr.w	r3, [r3, #-248]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4610      	mov	r0, r2
 8001dc8:	f000 feb0 	bl	8002b2c <DWIN_InportMap>
	for(i = 0; i < sizeof(RecvHandle) / sizeof(DwinMap); i++)
 8001dcc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001dd6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001dda:	2b1b      	cmp	r3, #27
 8001ddc:	d9e2      	bls.n	8001da4 <CommunicationInit+0xe4>
	}

	DisChargeEnable = 0;       //
 8001dde:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <CommunicationInit+0x1c0>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	701a      	strb	r2, [r3, #0]

	FlashReadInit();   		  //flash
 8001de4:	f000 f88e 	bl	8001f04 <FlashReadInit>

	uint8_t reportbuff[50];
	memcpy(reportbuff, &g_Charge, sizeof(g_Charge));
 8001de8:	463b      	mov	r3, r7
 8001dea:	2220      	movs	r2, #32
 8001dec:	4925      	ldr	r1, [pc, #148]	; (8001e84 <CommunicationInit+0x1c4>)
 8001dee:	4618      	mov	r0, r3
 8001df0:	f007 f96e 	bl	80090d0 <memcpy>

	for(i = 0; i < sizeof(g_Charge); i++)  //
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001dfa:	e00e      	b.n	8001e1a <CommunicationInit+0x15a>
	{
		EndianSwap(&reportbuff[i * 2], 0, 2);
 8001dfc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	463a      	mov	r2, r7
 8001e04:	4413      	add	r3, r2
 8001e06:	2202      	movs	r2, #2
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 fdf8 	bl	8003a00 <EndianSwap>
	for(i = 0; i < sizeof(g_Charge); i++)  //
 8001e10:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001e14:	3301      	adds	r3, #1
 8001e16:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
 8001e1a:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001e1e:	2b1f      	cmp	r3, #31
 8001e20:	d9ec      	bls.n	8001dfc <CommunicationInit+0x13c>
	}
	DWIN_WRITE(TRICKLE_CHARGE_CURRENT_ADDR,&(reportbuff[2]), sizeof(g_Charge) - 2);
 8001e22:	463b      	mov	r3, r7
 8001e24:	3302      	adds	r3, #2
 8001e26:	221e      	movs	r2, #30
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001e2e:	f000 fcf5 	bl	800281c <DWIN_WRITE>

	sidevol.firstflag = 0;
 8001e32:	4b15      	ldr	r3, [pc, #84]	; (8001e88 <CommunicationInit+0x1c8>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
	sidevol.head = sidevol.sidebuff;
 8001e38:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <CommunicationInit+0x1c8>)
 8001e3a:	4a14      	ldr	r2, [pc, #80]	; (8001e8c <CommunicationInit+0x1cc>)
 8001e3c:	62da      	str	r2, [r3, #44]	; 0x2c
	sidevol.tail = sidevol.sidebuff;
 8001e3e:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <CommunicationInit+0x1c8>)
 8001e40:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <CommunicationInit+0x1cc>)
 8001e42:	631a      	str	r2, [r3, #48]	; 0x30
	sidevol.sum = 0;
 8001e44:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <CommunicationInit+0x1c8>)
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	635a      	str	r2, [r3, #52]	; 0x34

	sidecur.firstflag = 0;
 8001e4c:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <CommunicationInit+0x1d0>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
	sidecur.head = sidecur.sidebuff;
 8001e52:	4b0f      	ldr	r3, [pc, #60]	; (8001e90 <CommunicationInit+0x1d0>)
 8001e54:	4a0f      	ldr	r2, [pc, #60]	; (8001e94 <CommunicationInit+0x1d4>)
 8001e56:	62da      	str	r2, [r3, #44]	; 0x2c
	sidecur.tail = sidecur.sidebuff;
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <CommunicationInit+0x1d0>)
 8001e5a:	4a0e      	ldr	r2, [pc, #56]	; (8001e94 <CommunicationInit+0x1d4>)
 8001e5c:	631a      	str	r2, [r3, #48]	; 0x30
	sidecur.sum = 0;
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <CommunicationInit+0x1d0>)
 8001e60:	f04f 0200 	mov.w	r2, #0
 8001e64:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001e66:	bf00      	nop
 8001e68:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e70:	0800d908 	.word	0x0800d908
 8001e74:	2000167c 	.word	0x2000167c
 8001e78:	20000a98 	.word	0x20000a98
 8001e7c:	0800d920 	.word	0x0800d920
 8001e80:	20000bc0 	.word	0x20000bc0
 8001e84:	20000204 	.word	0x20000204
 8001e88:	20000b88 	.word	0x20000b88
 8001e8c:	20000b8c 	.word	0x20000b8c
 8001e90:	20000bcc 	.word	0x20000bcc
 8001e94:	20000bd0 	.word	0x20000bd0

08001e98 <ChargeTimer>:

/*
 * 
 */
void ChargeTimer(void)
{
 8001e98:	b598      	push	{r3, r4, r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
	if((ChargeTimeFlag  == true) && (chargendflag == false))  //
 8001e9c:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <ChargeTimer+0x5c>)
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d11e      	bne.n	8001ee2 <ChargeTimer+0x4a>
 8001ea4:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <ChargeTimer+0x60>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d11a      	bne.n	8001ee2 <ChargeTimer+0x4a>
	{
//		float current = getcurrent();
		ChargeTime += 1;    //10ms1
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <ChargeTimer+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <ChargeTimer+0x64>)
 8001eb4:	6013      	str	r3, [r2, #0]
		ChargeQuantity += getcurrent();
 8001eb6:	f7ff f9ef 	bl	8001298 <getcurrent>
 8001eba:	4604      	mov	r4, r0
 8001ebc:	4b10      	ldr	r3, [pc, #64]	; (8001f00 <ChargeTimer+0x68>)
 8001ebe:	881b      	ldrh	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7fe ff77 	bl	8000db4 <__aeabi_i2f>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4620      	mov	r0, r4
 8001ecc:	f7fe febe 	bl	8000c4c <__addsf3>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7ff f988 	bl	80011e8 <__aeabi_f2uiz>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <ChargeTimer+0x68>)
 8001ede:	801a      	strh	r2, [r3, #0]
 8001ee0:	e006      	b.n	8001ef0 <ChargeTimer+0x58>
	}
	else
	{
		ChargeTime = 0;
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <ChargeTimer+0x64>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
		ChargeQuantity = 0;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	; (8001f00 <ChargeTimer+0x68>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	801a      	strh	r2, [r3, #0]
	}
}
 8001eee:	bf00      	nop
 8001ef0:	bf00      	nop
 8001ef2:	bd98      	pop	{r3, r4, r7, pc}
 8001ef4:	20000bc2 	.word	0x20000bc2
 8001ef8:	20000232 	.word	0x20000232
 8001efc:	20000c04 	.word	0x20000c04
 8001f00:	20000c08 	.word	0x20000c08

08001f04 <FlashReadInit>:

/*
 * FLASH
 */
void FlashReadInit(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
	FLASH_Read(CHARGE_SAVE_ADDRESS,&g_Charge,sizeof(g_Charge));
 8001f08:	2220      	movs	r2, #32
 8001f0a:	4923      	ldr	r1, [pc, #140]	; (8001f98 <FlashReadInit+0x94>)
 8001f0c:	4823      	ldr	r0, [pc, #140]	; (8001f9c <FlashReadInit+0x98>)
 8001f0e:	f001 fc09 	bl	8003724 <FLASH_Read>
	if(g_Charge.IsSavedFlag != true)
 8001f12:	4b21      	ldr	r3, [pc, #132]	; (8001f98 <FlashReadInit+0x94>)
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d01a      	beq.n	8001f50 <FlashReadInit+0x4c>
	{
		g_Charge.TrickleTargetVlotage = 40;
 8001f1a:	4b1f      	ldr	r3, [pc, #124]	; (8001f98 <FlashReadInit+0x94>)
 8001f1c:	2228      	movs	r2, #40	; 0x28
 8001f1e:	81da      	strh	r2, [r3, #14]
		g_Charge.TrickleCurrent = 3;
 8001f20:	4b1d      	ldr	r3, [pc, #116]	; (8001f98 <FlashReadInit+0x94>)
 8001f22:	2203      	movs	r2, #3
 8001f24:	819a      	strh	r2, [r3, #12]
		g_Charge.ConstantCurrentTargetVoltage = 48;
 8001f26:	4b1c      	ldr	r3, [pc, #112]	; (8001f98 <FlashReadInit+0x94>)
 8001f28:	2230      	movs	r2, #48	; 0x30
 8001f2a:	825a      	strh	r2, [r3, #18]
		g_Charge.ConstantCurrent_Current = 20;
 8001f2c:	4b1a      	ldr	r3, [pc, #104]	; (8001f98 <FlashReadInit+0x94>)
 8001f2e:	2214      	movs	r2, #20
 8001f30:	821a      	strh	r2, [r3, #16]
		g_Charge.ConstantVoltageTargetCurrent = 3;
 8001f32:	4b19      	ldr	r3, [pc, #100]	; (8001f98 <FlashReadInit+0x94>)
 8001f34:	2203      	movs	r2, #3
 8001f36:	82da      	strh	r2, [r3, #22]
		g_Charge.ConstantVoltage_Voltage = 54;
 8001f38:	4b17      	ldr	r3, [pc, #92]	; (8001f98 <FlashReadInit+0x94>)
 8001f3a:	2236      	movs	r2, #54	; 0x36
 8001f3c:	829a      	strh	r2, [r3, #20]
		g_Charge.DutyCycle = 80;
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <FlashReadInit+0x94>)
 8001f40:	2250      	movs	r2, #80	; 0x50
 8001f42:	835a      	strh	r2, [r3, #26]
		g_Charge.TargetTime = 120;
 8001f44:	4b14      	ldr	r3, [pc, #80]	; (8001f98 <FlashReadInit+0x94>)
 8001f46:	2278      	movs	r2, #120	; 0x78
 8001f48:	831a      	strh	r2, [r3, #24]
		g_Charge.Compensation = 100;
 8001f4a:	4b13      	ldr	r3, [pc, #76]	; (8001f98 <FlashReadInit+0x94>)
 8001f4c:	2264      	movs	r2, #100	; 0x64
 8001f4e:	839a      	strh	r2, [r3, #28]
	}

	HAL_UART_Transmit(&huart1,(uint8_t*)&g_Charge,sizeof(g_Charge),0xffff);
 8001f50:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f54:	2220      	movs	r2, #32
 8001f56:	4910      	ldr	r1, [pc, #64]	; (8001f98 <FlashReadInit+0x94>)
 8001f58:	4811      	ldr	r0, [pc, #68]	; (8001fa0 <FlashReadInit+0x9c>)
 8001f5a:	f006 fb62 	bl	8008622 <HAL_UART_Transmit>

	FLASH_Read(DISCHARGE_SAVE_ADDRESS,&g_DisCharge,sizeof(g_DisCharge));
 8001f5e:	220e      	movs	r2, #14
 8001f60:	4910      	ldr	r1, [pc, #64]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f62:	4811      	ldr	r0, [pc, #68]	; (8001fa8 <FlashReadInit+0xa4>)
 8001f64:	f001 fbde 	bl	8003724 <FLASH_Read>
	if(g_DisCharge.IsSavedFlag != true)
 8001f68:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d011      	beq.n	8001f94 <FlashReadInit+0x90>
	{
		g_DisCharge.CurrentLowerLimit = 2;
 8001f70:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f72:	2202      	movs	r2, #2
 8001f74:	811a      	strh	r2, [r3, #8]
		g_DisCharge.CurrentUpperLimit = 20;
 8001f76:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f78:	2214      	movs	r2, #20
 8001f7a:	80da      	strh	r2, [r3, #6]
		g_DisCharge.DutyCycle = 80;
 8001f7c:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f7e:	2250      	movs	r2, #80	; 0x50
 8001f80:	819a      	strh	r2, [r3, #12]
		g_DisCharge.TargetVoltage = 38;
 8001f82:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f84:	2226      	movs	r2, #38	; 0x26
 8001f86:	809a      	strh	r2, [r3, #4]
		g_DisCharge.Current = 10;
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f8a:	220a      	movs	r2, #10
 8001f8c:	805a      	strh	r2, [r3, #2]
		g_DisCharge.TargetTime = 60;
 8001f8e:	4b05      	ldr	r3, [pc, #20]	; (8001fa4 <FlashReadInit+0xa0>)
 8001f90:	223c      	movs	r2, #60	; 0x3c
 8001f92:	815a      	strh	r2, [r3, #10]
	}
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000204 	.word	0x20000204
 8001f9c:	0800a000 	.word	0x0800a000
 8001fa0:	2000189c 	.word	0x2000189c
 8001fa4:	20000224 	.word	0x20000224
 8001fa8:	08007400 	.word	0x08007400

08001fac <Report_RealTime>:

/*
 * 
 */
void Report_RealTime(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08e      	sub	sp, #56	; 0x38
 8001fb0:	af00      	add	r7, sp, #0
	// 
	uint8_t timebuff[50];
	uint8_t count = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	myRtc_Get_DateTime(&sdatestructure,&stimestructure);  //
 8001fb8:	495b      	ldr	r1, [pc, #364]	; (8002128 <Report_RealTime+0x17c>)
 8001fba:	485c      	ldr	r0, [pc, #368]	; (800212c <Report_RealTime+0x180>)
 8001fbc:	f001 ffe8 	bl	8003f90 <myRtc_Get_DateTime>

	timebuff[count++] = 0x14;	//
 8001fc0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fc4:	1c5a      	adds	r2, r3, #1
 8001fc6:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8001fca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fce:	4413      	add	r3, r2
 8001fd0:	2214      	movs	r2, #20
 8001fd2:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = sdatestructure.Year;
 8001fd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4b52      	ldr	r3, [pc, #328]	; (800212c <Report_RealTime+0x180>)
 8001fe4:	78da      	ldrb	r2, [r3, #3]
 8001fe6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001fea:	440b      	add	r3, r1
 8001fec:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 8001ff0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001ff4:	1c5a      	adds	r2, r3, #1
 8001ff6:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8001ffa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001ffe:	4413      	add	r3, r2
 8002000:	2200      	movs	r2, #0
 8002002:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = sdatestructure.Month;
 8002006:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8002010:	4619      	mov	r1, r3
 8002012:	4b46      	ldr	r3, [pc, #280]	; (800212c <Report_RealTime+0x180>)
 8002014:	785a      	ldrb	r2, [r3, #1]
 8002016:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800201a:	440b      	add	r3, r1
 800201c:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 8002020:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002024:	1c5a      	adds	r2, r3, #1
 8002026:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 800202a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800202e:	4413      	add	r3, r2
 8002030:	2200      	movs	r2, #0
 8002032:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = sdatestructure.Date;
 8002036:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800203a:	1c5a      	adds	r2, r3, #1
 800203c:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8002040:	4619      	mov	r1, r3
 8002042:	4b3a      	ldr	r3, [pc, #232]	; (800212c <Report_RealTime+0x180>)
 8002044:	789a      	ldrb	r2, [r3, #2]
 8002046:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800204a:	440b      	add	r3, r1
 800204c:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 8002050:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 800205a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800205e:	4413      	add	r3, r2
 8002060:	2200      	movs	r2, #0
 8002062:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = sdatestructure.WeekDay;
 8002066:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800206a:	1c5a      	adds	r2, r3, #1
 800206c:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8002070:	4619      	mov	r1, r3
 8002072:	4b2e      	ldr	r3, [pc, #184]	; (800212c <Report_RealTime+0x180>)
 8002074:	781a      	ldrb	r2, [r3, #0]
 8002076:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800207a:	440b      	add	r3, r1
 800207c:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 8002080:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002084:	1c5a      	adds	r2, r3, #1
 8002086:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 800208a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800208e:	4413      	add	r3, r2
 8002090:	2200      	movs	r2, #0
 8002092:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = stimestructure.Hours;
 8002096:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800209a:	1c5a      	adds	r2, r3, #1
 800209c:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80020a0:	4619      	mov	r1, r3
 80020a2:	4b21      	ldr	r3, [pc, #132]	; (8002128 <Report_RealTime+0x17c>)
 80020a4:	781a      	ldrb	r2, [r3, #0]
 80020a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020aa:	440b      	add	r3, r1
 80020ac:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 80020b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020b4:	1c5a      	adds	r2, r3, #1
 80020b6:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80020ba:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80020be:	4413      	add	r3, r2
 80020c0:	2200      	movs	r2, #0
 80020c2:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = stimestructure.Minutes;
 80020c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020ca:	1c5a      	adds	r2, r3, #1
 80020cc:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80020d0:	4619      	mov	r1, r3
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <Report_RealTime+0x17c>)
 80020d4:	785a      	ldrb	r2, [r3, #1]
 80020d6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80020da:	440b      	add	r3, r1
 80020dc:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = 0x00;
 80020e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020e4:	1c5a      	adds	r2, r3, #1
 80020e6:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80020ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80020ee:	4413      	add	r3, r2
 80020f0:	2200      	movs	r2, #0
 80020f2:	f803 2c34 	strb.w	r2, [r3, #-52]
	timebuff[count++] = stimestructure.Seconds;
 80020f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80020fa:	1c5a      	adds	r2, r3, #1
 80020fc:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8002100:	4619      	mov	r1, r3
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <Report_RealTime+0x17c>)
 8002104:	789a      	ldrb	r2, [r3, #2]
 8002106:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800210a:	440b      	add	r3, r1
 800210c:	f803 2c34 	strb.w	r2, [r3, #-52]

	DWIN_WRITE(SHOW_YEAR_ADDR,timebuff,count);
 8002110:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8002114:	1d3b      	adds	r3, r7, #4
 8002116:	4619      	mov	r1, r3
 8002118:	f44f 5090 	mov.w	r0, #4608	; 0x1200
 800211c:	f000 fb7e 	bl	800281c <DWIN_WRITE>
}
 8002120:	bf00      	nop
 8002122:	3738      	adds	r7, #56	; 0x38
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000a90 	.word	0x20000a90
 800212c:	20000a8c 	.word	0x20000a8c

08002130 <Setting_RealTime>:

/*
 *   
 */
void Setting_RealTime(uint8_t* dat,uint8_t length)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	460b      	mov	r3, r1
 800213a:	70fb      	strb	r3, [r7, #3]
	if(dat[1])
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3301      	adds	r3, #1
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d016      	beq.n	8002174 <Setting_RealTime+0x44>
	{
		uint32_t stramp = time2Stamp(SetDate,SetTime);
 8002146:	4b0d      	ldr	r3, [pc, #52]	; (800217c <Setting_RealTime+0x4c>)
 8002148:	480d      	ldr	r0, [pc, #52]	; (8002180 <Setting_RealTime+0x50>)
 800214a:	781a      	ldrb	r2, [r3, #0]
 800214c:	7859      	ldrb	r1, [r3, #1]
 800214e:	0209      	lsls	r1, r1, #8
 8002150:	430a      	orrs	r2, r1
 8002152:	789b      	ldrb	r3, [r3, #2]
 8002154:	041b      	lsls	r3, r3, #16
 8002156:	431a      	orrs	r2, r3
 8002158:	2300      	movs	r3, #0
 800215a:	f362 0317 	bfi	r3, r2, #0, #24
 800215e:	6801      	ldr	r1, [r0, #0]
 8002160:	2200      	movs	r2, #0
 8002162:	460a      	mov	r2, r1
 8002164:	4619      	mov	r1, r3
 8002166:	4610      	mov	r0, r2
 8002168:	f001 fd28 	bl	8003bbc <time2Stamp>
 800216c:	60f8      	str	r0, [r7, #12]
		SetRtcCount(stramp);
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f001 ff2c 	bl	8003fcc <SetRtcCount>
	}
}
 8002174:	bf00      	nop
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20000bc4 	.word	0x20000bc4
 8002180:	20000bc8 	.word	0x20000bc8

08002184 <Password1_Input>:

/*
 *   1
 */
void Password1_Input(uint8_t* dat,uint8_t length)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	460b      	mov	r3, r1
 800218e:	70fb      	strb	r3, [r7, #3]
	inputpassword[0] = dat[1];
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	785a      	ldrb	r2, [r3, #1]
 8002194:	4b03      	ldr	r3, [pc, #12]	; (80021a4 <Password1_Input+0x20>)
 8002196:	701a      	strb	r2, [r3, #0]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	bc80      	pop	{r7}
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	20000234 	.word	0x20000234

080021a8 <Password2_Input>:

/*
 *  2
 */
void Password2_Input(uint8_t* dat,uint8_t length)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b083      	sub	sp, #12
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	460b      	mov	r3, r1
 80021b2:	70fb      	strb	r3, [r7, #3]
	inputpassword[1] = dat[1];
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	785a      	ldrb	r2, [r3, #1]
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <Password2_Input+0x20>)
 80021ba:	705a      	strb	r2, [r3, #1]
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20000234 	.word	0x20000234

080021cc <Password3_Input>:

/*
 *  3
 */
void Password3_Input(uint8_t* dat,uint8_t length)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	70fb      	strb	r3, [r7, #3]
	inputpassword[2] = dat[1];
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	785a      	ldrb	r2, [r3, #1]
 80021dc:	4b03      	ldr	r3, [pc, #12]	; (80021ec <Password3_Input+0x20>)
 80021de:	709a      	strb	r2, [r3, #2]
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bc80      	pop	{r7}
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000234 	.word	0x20000234

080021f0 <Password4_Input>:

/*
 *  4
 */
void Password4_Input(uint8_t* dat,uint8_t length)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	460b      	mov	r3, r1
 80021fa:	70fb      	strb	r3, [r7, #3]
	inputpassword[3] = dat[1];
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	785a      	ldrb	r2, [r3, #1]
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <Password4_Input+0x20>)
 8002202:	70da      	strb	r2, [r3, #3]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	20000234 	.word	0x20000234

08002214 <PasswordReturn>:

/*
 *  
 */
void PasswordReturn(uint8_t* dat,uint8_t length)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	70fb      	strb	r3, [r7, #3]
	uint8_t none[2] = {0x00,0x00};
 8002220:	2300      	movs	r3, #0
 8002222:	81bb      	strh	r3, [r7, #12]
	DWIN_WRITE(PASSWORD_ERROR_ADDR, none, 2);  //
 8002224:	f107 030c 	add.w	r3, r7, #12
 8002228:	2202      	movs	r2, #2
 800222a:	4619      	mov	r1, r3
 800222c:	f241 201b 	movw	r0, #4635	; 0x121b
 8002230:	f000 faf4 	bl	800281c <DWIN_WRITE>

//	inputpassword[0] = 0;   //
//	inputpassword[1] = 0;
//	inputpassword[2] = 0;
//	inputpassword[3] = 0;
}
 8002234:	bf00      	nop
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <PasswordCheck>:

/*
 *  
 */
void PasswordCheck(uint8_t* dat,uint8_t length)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	70fb      	strb	r3, [r7, #3]
	/*
	 * Debug
	 */
	//HAL_UART_Transmit(&huart1,inputpassword ,4,0xffff);

	for(i = 0;i<4;i++)
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]
 800224c:	e016      	b.n	800227c <PasswordCheck+0x40>
	{
		if(passwordtrue[i] != inputpassword[i])
 800224e:	7bfb      	ldrb	r3, [r7, #15]
 8002250:	4a13      	ldr	r2, [pc, #76]	; (80022a0 <PasswordCheck+0x64>)
 8002252:	5cd2      	ldrb	r2, [r2, r3]
 8002254:	7bfb      	ldrb	r3, [r7, #15]
 8002256:	4913      	ldr	r1, [pc, #76]	; (80022a4 <PasswordCheck+0x68>)
 8002258:	5ccb      	ldrb	r3, [r1, r3]
 800225a:	429a      	cmp	r2, r3
 800225c:	d00b      	beq.n	8002276 <PasswordCheck+0x3a>
		{
			uint8_t err[2] = {0x00, 0x01};
 800225e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002262:	813b      	strh	r3, [r7, #8]
			DWIN_WRITE(PASSWORD_ERROR_ADDR, err, 2);  //
 8002264:	f107 0308 	add.w	r3, r7, #8
 8002268:	2202      	movs	r2, #2
 800226a:	4619      	mov	r1, r3
 800226c:	f241 201b 	movw	r0, #4635	; 0x121b
 8002270:	f000 fad4 	bl	800281c <DWIN_WRITE>
 8002274:	e010      	b.n	8002298 <PasswordCheck+0x5c>
	for(i = 0;i<4;i++)
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	3301      	adds	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	2b03      	cmp	r3, #3
 8002280:	d9e5      	bls.n	800224e <PasswordCheck+0x12>
			return;
		}
	}
	uint16_t page = 0x04;
 8002282:	2304      	movs	r3, #4
 8002284:	81bb      	strh	r3, [r7, #12]
	DWIN_PageChange(page);
 8002286:	89bb      	ldrh	r3, [r7, #12]
 8002288:	4618      	mov	r0, r3
 800228a:	f000 fba5 	bl	80029d8 <DWIN_PageChange>

	PasswordReturn(dat,length);
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	4619      	mov	r1, r3
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff ffbe 	bl	8002214 <PasswordReturn>
}
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000000 	.word	0x20000000
 80022a4:	20000234 	.word	0x20000234

080022a8 <ChargeTargetTime>:

/*
 *   
 */
void ChargeTargetTime(uint8_t* dat,uint8_t length)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	70fb      	strb	r3, [r7, #3]
	g_Charge.TargetTime = ((uint16_t)dat[0]) << 8 | dat[1];
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	021b      	lsls	r3, r3, #8
 80022ba:	b21a      	sxth	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3301      	adds	r3, #1
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	b21b      	sxth	r3, r3
 80022c4:	4313      	orrs	r3, r2
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	b29a      	uxth	r2, r3
 80022ca:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <ChargeTargetTime+0x40>)
 80022cc:	831a      	strh	r2, [r3, #24]
	g_Charge.IsSavedFlag = 1;
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <ChargeTargetTime+0x40>)
 80022d0:	2201      	movs	r2, #1
 80022d2:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 80022d4:	2220      	movs	r2, #32
 80022d6:	4904      	ldr	r1, [pc, #16]	; (80022e8 <ChargeTargetTime+0x40>)
 80022d8:	4804      	ldr	r0, [pc, #16]	; (80022ec <ChargeTargetTime+0x44>)
 80022da:	f001 fa6f 	bl	80037bc <FLASH_Write>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000204 	.word	0x20000204
 80022ec:	0800a000 	.word	0x0800a000

080022f0 <DisChargeTargetTime>:

/*
 *   
 */
void DisChargeTargetTime(uint8_t* dat,uint8_t length)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.TargetTime = ((uint16_t)dat[0]) << 8 | dat[1];
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	021b      	lsls	r3, r3, #8
 8002302:	b21a      	sxth	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3301      	adds	r3, #1
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	b21b      	sxth	r3, r3
 800230c:	4313      	orrs	r3, r2
 800230e:	b21b      	sxth	r3, r3
 8002310:	b29a      	uxth	r2, r3
 8002312:	4b03      	ldr	r3, [pc, #12]	; (8002320 <DisChargeTargetTime+0x30>)
 8002314:	815a      	strh	r2, [r3, #10]
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr
 8002320:	20000224 	.word	0x20000224

08002324 <DisCharge_C_UpperLimit>:

void DisCharge_C_UpperLimit(uint8_t* dat,uint8_t length)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.CurrentUpperLimit = ((uint16_t)dat[0]) << 8 | dat[1];
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	781b      	ldrb	r3, [r3, #0]
 8002334:	021b      	lsls	r3, r3, #8
 8002336:	b21a      	sxth	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3301      	adds	r3, #1
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b21b      	sxth	r3, r3
 8002340:	4313      	orrs	r3, r2
 8002342:	b21b      	sxth	r3, r3
 8002344:	b29a      	uxth	r2, r3
 8002346:	4b03      	ldr	r3, [pc, #12]	; (8002354 <DisCharge_C_UpperLimit+0x30>)
 8002348:	80da      	strh	r2, [r3, #6]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	20000224 	.word	0x20000224

08002358 <DisCharge_C_LowerLimit>:

void DisCharge_C_LowerLimit(uint8_t* dat,uint8_t length)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.CurrentLowerLimit = ((uint16_t)dat[0]) << 8 | dat[1];
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	021b      	lsls	r3, r3, #8
 800236a:	b21a      	sxth	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3301      	adds	r3, #1
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	b21b      	sxth	r3, r3
 8002374:	4313      	orrs	r3, r2
 8002376:	b21b      	sxth	r3, r3
 8002378:	b29a      	uxth	r2, r3
 800237a:	4b03      	ldr	r3, [pc, #12]	; (8002388 <DisCharge_C_LowerLimit+0x30>)
 800237c:	811a      	strh	r2, [r3, #8]
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr
 8002388:	20000224 	.word	0x20000224

0800238c <TrickleChargeCurrent>:

void TrickleChargeCurrent(uint8_t* dat,uint8_t length)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
	g_Charge.TrickleCurrent = ((uint16_t)dat[0]) << 8 | dat[1];
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	021b      	lsls	r3, r3, #8
 800239e:	b21a      	sxth	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3301      	adds	r3, #1
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	b21b      	sxth	r3, r3
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	4b07      	ldr	r3, [pc, #28]	; (80023cc <TrickleChargeCurrent+0x40>)
 80023b0:	819a      	strh	r2, [r3, #12]
	g_Charge.IsSavedFlag = 1;
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <TrickleChargeCurrent+0x40>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 80023b8:	2220      	movs	r2, #32
 80023ba:	4904      	ldr	r1, [pc, #16]	; (80023cc <TrickleChargeCurrent+0x40>)
 80023bc:	4804      	ldr	r0, [pc, #16]	; (80023d0 <TrickleChargeCurrent+0x44>)
 80023be:	f001 f9fd 	bl	80037bc <FLASH_Write>
}
 80023c2:	bf00      	nop
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	20000204 	.word	0x20000204
 80023d0:	0800a000 	.word	0x0800a000

080023d4 <TrickleChargeTargetVoltage>:


void TrickleChargeTargetVoltage(uint8_t* dat,uint8_t length)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	70fb      	strb	r3, [r7, #3]
	g_Charge.TrickleTargetVlotage = ((uint16_t)dat[0])<<8 | dat[1];
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	021b      	lsls	r3, r3, #8
 80023e6:	b21a      	sxth	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3301      	adds	r3, #1
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	b21b      	sxth	r3, r3
 80023f0:	4313      	orrs	r3, r2
 80023f2:	b21b      	sxth	r3, r3
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	4b07      	ldr	r3, [pc, #28]	; (8002414 <TrickleChargeTargetVoltage+0x40>)
 80023f8:	81da      	strh	r2, [r3, #14]
	g_Charge.IsSavedFlag = 1;
 80023fa:	4b06      	ldr	r3, [pc, #24]	; (8002414 <TrickleChargeTargetVoltage+0x40>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 8002400:	2220      	movs	r2, #32
 8002402:	4904      	ldr	r1, [pc, #16]	; (8002414 <TrickleChargeTargetVoltage+0x40>)
 8002404:	4804      	ldr	r0, [pc, #16]	; (8002418 <TrickleChargeTargetVoltage+0x44>)
 8002406:	f001 f9d9 	bl	80037bc <FLASH_Write>
}
 800240a:	bf00      	nop
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000204 	.word	0x20000204
 8002418:	0800a000 	.word	0x0800a000

0800241c <ConstantCurrent_Current>:

void ConstantCurrent_Current(uint8_t * dat,uint8_t length)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	460b      	mov	r3, r1
 8002426:	70fb      	strb	r3, [r7, #3]
	g_Charge.ConstantCurrent_Current = ((uint16_t)dat[0])<<8 | dat[1];
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	021b      	lsls	r3, r3, #8
 800242e:	b21a      	sxth	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3301      	adds	r3, #1
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	b21b      	sxth	r3, r3
 8002438:	4313      	orrs	r3, r2
 800243a:	b21b      	sxth	r3, r3
 800243c:	b29a      	uxth	r2, r3
 800243e:	4b07      	ldr	r3, [pc, #28]	; (800245c <ConstantCurrent_Current+0x40>)
 8002440:	821a      	strh	r2, [r3, #16]
	g_Charge.IsSavedFlag = 1;
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <ConstantCurrent_Current+0x40>)
 8002444:	2201      	movs	r2, #1
 8002446:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 8002448:	2220      	movs	r2, #32
 800244a:	4904      	ldr	r1, [pc, #16]	; (800245c <ConstantCurrent_Current+0x40>)
 800244c:	4804      	ldr	r0, [pc, #16]	; (8002460 <ConstantCurrent_Current+0x44>)
 800244e:	f001 f9b5 	bl	80037bc <FLASH_Write>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000204 	.word	0x20000204
 8002460:	0800a000 	.word	0x0800a000

08002464 <ConstantCurrentTargetVoltage>:

void ConstantCurrentTargetVoltage(uint8_t* dat,uint8_t length)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
	g_Charge.ConstantCurrentTargetVoltage = ((uint16_t)dat[0])<<8 | dat[1];
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	021b      	lsls	r3, r3, #8
 8002476:	b21a      	sxth	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3301      	adds	r3, #1
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	b21b      	sxth	r3, r3
 8002480:	4313      	orrs	r3, r2
 8002482:	b21b      	sxth	r3, r3
 8002484:	b29a      	uxth	r2, r3
 8002486:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <ConstantCurrentTargetVoltage+0x40>)
 8002488:	825a      	strh	r2, [r3, #18]
	g_Charge.IsSavedFlag = 1;
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <ConstantCurrentTargetVoltage+0x40>)
 800248c:	2201      	movs	r2, #1
 800248e:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 8002490:	2220      	movs	r2, #32
 8002492:	4904      	ldr	r1, [pc, #16]	; (80024a4 <ConstantCurrentTargetVoltage+0x40>)
 8002494:	4804      	ldr	r0, [pc, #16]	; (80024a8 <ConstantCurrentTargetVoltage+0x44>)
 8002496:	f001 f991 	bl	80037bc <FLASH_Write>
}
 800249a:	bf00      	nop
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000204 	.word	0x20000204
 80024a8:	0800a000 	.word	0x0800a000

080024ac <ConstantVoltage_Voltage>:

void ConstantVoltage_Voltage(uint8_t* dat,uint8_t length)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	70fb      	strb	r3, [r7, #3]
	g_Charge.ConstantVoltage_Voltage = ((uint16_t)dat[0])<<8 | dat[1];
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	021b      	lsls	r3, r3, #8
 80024be:	b21a      	sxth	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3301      	adds	r3, #1
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	b21b      	sxth	r3, r3
 80024c8:	4313      	orrs	r3, r2
 80024ca:	b21b      	sxth	r3, r3
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	4b07      	ldr	r3, [pc, #28]	; (80024ec <ConstantVoltage_Voltage+0x40>)
 80024d0:	829a      	strh	r2, [r3, #20]
	g_Charge.IsSavedFlag = 1;
 80024d2:	4b06      	ldr	r3, [pc, #24]	; (80024ec <ConstantVoltage_Voltage+0x40>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 80024d8:	2220      	movs	r2, #32
 80024da:	4904      	ldr	r1, [pc, #16]	; (80024ec <ConstantVoltage_Voltage+0x40>)
 80024dc:	4804      	ldr	r0, [pc, #16]	; (80024f0 <ConstantVoltage_Voltage+0x44>)
 80024de:	f001 f96d 	bl	80037bc <FLASH_Write>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000204 	.word	0x20000204
 80024f0:	0800a000 	.word	0x0800a000

080024f4 <ConstantVoltageTargetCurrent>:

void ConstantVoltageTargetCurrent(uint8_t* dat,uint8_t length)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]
	g_Charge.ConstantVoltageTargetCurrent = ((uint16_t)dat[0])<<8 | dat[1];
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	021b      	lsls	r3, r3, #8
 8002506:	b21a      	sxth	r2, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3301      	adds	r3, #1
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	b21b      	sxth	r3, r3
 8002510:	4313      	orrs	r3, r2
 8002512:	b21b      	sxth	r3, r3
 8002514:	b29a      	uxth	r2, r3
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <ConstantVoltageTargetCurrent+0x40>)
 8002518:	82da      	strh	r2, [r3, #22]
	g_Charge.IsSavedFlag = 1;
 800251a:	4b06      	ldr	r3, [pc, #24]	; (8002534 <ConstantVoltageTargetCurrent+0x40>)
 800251c:	2201      	movs	r2, #1
 800251e:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 8002520:	2220      	movs	r2, #32
 8002522:	4904      	ldr	r1, [pc, #16]	; (8002534 <ConstantVoltageTargetCurrent+0x40>)
 8002524:	4804      	ldr	r0, [pc, #16]	; (8002538 <ConstantVoltageTargetCurrent+0x44>)
 8002526:	f001 f949 	bl	80037bc <FLASH_Write>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000204 	.word	0x20000204
 8002538:	0800a000 	.word	0x0800a000

0800253c <ChargeDutyCycle>:

void ChargeDutyCycle(uint8_t* dat,uint8_t length)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	460b      	mov	r3, r1
 8002546:	70fb      	strb	r3, [r7, #3]
	g_Charge.DutyCycle = ((uint16_t)dat[0])<<8 | dat[1];
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	021b      	lsls	r3, r3, #8
 800254e:	b21a      	sxth	r2, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3301      	adds	r3, #1
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	b21b      	sxth	r3, r3
 8002558:	4313      	orrs	r3, r2
 800255a:	b21b      	sxth	r3, r3
 800255c:	b29a      	uxth	r2, r3
 800255e:	4b07      	ldr	r3, [pc, #28]	; (800257c <ChargeDutyCycle+0x40>)
 8002560:	835a      	strh	r2, [r3, #26]
	g_Charge.IsSavedFlag = 1;
 8002562:	4b06      	ldr	r3, [pc, #24]	; (800257c <ChargeDutyCycle+0x40>)
 8002564:	2201      	movs	r2, #1
 8002566:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 8002568:	2220      	movs	r2, #32
 800256a:	4904      	ldr	r1, [pc, #16]	; (800257c <ChargeDutyCycle+0x40>)
 800256c:	4804      	ldr	r0, [pc, #16]	; (8002580 <ChargeDutyCycle+0x44>)
 800256e:	f001 f925 	bl	80037bc <FLASH_Write>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000204 	.word	0x20000204
 8002580:	0800a000 	.word	0x0800a000

08002584 <ChargeCompensation>:

void ChargeCompensation(uint8_t* dat,uint8_t length)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	70fb      	strb	r3, [r7, #3]
	g_Charge.Compensation = ((uint16_t)dat[0])<<8 | dat[1];
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	b21a      	sxth	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3301      	adds	r3, #1
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	b21b      	sxth	r3, r3
 80025a0:	4313      	orrs	r3, r2
 80025a2:	b21b      	sxth	r3, r3
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <ChargeCompensation+0x40>)
 80025a8:	839a      	strh	r2, [r3, #28]
	g_Charge.IsSavedFlag = 1;
 80025aa:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <ChargeCompensation+0x40>)
 80025ac:	2201      	movs	r2, #1
 80025ae:	801a      	strh	r2, [r3, #0]
	FLASH_Write(CHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 80025b0:	2220      	movs	r2, #32
 80025b2:	4904      	ldr	r1, [pc, #16]	; (80025c4 <ChargeCompensation+0x40>)
 80025b4:	4804      	ldr	r0, [pc, #16]	; (80025c8 <ChargeCompensation+0x44>)
 80025b6:	f001 f901 	bl	80037bc <FLASH_Write>
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000204 	.word	0x20000204
 80025c8:	0800a000 	.word	0x0800a000

080025cc <DisChargeDutyCycle>:

void DisChargeDutyCycle(uint8_t* dat,uint8_t length)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.DutyCycle = ((uint16_t)dat[0])<<8 | dat[1];
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	b21a      	sxth	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	3301      	adds	r3, #1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	b21b      	sxth	r3, r3
 80025e8:	4313      	orrs	r3, r2
 80025ea:	b21b      	sxth	r3, r3
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <DisChargeDutyCycle+0x40>)
 80025f0:	819a      	strh	r2, [r3, #12]
	g_DisCharge.IsSavedFlag = 1;
 80025f2:	4b06      	ldr	r3, [pc, #24]	; (800260c <DisChargeDutyCycle+0x40>)
 80025f4:	2201      	movs	r2, #1
 80025f6:	801a      	strh	r2, [r3, #0]
	FLASH_Write(DISCHARGE_SAVE_ADDRESS,(uint16_t*)&g_Charge,sizeof(g_Charge));
 80025f8:	2220      	movs	r2, #32
 80025fa:	4905      	ldr	r1, [pc, #20]	; (8002610 <DisChargeDutyCycle+0x44>)
 80025fc:	4805      	ldr	r0, [pc, #20]	; (8002614 <DisChargeDutyCycle+0x48>)
 80025fe:	f001 f8dd 	bl	80037bc <FLASH_Write>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000224 	.word	0x20000224
 8002610:	20000204 	.word	0x20000204
 8002614:	08007400 	.word	0x08007400

08002618 <DisChargeTargetVoltage>:

void DisChargeTargetVoltage(uint8_t* dat,uint8_t length)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	460b      	mov	r3, r1
 8002622:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.TargetVoltage = ((uint16_t)dat[0])<<8 | dat[1];
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	021b      	lsls	r3, r3, #8
 800262a:	b21a      	sxth	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3301      	adds	r3, #1
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b21b      	sxth	r3, r3
 8002634:	4313      	orrs	r3, r2
 8002636:	b21b      	sxth	r3, r3
 8002638:	b29a      	uxth	r2, r3
 800263a:	4b03      	ldr	r3, [pc, #12]	; (8002648 <DisChargeTargetVoltage+0x30>)
 800263c:	809a      	strh	r2, [r3, #4]
}
 800263e:	bf00      	nop
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr
 8002648:	20000224 	.word	0x20000224

0800264c <DisChargeCurrent>:

void DisChargeCurrent(uint8_t* dat,uint8_t length)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	460b      	mov	r3, r1
 8002656:	70fb      	strb	r3, [r7, #3]
	g_DisCharge.Current = ((uint16_t)dat[0])<<8 | dat[1];
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	021b      	lsls	r3, r3, #8
 800265e:	b21a      	sxth	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3301      	adds	r3, #1
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	b21b      	sxth	r3, r3
 8002668:	4313      	orrs	r3, r2
 800266a:	b21b      	sxth	r3, r3
 800266c:	b29a      	uxth	r2, r3
 800266e:	4b03      	ldr	r3, [pc, #12]	; (800267c <DisChargeCurrent+0x30>)
 8002670:	805a      	strh	r2, [r3, #2]
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr
 800267c:	20000224 	.word	0x20000224

08002680 <Set_Year>:

void Set_Year(uint8_t* dat,uint8_t length)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	460b      	mov	r3, r1
 800268a:	70fb      	strb	r3, [r7, #3]
	SetDate.Year = dat[1];
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	785a      	ldrb	r2, [r3, #1]
 8002690:	4b03      	ldr	r3, [pc, #12]	; (80026a0 <Set_Year+0x20>)
 8002692:	70da      	strb	r2, [r3, #3]
}
 8002694:	bf00      	nop
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	bc80      	pop	{r7}
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	20000bc8 	.word	0x20000bc8

080026a4 <Set_Month>:

void Set_Month(uint8_t* dat,uint8_t length)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
	SetDate.Month = dat[1];
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	785a      	ldrb	r2, [r3, #1]
 80026b4:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <Set_Month+0x20>)
 80026b6:	705a      	strb	r2, [r3, #1]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	bc80      	pop	{r7}
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000bc8 	.word	0x20000bc8

080026c8 <Set_Date>:

void Set_Date(uint8_t* dat,uint8_t length)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	460b      	mov	r3, r1
 80026d2:	70fb      	strb	r3, [r7, #3]
	SetDate.Date = dat[1];
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	785a      	ldrb	r2, [r3, #1]
 80026d8:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <Set_Date+0x20>)
 80026da:	709a      	strb	r2, [r3, #2]
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bc80      	pop	{r7}
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20000bc8 	.word	0x20000bc8

080026ec <Set_Hour>:

void Set_Hour(uint8_t* dat,uint8_t length)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	70fb      	strb	r3, [r7, #3]
	SetTime.Hours = dat[1];
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	785a      	ldrb	r2, [r3, #1]
 80026fc:	4b03      	ldr	r3, [pc, #12]	; (800270c <Set_Hour+0x20>)
 80026fe:	701a      	strb	r2, [r3, #0]
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	20000bc4 	.word	0x20000bc4

08002710 <Set_Min>:

void Set_Min(uint8_t* dat,uint8_t length)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
 8002718:	460b      	mov	r3, r1
 800271a:	70fb      	strb	r3, [r7, #3]
	SetTime.Minutes = dat[1];
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	785a      	ldrb	r2, [r3, #1]
 8002720:	4b03      	ldr	r3, [pc, #12]	; (8002730 <Set_Min+0x20>)
 8002722:	705a      	strb	r2, [r3, #1]
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000bc4 	.word	0x20000bc4

08002734 <Set_Sec>:

void Set_Sec(uint8_t* dat,uint8_t length)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	460b      	mov	r3, r1
 800273e:	70fb      	strb	r3, [r7, #3]
	SetTime.Seconds = dat[1];
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	785a      	ldrb	r2, [r3, #1]
 8002744:	4b03      	ldr	r3, [pc, #12]	; (8002754 <Set_Sec+0x20>)
 8002746:	709a      	strb	r2, [r3, #2]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000bc4 	.word	0x20000bc4

08002758 <DWIN_Send>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_Send(uint8_t *_pBuf, uint8_t _ucLen)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart2,_pBuf, _ucLen, 0x1000);
 8002764:	78fb      	ldrb	r3, [r7, #3]
 8002766:	b29a      	uxth	r2, r3
 8002768:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	4803      	ldr	r0, [pc, #12]	; (800277c <DWIN_Send+0x24>)
 8002770:	f005 ff57 	bl	8008622 <HAL_UART_Transmit>
}
 8002774:	bf00      	nop
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	200018e0 	.word	0x200018e0

08002780 <DWIN_AnalyzeApp>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_AnalyzeApp(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
	uint8_t cmd = g_Dwin.RxBuf[3];
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <DWIN_AnalyzeApp+0x24>)
 8002788:	78db      	ldrb	r3, [r3, #3]
 800278a:	71fb      	strb	r3, [r7, #7]
	switch(cmd)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	2b83      	cmp	r3, #131	; 0x83
 8002790:	d102      	bne.n	8002798 <DWIN_AnalyzeApp+0x18>
	{
		case READ_CMD:
		{
			DWIN_83H();
 8002792:	f000 f8d5 	bl	8002940 <DWIN_83H>
			break;
 8002796:	e000      	b.n	800279a <DWIN_AnalyzeApp+0x1a>
		}
		default:break;
 8002798:	bf00      	nop
	}
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000f2c 	.word	0x20000f2c

080027a8 <DWIN_ReciveNew>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_ReciveNew(uint8_t * rxBuf,uint16_t Len)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i = 0;i<Len;i++)
 80027b4:	2300      	movs	r3, #0
 80027b6:	81fb      	strh	r3, [r7, #14]
 80027b8:	e009      	b.n	80027ce <DWIN_ReciveNew+0x26>
	{
		g_Dwin.RxBuf[i] = rxBuf[i];
 80027ba:	89fb      	ldrh	r3, [r7, #14]
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	441a      	add	r2, r3
 80027c0:	89fb      	ldrh	r3, [r7, #14]
 80027c2:	7811      	ldrb	r1, [r2, #0]
 80027c4:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <DWIN_ReciveNew+0x40>)
 80027c6:	54d1      	strb	r1, [r2, r3]
	for(i = 0;i<Len;i++)
 80027c8:	89fb      	ldrh	r3, [r7, #14]
 80027ca:	3301      	adds	r3, #1
 80027cc:	81fb      	strh	r3, [r7, #14]
 80027ce:	89fa      	ldrh	r2, [r7, #14]
 80027d0:	887b      	ldrh	r3, [r7, #2]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d3f1      	bcc.n	80027ba <DWIN_ReciveNew+0x12>
	}
	g_Dwin.RxCount = Len;
 80027d6:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <DWIN_ReciveNew+0x40>)
 80027d8:	887b      	ldrh	r3, [r7, #2]
 80027da:	f8a2 312c 	strh.w	r3, [r2, #300]	; 0x12c
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	20000f2c 	.word	0x20000f2c

080027ec <DWIN_Poll>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_Poll(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
	if(g_Dwin.RxBuf[0] != 0x5A)
 80027f0:	4b09      	ldr	r3, [pc, #36]	; (8002818 <DWIN_Poll+0x2c>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b5a      	cmp	r3, #90	; 0x5a
 80027f6:	d106      	bne.n	8002806 <DWIN_Poll+0x1a>
	{
		goto err_ret;
	}
	if(g_Dwin.RxBuf[1] != 0xA5)
 80027f8:	4b07      	ldr	r3, [pc, #28]	; (8002818 <DWIN_Poll+0x2c>)
 80027fa:	785b      	ldrb	r3, [r3, #1]
 80027fc:	2ba5      	cmp	r3, #165	; 0xa5
 80027fe:	d104      	bne.n	800280a <DWIN_Poll+0x1e>
	{
		goto err_ret;
	}

	DWIN_AnalyzeApp();
 8002800:	f7ff ffbe 	bl	8002780 <DWIN_AnalyzeApp>
 8002804:	e002      	b.n	800280c <DWIN_Poll+0x20>
		goto err_ret;
 8002806:	bf00      	nop
 8002808:	e000      	b.n	800280c <DWIN_Poll+0x20>
		goto err_ret;
 800280a:	bf00      	nop

	err_ret:
	g_Dwin.RxCount = 0;
 800280c:	4b02      	ldr	r3, [pc, #8]	; (8002818 <DWIN_Poll+0x2c>)
 800280e:	2200      	movs	r2, #0
 8002810:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	20000f2c 	.word	0x20000f2c

0800281c <DWIN_WRITE>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_WRITE(uint16_t slaveaddr,uint8_t* dat,uint8_t length)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	6039      	str	r1, [r7, #0]
 8002826:	80fb      	strh	r3, [r7, #6]
 8002828:	4613      	mov	r3, r2
 800282a:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	g_Dwin.TxCount = 0;
 800282c:	4b42      	ldr	r3, [pc, #264]	; (8002938 <DWIN_WRITE+0x11c>)
 800282e:	2200      	movs	r2, #0
 8002830:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x5A;
 8002834:	4b40      	ldr	r3, [pc, #256]	; (8002938 <DWIN_WRITE+0x11c>)
 8002836:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	b291      	uxth	r1, r2
 800283e:	4a3e      	ldr	r2, [pc, #248]	; (8002938 <DWIN_WRITE+0x11c>)
 8002840:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002844:	461a      	mov	r2, r3
 8002846:	4b3c      	ldr	r3, [pc, #240]	; (8002938 <DWIN_WRITE+0x11c>)
 8002848:	4413      	add	r3, r2
 800284a:	225a      	movs	r2, #90	; 0x5a
 800284c:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0xA5;
 8002850:	4b39      	ldr	r3, [pc, #228]	; (8002938 <DWIN_WRITE+0x11c>)
 8002852:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002856:	1c5a      	adds	r2, r3, #1
 8002858:	b291      	uxth	r1, r2
 800285a:	4a37      	ldr	r2, [pc, #220]	; (8002938 <DWIN_WRITE+0x11c>)
 800285c:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002860:	461a      	mov	r2, r3
 8002862:	4b35      	ldr	r3, [pc, #212]	; (8002938 <DWIN_WRITE+0x11c>)
 8002864:	4413      	add	r3, r2
 8002866:	22a5      	movs	r2, #165	; 0xa5
 8002868:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = length + 3;
 800286c:	4b32      	ldr	r3, [pc, #200]	; (8002938 <DWIN_WRITE+0x11c>)
 800286e:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002872:	1c5a      	adds	r2, r3, #1
 8002874:	b291      	uxth	r1, r2
 8002876:	4a30      	ldr	r2, [pc, #192]	; (8002938 <DWIN_WRITE+0x11c>)
 8002878:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 800287c:	4619      	mov	r1, r3
 800287e:	797b      	ldrb	r3, [r7, #5]
 8002880:	3303      	adds	r3, #3
 8002882:	b2da      	uxtb	r2, r3
 8002884:	4b2c      	ldr	r3, [pc, #176]	; (8002938 <DWIN_WRITE+0x11c>)
 8002886:	440b      	add	r3, r1
 8002888:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = WRITE_CMD;
 800288c:	4b2a      	ldr	r3, [pc, #168]	; (8002938 <DWIN_WRITE+0x11c>)
 800288e:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002892:	1c5a      	adds	r2, r3, #1
 8002894:	b291      	uxth	r1, r2
 8002896:	4a28      	ldr	r2, [pc, #160]	; (8002938 <DWIN_WRITE+0x11c>)
 8002898:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 800289c:	461a      	mov	r2, r3
 800289e:	4b26      	ldr	r3, [pc, #152]	; (8002938 <DWIN_WRITE+0x11c>)
 80028a0:	4413      	add	r3, r2
 80028a2:	2282      	movs	r2, #130	; 0x82
 80028a4:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = slaveaddr>>8;
 80028a8:	88fb      	ldrh	r3, [r7, #6]
 80028aa:	0a1b      	lsrs	r3, r3, #8
 80028ac:	b298      	uxth	r0, r3
 80028ae:	4b22      	ldr	r3, [pc, #136]	; (8002938 <DWIN_WRITE+0x11c>)
 80028b0:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80028b4:	1c5a      	adds	r2, r3, #1
 80028b6:	b291      	uxth	r1, r2
 80028b8:	4a1f      	ldr	r2, [pc, #124]	; (8002938 <DWIN_WRITE+0x11c>)
 80028ba:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 80028be:	4619      	mov	r1, r3
 80028c0:	b2c2      	uxtb	r2, r0
 80028c2:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <DWIN_WRITE+0x11c>)
 80028c4:	440b      	add	r3, r1
 80028c6:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = slaveaddr;
 80028ca:	4b1b      	ldr	r3, [pc, #108]	; (8002938 <DWIN_WRITE+0x11c>)
 80028cc:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	b291      	uxth	r1, r2
 80028d4:	4a18      	ldr	r2, [pc, #96]	; (8002938 <DWIN_WRITE+0x11c>)
 80028d6:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 80028da:	4619      	mov	r1, r3
 80028dc:	88fb      	ldrh	r3, [r7, #6]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	4b15      	ldr	r3, [pc, #84]	; (8002938 <DWIN_WRITE+0x11c>)
 80028e2:	440b      	add	r3, r1
 80028e4:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e

	for(i = 0; i < length; i++)
 80028e8:	2300      	movs	r3, #0
 80028ea:	73fb      	strb	r3, [r7, #15]
 80028ec:	e013      	b.n	8002916 <DWIN_WRITE+0xfa>
	{
		g_Dwin.TxBuf[g_Dwin.TxCount++] = dat[i];
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
 80028f0:	683a      	ldr	r2, [r7, #0]
 80028f2:	441a      	add	r2, r3
 80028f4:	4b10      	ldr	r3, [pc, #64]	; (8002938 <DWIN_WRITE+0x11c>)
 80028f6:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80028fa:	1c59      	adds	r1, r3, #1
 80028fc:	b288      	uxth	r0, r1
 80028fe:	490e      	ldr	r1, [pc, #56]	; (8002938 <DWIN_WRITE+0x11c>)
 8002900:	f8a1 025a 	strh.w	r0, [r1, #602]	; 0x25a
 8002904:	4619      	mov	r1, r3
 8002906:	7812      	ldrb	r2, [r2, #0]
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <DWIN_WRITE+0x11c>)
 800290a:	440b      	add	r3, r1
 800290c:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	for(i = 0; i < length; i++)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	3301      	adds	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
 8002916:	7bfa      	ldrb	r2, [r7, #15]
 8002918:	797b      	ldrb	r3, [r7, #5]
 800291a:	429a      	cmp	r2, r3
 800291c:	d3e7      	bcc.n	80028ee <DWIN_WRITE+0xd2>
	}
	DWIN_Send(g_Dwin.TxBuf, g_Dwin.TxCount);
 800291e:	4b06      	ldr	r3, [pc, #24]	; (8002938 <DWIN_WRITE+0x11c>)
 8002920:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002924:	b2db      	uxtb	r3, r3
 8002926:	4619      	mov	r1, r3
 8002928:	4804      	ldr	r0, [pc, #16]	; (800293c <DWIN_WRITE+0x120>)
 800292a:	f7ff ff15 	bl	8002758 <DWIN_Send>
}
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000f2c 	.word	0x20000f2c
 800293c:	2000105a 	.word	0x2000105a

08002940 <DWIN_83H>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_83H(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b09c      	sub	sp, #112	; 0x70
 8002944:	af00      	add	r7, sp, #0
	uint16_t Addr = ((uint16_t)g_Dwin.RxBuf[4]<<8) | g_Dwin.RxBuf[5];
 8002946:	4b20      	ldr	r3, [pc, #128]	; (80029c8 <DWIN_83H+0x88>)
 8002948:	791b      	ldrb	r3, [r3, #4]
 800294a:	021b      	lsls	r3, r3, #8
 800294c:	b21a      	sxth	r2, r3
 800294e:	4b1e      	ldr	r3, [pc, #120]	; (80029c8 <DWIN_83H+0x88>)
 8002950:	795b      	ldrb	r3, [r3, #5]
 8002952:	b21b      	sxth	r3, r3
 8002954:	4313      	orrs	r3, r2
 8002956:	b21b      	sxth	r3, r3
 8002958:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

	uint8_t i;
	uint8_t Payloadbuff[100];   //
	uint8_t PayloadLength;		//

	PayloadLength = g_Dwin.RxBuf[6]*2;
 800295c:	4b1a      	ldr	r3, [pc, #104]	; (80029c8 <DWIN_83H+0x88>)
 800295e:	799b      	ldrb	r3, [r3, #6]
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

	memcpy(Payloadbuff,&g_Dwin.RxBuf[7],PayloadLength);
 8002966:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 800296a:	1d3b      	adds	r3, r7, #4
 800296c:	4917      	ldr	r1, [pc, #92]	; (80029cc <DWIN_83H+0x8c>)
 800296e:	4618      	mov	r0, r3
 8002970:	f006 fbae 	bl	80090d0 <memcpy>

	for(i = 0;i < mapindex + 1;i++)
 8002974:	2300      	movs	r3, #0
 8002976:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800297a:	e019      	b.n	80029b0 <DWIN_83H+0x70>
	{
		if(Addr == g_map[i].addr)
 800297c:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8002980:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002984:	4912      	ldr	r1, [pc, #72]	; (80029d0 <DWIN_83H+0x90>)
 8002986:	f851 3033 	ldr.w	r3, [r1, r3, lsl #3]
 800298a:	429a      	cmp	r2, r3
 800298c:	d10b      	bne.n	80029a6 <DWIN_83H+0x66>
		{
			//HAL_UART_Transmit(&huart1,Payloadbuff,PayloadLength,0xffff);

			g_map[i].event(Payloadbuff,PayloadLength);
 800298e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8002992:	4a0f      	ldr	r2, [pc, #60]	; (80029d0 <DWIN_83H+0x90>)
 8002994:	00db      	lsls	r3, r3, #3
 8002996:	4413      	add	r3, r2
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f897 106b 	ldrb.w	r1, [r7, #107]	; 0x6b
 800299e:	1d3a      	adds	r2, r7, #4
 80029a0:	4610      	mov	r0, r2
 80029a2:	4798      	blx	r3
			break;
 80029a4:	e00b      	b.n	80029be <DWIN_83H+0x7e>
	for(i = 0;i < mapindex + 1;i++)
 80029a6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80029aa:	3301      	adds	r3, #1
 80029ac:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80029b0:	4b08      	ldr	r3, [pc, #32]	; (80029d4 <DWIN_83H+0x94>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d9df      	bls.n	800297c <DWIN_83H+0x3c>
		}
	}
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3770      	adds	r7, #112	; 0x70
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	20000f2c 	.word	0x20000f2c
 80029cc:	20000f33 	.word	0x20000f33
 80029d0:	20000c0c 	.word	0x20000c0c
 80029d4:	20000238 	.word	0x20000238

080029d8 <DWIN_PageChange>:
*	  : 
*	5A A5 07 82 00 84 5A 01 00 01   
*********************************************************************************************************
*/
void DWIN_PageChange(uint16_t Page)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	80fb      	strh	r3, [r7, #6]
	g_Dwin.TxCount = 0;
 80029e2:	4b50      	ldr	r3, [pc, #320]	; (8002b24 <DWIN_PageChange+0x14c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x5A;
 80029ea:	4b4e      	ldr	r3, [pc, #312]	; (8002b24 <DWIN_PageChange+0x14c>)
 80029ec:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 80029f0:	1c5a      	adds	r2, r3, #1
 80029f2:	b291      	uxth	r1, r2
 80029f4:	4a4b      	ldr	r2, [pc, #300]	; (8002b24 <DWIN_PageChange+0x14c>)
 80029f6:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 80029fa:	461a      	mov	r2, r3
 80029fc:	4b49      	ldr	r3, [pc, #292]	; (8002b24 <DWIN_PageChange+0x14c>)
 80029fe:	4413      	add	r3, r2
 8002a00:	225a      	movs	r2, #90	; 0x5a
 8002a02:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0xA5;
 8002a06:	4b47      	ldr	r3, [pc, #284]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a08:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	b291      	uxth	r1, r2
 8002a10:	4a44      	ldr	r2, [pc, #272]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a12:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002a16:	461a      	mov	r2, r3
 8002a18:	4b42      	ldr	r3, [pc, #264]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a1a:	4413      	add	r3, r2
 8002a1c:	22a5      	movs	r2, #165	; 0xa5
 8002a1e:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x07;
 8002a22:	4b40      	ldr	r3, [pc, #256]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a24:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	b291      	uxth	r1, r2
 8002a2c:	4a3d      	ldr	r2, [pc, #244]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a2e:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002a32:	461a      	mov	r2, r3
 8002a34:	4b3b      	ldr	r3, [pc, #236]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a36:	4413      	add	r3, r2
 8002a38:	2207      	movs	r2, #7
 8002a3a:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x82;
 8002a3e:	4b39      	ldr	r3, [pc, #228]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a40:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a44:	1c5a      	adds	r2, r3, #1
 8002a46:	b291      	uxth	r1, r2
 8002a48:	4a36      	ldr	r2, [pc, #216]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a4a:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b34      	ldr	r3, [pc, #208]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a52:	4413      	add	r3, r2
 8002a54:	2282      	movs	r2, #130	; 0x82
 8002a56:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x00;
 8002a5a:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a5c:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	b291      	uxth	r1, r2
 8002a64:	4a2f      	ldr	r2, [pc, #188]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a66:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a6e:	4413      	add	r3, r2
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x84;
 8002a76:	4b2b      	ldr	r3, [pc, #172]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a78:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a7c:	1c5a      	adds	r2, r3, #1
 8002a7e:	b291      	uxth	r1, r2
 8002a80:	4a28      	ldr	r2, [pc, #160]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a82:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002a86:	461a      	mov	r2, r3
 8002a88:	4b26      	ldr	r3, [pc, #152]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a8a:	4413      	add	r3, r2
 8002a8c:	2284      	movs	r2, #132	; 0x84
 8002a8e:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x5A;
 8002a92:	4b24      	ldr	r3, [pc, #144]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a94:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	b291      	uxth	r1, r2
 8002a9c:	4a21      	ldr	r2, [pc, #132]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002a9e:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	4b1f      	ldr	r3, [pc, #124]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002aa6:	4413      	add	r3, r2
 8002aa8:	225a      	movs	r2, #90	; 0x5a
 8002aaa:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = 0x01;
 8002aae:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002ab0:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002ab4:	1c5a      	adds	r2, r3, #1
 8002ab6:	b291      	uxth	r1, r2
 8002ab8:	4a1a      	ldr	r2, [pc, #104]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002aba:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4b18      	ldr	r3, [pc, #96]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = Page >> 8;
 8002aca:	88fb      	ldrh	r3, [r7, #6]
 8002acc:	0a1b      	lsrs	r3, r3, #8
 8002ace:	b298      	uxth	r0, r3
 8002ad0:	4b14      	ldr	r3, [pc, #80]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002ad2:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002ad6:	1c5a      	adds	r2, r3, #1
 8002ad8:	b291      	uxth	r1, r2
 8002ada:	4a12      	ldr	r2, [pc, #72]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002adc:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	b2c2      	uxtb	r2, r0
 8002ae4:	4b0f      	ldr	r3, [pc, #60]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002ae6:	440b      	add	r3, r1
 8002ae8:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
	g_Dwin.TxBuf[g_Dwin.TxCount++] = Page;
 8002aec:	4b0d      	ldr	r3, [pc, #52]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002aee:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	b291      	uxth	r1, r2
 8002af6:	4a0b      	ldr	r2, [pc, #44]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002af8:	f8a2 125a 	strh.w	r1, [r2, #602]	; 0x25a
 8002afc:	4619      	mov	r1, r3
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	b2da      	uxtb	r2, r3
 8002b02:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002b04:	440b      	add	r3, r1
 8002b06:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e

	DWIN_Send(g_Dwin.TxBuf,g_Dwin.TxCount);
 8002b0a:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <DWIN_PageChange+0x14c>)
 8002b0c:	f8b3 325a 	ldrh.w	r3, [r3, #602]	; 0x25a
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	4619      	mov	r1, r3
 8002b14:	4804      	ldr	r0, [pc, #16]	; (8002b28 <DWIN_PageChange+0x150>)
 8002b16:	f7ff fe1f 	bl	8002758 <DWIN_Send>
}
 8002b1a:	bf00      	nop
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000f2c 	.word	0x20000f2c
 8002b28:	2000105a 	.word	0x2000105a

08002b2c <DWIN_InportMap>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void DWIN_InportMap(uint32_t addr,pfunc event)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
	g_map[mapindex].addr = addr;
 8002b36:	4b0c      	ldr	r3, [pc, #48]	; (8002b68 <DWIN_InportMap+0x3c>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4a0b      	ldr	r2, [pc, #44]	; (8002b6c <DWIN_InportMap+0x40>)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	g_map[mapindex].event = event;
 8002b44:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <DWIN_InportMap+0x3c>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <DWIN_InportMap+0x40>)
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	605a      	str	r2, [r3, #4]
	mapindex++;
 8002b52:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <DWIN_InportMap+0x3c>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	3301      	adds	r3, #1
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4b03      	ldr	r3, [pc, #12]	; (8002b68 <DWIN_InportMap+0x3c>)
 8002b5c:	701a      	strb	r2, [r3, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bc80      	pop	{r7}
 8002b66:	4770      	bx	lr
 8002b68:	20000238 	.word	0x20000238
 8002b6c:	20000c0c 	.word	0x20000c0c

08002b70 <MOD_46H>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void MOD_46H(uint8_t slaveaddr,uint16_t regaddr,uint16_t reglength,uint8_t datalength,uint8_t* dat)
{
 8002b70:	b590      	push	{r4, r7, lr}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	4604      	mov	r4, r0
 8002b78:	4608      	mov	r0, r1
 8002b7a:	4611      	mov	r1, r2
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	4623      	mov	r3, r4
 8002b80:	71fb      	strb	r3, [r7, #7]
 8002b82:	4603      	mov	r3, r0
 8002b84:	80bb      	strh	r3, [r7, #4]
 8002b86:	460b      	mov	r3, r1
 8002b88:	807b      	strh	r3, [r7, #2]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	g_tModS.TxCount = 0;
 8002b8e:	4b4a      	ldr	r3, [pc, #296]	; (8002cb8 <MOD_46H+0x148>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
	g_tModS.TxBuf[g_tModS.TxCount++] = slaveaddr;
 8002b96:	4b48      	ldr	r3, [pc, #288]	; (8002cb8 <MOD_46H+0x148>)
 8002b98:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	b291      	uxth	r1, r2
 8002ba0:	4a45      	ldr	r2, [pc, #276]	; (8002cb8 <MOD_46H+0x148>)
 8002ba2:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	4b43      	ldr	r3, [pc, #268]	; (8002cb8 <MOD_46H+0x148>)
 8002baa:	4413      	add	r3, r2
 8002bac:	79fa      	ldrb	r2, [r7, #7]
 8002bae:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = 0x46;
 8002bb2:	4b41      	ldr	r3, [pc, #260]	; (8002cb8 <MOD_46H+0x148>)
 8002bb4:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	b291      	uxth	r1, r2
 8002bbc:	4a3e      	ldr	r2, [pc, #248]	; (8002cb8 <MOD_46H+0x148>)
 8002bbe:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4b3c      	ldr	r3, [pc, #240]	; (8002cb8 <MOD_46H+0x148>)
 8002bc6:	4413      	add	r3, r2
 8002bc8:	2246      	movs	r2, #70	; 0x46
 8002bca:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = regaddr>>8;
 8002bce:	88bb      	ldrh	r3, [r7, #4]
 8002bd0:	0a1b      	lsrs	r3, r3, #8
 8002bd2:	b298      	uxth	r0, r3
 8002bd4:	4b38      	ldr	r3, [pc, #224]	; (8002cb8 <MOD_46H+0x148>)
 8002bd6:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002bda:	1c5a      	adds	r2, r3, #1
 8002bdc:	b291      	uxth	r1, r2
 8002bde:	4a36      	ldr	r2, [pc, #216]	; (8002cb8 <MOD_46H+0x148>)
 8002be0:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002be4:	4619      	mov	r1, r3
 8002be6:	b2c2      	uxtb	r2, r0
 8002be8:	4b33      	ldr	r3, [pc, #204]	; (8002cb8 <MOD_46H+0x148>)
 8002bea:	440b      	add	r3, r1
 8002bec:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = regaddr;
 8002bf0:	4b31      	ldr	r3, [pc, #196]	; (8002cb8 <MOD_46H+0x148>)
 8002bf2:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	b291      	uxth	r1, r2
 8002bfa:	4a2f      	ldr	r2, [pc, #188]	; (8002cb8 <MOD_46H+0x148>)
 8002bfc:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002c00:	4619      	mov	r1, r3
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	4b2c      	ldr	r3, [pc, #176]	; (8002cb8 <MOD_46H+0x148>)
 8002c08:	440b      	add	r3, r1
 8002c0a:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = reglength>>8;
 8002c0e:	887b      	ldrh	r3, [r7, #2]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	b298      	uxth	r0, r3
 8002c14:	4b28      	ldr	r3, [pc, #160]	; (8002cb8 <MOD_46H+0x148>)
 8002c16:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002c1a:	1c5a      	adds	r2, r3, #1
 8002c1c:	b291      	uxth	r1, r2
 8002c1e:	4a26      	ldr	r2, [pc, #152]	; (8002cb8 <MOD_46H+0x148>)
 8002c20:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002c24:	4619      	mov	r1, r3
 8002c26:	b2c2      	uxtb	r2, r0
 8002c28:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <MOD_46H+0x148>)
 8002c2a:	440b      	add	r3, r1
 8002c2c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = reglength;
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <MOD_46H+0x148>)
 8002c32:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002c36:	1c5a      	adds	r2, r3, #1
 8002c38:	b291      	uxth	r1, r2
 8002c3a:	4a1f      	ldr	r2, [pc, #124]	; (8002cb8 <MOD_46H+0x148>)
 8002c3c:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002c40:	4619      	mov	r1, r3
 8002c42:	887b      	ldrh	r3, [r7, #2]
 8002c44:	b2da      	uxtb	r2, r3
 8002c46:	4b1c      	ldr	r3, [pc, #112]	; (8002cb8 <MOD_46H+0x148>)
 8002c48:	440b      	add	r3, r1
 8002c4a:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = datalength;
 8002c4e:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <MOD_46H+0x148>)
 8002c50:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	b291      	uxth	r1, r2
 8002c58:	4a17      	ldr	r2, [pc, #92]	; (8002cb8 <MOD_46H+0x148>)
 8002c5a:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002c5e:	461a      	mov	r2, r3
 8002c60:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <MOD_46H+0x148>)
 8002c62:	4413      	add	r3, r2
 8002c64:	79ba      	ldrb	r2, [r7, #6]
 8002c66:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8

	for(i = 0;i<datalength;i++)
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	73fb      	strb	r3, [r7, #15]
 8002c6e:	e013      	b.n	8002c98 <MOD_46H+0x128>
	{
		g_tModS.TxBuf[g_tModS.TxCount++] = dat[i];
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
 8002c72:	6a3a      	ldr	r2, [r7, #32]
 8002c74:	441a      	add	r2, r3
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <MOD_46H+0x148>)
 8002c78:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002c7c:	1c59      	adds	r1, r3, #1
 8002c7e:	b288      	uxth	r0, r1
 8002c80:	490d      	ldr	r1, [pc, #52]	; (8002cb8 <MOD_46H+0x148>)
 8002c82:	f8a1 03ec 	strh.w	r0, [r1, #1004]	; 0x3ec
 8002c86:	4619      	mov	r1, r3
 8002c88:	7812      	ldrb	r2, [r2, #0]
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <MOD_46H+0x148>)
 8002c8c:	440b      	add	r3, r1
 8002c8e:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	for(i = 0;i<datalength;i++)
 8002c92:	7bfb      	ldrb	r3, [r7, #15]
 8002c94:	3301      	adds	r3, #1
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	7bfa      	ldrb	r2, [r7, #15]
 8002c9a:	79bb      	ldrb	r3, [r7, #6]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d3e7      	bcc.n	8002c70 <MOD_46H+0x100>
	}
	MODS_SendWithCRC(g_tModS.TxBuf,g_tModS.TxCount);
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <MOD_46H+0x148>)
 8002ca2:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4804      	ldr	r0, [pc, #16]	; (8002cbc <MOD_46H+0x14c>)
 8002cac:	f000 fa5a 	bl	8003164 <MODS_SendWithCRC>
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd90      	pop	{r4, r7, pc}
 8002cb8:	20001190 	.word	0x20001190
 8002cbc:	20001388 	.word	0x20001388

08002cc0 <GetCrc16>:
*	    : 
*	  : 
*********************************************************************************************************
*/
uint16_t GetCrc16(uint8_t *ptr, uint8_t length, uint16_t IniDat)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	70fb      	strb	r3, [r7, #3]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	803b      	strh	r3, [r7, #0]
    uint8_t iix;
    uint16_t iiy;
    uint16_t crc16 = IniDat;
 8002cd0:	883b      	ldrh	r3, [r7, #0]
 8002cd2:	817b      	strh	r3, [r7, #10]

    for(iix = 0; iix < length; iix++)
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	73fb      	strb	r3, [r7, #15]
 8002cd8:	e022      	b.n	8002d20 <GetCrc16+0x60>
    {
        crc16 ^= *ptr++;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	1c5a      	adds	r2, r3, #1
 8002cde:	607a      	str	r2, [r7, #4]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	897b      	ldrh	r3, [r7, #10]
 8002ce6:	4053      	eors	r3, r2
 8002ce8:	817b      	strh	r3, [r7, #10]

        for(iiy = 0; iiy < 8; iiy++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	81bb      	strh	r3, [r7, #12]
 8002cee:	e011      	b.n	8002d14 <GetCrc16+0x54>
        {
            if(crc16 & 0x0001)
 8002cf0:	897b      	ldrh	r3, [r7, #10]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d006      	beq.n	8002d08 <GetCrc16+0x48>
            {
                crc16 = (crc16 >> 1) ^ 0xa001;
 8002cfa:	897b      	ldrh	r3, [r7, #10]
 8002cfc:	085b      	lsrs	r3, r3, #1
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <GetCrc16+0x74>)
 8002d02:	4053      	eors	r3, r2
 8002d04:	817b      	strh	r3, [r7, #10]
 8002d06:	e002      	b.n	8002d0e <GetCrc16+0x4e>
            }
            else
            {
                crc16 = crc16 >> 1;
 8002d08:	897b      	ldrh	r3, [r7, #10]
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	817b      	strh	r3, [r7, #10]
        for(iiy = 0; iiy < 8; iiy++)
 8002d0e:	89bb      	ldrh	r3, [r7, #12]
 8002d10:	3301      	adds	r3, #1
 8002d12:	81bb      	strh	r3, [r7, #12]
 8002d14:	89bb      	ldrh	r3, [r7, #12]
 8002d16:	2b07      	cmp	r3, #7
 8002d18:	d9ea      	bls.n	8002cf0 <GetCrc16+0x30>
    for(iix = 0; iix < length; iix++)
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
 8002d20:	7bfa      	ldrb	r2, [r7, #15]
 8002d22:	78fb      	ldrb	r3, [r7, #3]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d3d8      	bcc.n	8002cda <GetCrc16+0x1a>
            }
        }
    }
    return(crc16);
 8002d28:	897b      	ldrh	r3, [r7, #10]
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr
 8002d34:	ffffa001 	.word	0xffffa001

08002d38 <checkCrc16>:
*	    : 
*	  : 
*********************************************************************************************************
*/
uint8_t checkCrc16(uint8_t *ptr, uint8_t length)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	70fb      	strb	r3, [r7, #3]
    uint16_t crc1;
    uint16_t crc2;

    crc1 = GetCrc16(ptr, length - 2, 0xFFFF);
 8002d44:	78fb      	ldrb	r3, [r7, #3]
 8002d46:	3b02      	subs	r3, #2
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d4e:	4619      	mov	r1, r3
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff ffb5 	bl	8002cc0 <GetCrc16>
 8002d56:	4603      	mov	r3, r0
 8002d58:	81fb      	strh	r3, [r7, #14]

    crc2 = *(ptr + length - 1) << 8;        // CRC MSB
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	687a      	ldr	r2, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	021b      	lsls	r3, r3, #8
 8002d68:	81bb      	strh	r3, [r7, #12]
    crc2+= *(ptr + length - 2);             // CRC LSB
 8002d6a:	78fb      	ldrb	r3, [r7, #3]
 8002d6c:	3b02      	subs	r3, #2
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	4413      	add	r3, r2
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	b29a      	uxth	r2, r3
 8002d76:	89bb      	ldrh	r3, [r7, #12]
 8002d78:	4413      	add	r3, r2
 8002d7a:	81bb      	strh	r3, [r7, #12]

    // 0xCCCC0xccccCRC
    if((crc1 == crc2) || (crc2 == 0xCCCC) || (crc2 == 0xcccc))
 8002d7c:	89fa      	ldrh	r2, [r7, #14]
 8002d7e:	89bb      	ldrh	r3, [r7, #12]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d009      	beq.n	8002d98 <checkCrc16+0x60>
 8002d84:	89bb      	ldrh	r3, [r7, #12]
 8002d86:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d004      	beq.n	8002d98 <checkCrc16+0x60>
 8002d8e:	89bb      	ldrh	r3, [r7, #12]
 8002d90:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d101      	bne.n	8002d9c <checkCrc16+0x64>
        return 1;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <checkCrc16+0x66>
    return 0;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <MODS_ReciveNew>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void MODS_ReciveNew(uint8_t * rxBuf,uint16_t Len)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	460b      	mov	r3, r1
 8002db2:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i = 0;i<Len;i++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	81fb      	strh	r3, [r7, #14]
 8002db8:	e009      	b.n	8002dce <MODS_ReciveNew+0x26>
	{
		g_tModS.RxBuf[i] = rxBuf[i];
 8002dba:	89fb      	ldrh	r3, [r7, #14]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	441a      	add	r2, r3
 8002dc0:	89fb      	ldrh	r3, [r7, #14]
 8002dc2:	7811      	ldrb	r1, [r2, #0]
 8002dc4:	4a08      	ldr	r2, [pc, #32]	; (8002de8 <MODS_ReciveNew+0x40>)
 8002dc6:	54d1      	strb	r1, [r2, r3]
	for(i = 0;i<Len;i++)
 8002dc8:	89fb      	ldrh	r3, [r7, #14]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	81fb      	strh	r3, [r7, #14]
 8002dce:	89fa      	ldrh	r2, [r7, #14]
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d3f1      	bcc.n	8002dba <MODS_ReciveNew+0x12>
	}
	g_tModS.RxCount = Len;
 8002dd6:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <MODS_ReciveNew+0x40>)
 8002dd8:	887b      	ldrh	r3, [r7, #2]
 8002dda:	f8a2 31f4 	strh.w	r3, [r2, #500]	; 0x1f4
}
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20001190 	.word	0x20001190

08002dec <MODS_Poll>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void MODS_Poll(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
	uint16_t addr;
	uint16_t crc1;

	if (g_tModS.RxCount < 4) /* 4 */
 8002df2:	4b11      	ldr	r3, [pc, #68]	; (8002e38 <MODS_Poll+0x4c>)
 8002df4:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002df8:	2b03      	cmp	r3, #3
 8002dfa:	d912      	bls.n	8002e22 <MODS_Poll+0x36>
	{
		goto err_ret;
	}

	addr = g_tModS.RxBuf[0]; /* */
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <MODS_Poll+0x4c>)
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	80fb      	strh	r3, [r7, #6]
	if(addr != SLAVEADDRESS)
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d10e      	bne.n	8002e26 <MODS_Poll+0x3a>
	{
		goto err_ret;
	}

	crc1 = checkCrc16(g_tModS.RxBuf,g_tModS.RxCount);
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <MODS_Poll+0x4c>)
 8002e0a:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	4619      	mov	r1, r3
 8002e12:	4809      	ldr	r0, [pc, #36]	; (8002e38 <MODS_Poll+0x4c>)
 8002e14:	f7ff ff90 	bl	8002d38 <checkCrc16>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	80bb      	strh	r3, [r7, #4]
		//goto err_ret;
	}

	//HAL_UART_Transmit(&huart1,g_tModS.RxBuf,sizeof(g_tModS.RxBuf),0xffff);

	MODS_AnalyzeApp();
 8002e1c:	f000 f854 	bl	8002ec8 <MODS_AnalyzeApp>
 8002e20:	e002      	b.n	8002e28 <MODS_Poll+0x3c>
		goto err_ret;
 8002e22:	bf00      	nop
 8002e24:	e000      	b.n	8002e28 <MODS_Poll+0x3c>
		goto err_ret;
 8002e26:	bf00      	nop

	err_ret:
	g_tModS.RxCount = 0;
 8002e28:	4b03      	ldr	r3, [pc, #12]	; (8002e38 <MODS_Poll+0x4c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4

}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	20001190 	.word	0x20001190

08002e3c <MODS_SendAckErr>:
*	    : _ucErrCode : 
*	  : 
*********************************************************************************************************
*/
void MODS_SendAckErr(uint8_t _ucErrCode)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
	g_tModS.TxCount = 0;
 8002e46:	4b1e      	ldr	r3, [pc, #120]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
	g_tModS.TxBuf[g_tModS.TxCount++] = g_tModS.RxBuf[0];
 8002e4e:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e50:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	b291      	uxth	r1, r2
 8002e58:	4a19      	ldr	r2, [pc, #100]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e5a:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002e5e:	4619      	mov	r1, r3
 8002e60:	4b17      	ldr	r3, [pc, #92]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	4b16      	ldr	r3, [pc, #88]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e66:	440b      	add	r3, r1
 8002e68:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = g_tModS.RxBuf[1];
 8002e6c:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e6e:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	b291      	uxth	r1, r2
 8002e76:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e78:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e80:	785a      	ldrb	r2, [r3, #1]
 8002e82:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e84:	440b      	add	r3, r1
 8002e86:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = _ucErrCode;
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e8c:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002e90:	1c5a      	adds	r2, r3, #1
 8002e92:	b291      	uxth	r1, r2
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e96:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	4b08      	ldr	r3, [pc, #32]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002e9e:	4413      	add	r3, r2
 8002ea0:	79fa      	ldrb	r2, [r7, #7]
 8002ea2:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8

	MODS_SendWithCRC(g_tModS.TxBuf,g_tModS.TxCount);
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <MODS_SendAckErr+0x84>)
 8002ea8:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4804      	ldr	r0, [pc, #16]	; (8002ec4 <MODS_SendAckErr+0x88>)
 8002eb2:	f000 f957 	bl	8003164 <MODS_SendWithCRC>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20001190 	.word	0x20001190
 8002ec4:	20001388 	.word	0x20001388

08002ec8 <MODS_AnalyzeApp>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void MODS_AnalyzeApp(void)    //Mosbus
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
	switch (g_tModS.RxBuf[1])				/* 2  */
 8002ecc:	4b22      	ldr	r3, [pc, #136]	; (8002f58 <MODS_AnalyzeApp+0x90>)
 8002ece:	785b      	ldrb	r3, [r3, #1]
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	2b0f      	cmp	r3, #15
 8002ed4:	d83a      	bhi.n	8002f4c <MODS_AnalyzeApp+0x84>
 8002ed6:	a201      	add	r2, pc, #4	; (adr r2, 8002edc <MODS_AnalyzeApp+0x14>)
 8002ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002edc:	08002f1d 	.word	0x08002f1d
 8002ee0:	08002f23 	.word	0x08002f23
 8002ee4:	08002f29 	.word	0x08002f29
 8002ee8:	08002f2f 	.word	0x08002f2f
 8002eec:	08002f35 	.word	0x08002f35
 8002ef0:	08002f3b 	.word	0x08002f3b
 8002ef4:	08002f4d 	.word	0x08002f4d
 8002ef8:	08002f4d 	.word	0x08002f4d
 8002efc:	08002f4d 	.word	0x08002f4d
 8002f00:	08002f4d 	.word	0x08002f4d
 8002f04:	08002f4d 	.word	0x08002f4d
 8002f08:	08002f4d 	.word	0x08002f4d
 8002f0c:	08002f4d 	.word	0x08002f4d
 8002f10:	08002f4d 	.word	0x08002f4d
 8002f14:	08002f41 	.word	0x08002f41
 8002f18:	08002f47 	.word	0x08002f47
	{
		case 0x01:							/* */
			MODS_01H();
 8002f1c:	f000 f81e 	bl	8002f5c <MODS_01H>
			break;
 8002f20:	e018      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x02:							/* */
			MODS_02H();
 8002f22:	f000 f821 	bl	8002f68 <MODS_02H>
			break;
 8002f26:	e015      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x03:							/* */
			MODS_03H();
 8002f28:	f000 f824 	bl	8002f74 <MODS_03H>
			break;
 8002f2c:	e012      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x04:							/* */
			MODS_04H();
 8002f2e:	f000 f8a9 	bl	8003084 <MODS_04H>
			break;
 8002f32:	e00f      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x05:							/* */
			MODS_05H();
 8002f34:	f000 f8ac 	bl	8003090 <MODS_05H>
			break;
 8002f38:	e00c      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x06:							/* */
			MODS_06H();
 8002f3a:	f000 f8cd 	bl	80030d8 <MODS_06H>
			break;
 8002f3e:	e009      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>

		case 0x0F:							/* */
			MODS_0FH();
 8002f40:	f000 f904 	bl	800314c <MODS_0FH>
			break;
 8002f44:	e006      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>
		case 0x10:							/* */
			MODS_10H();
 8002f46:	f000 f907 	bl	8003158 <MODS_10H>
			break;
 8002f4a:	e003      	b.n	8002f54 <MODS_AnalyzeApp+0x8c>
		default:
			MODS_SendAckErr(RSP_ERR_CMD);	/*  */
 8002f4c:	2001      	movs	r0, #1
 8002f4e:	f7ff ff75 	bl	8002e3c <MODS_SendAckErr>
			break;
 8002f52:	bf00      	nop
	}
}
 8002f54:	bf00      	nop
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20001190 	.word	0x20001190

08002f5c <MODS_01H>:

void MODS_01H(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
				0E 4(0032H-002BH)
				1B 5(0037H-0033H)
				45 CRC
				E6 CRC
		*/
}
 8002f60:	bf00      	nop
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bc80      	pop	{r7}
 8002f66:	4770      	bx	lr

08002f68 <MODS_02H>:
void MODS_02H(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
}
 8002f6c:	bf00      	nop
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr

08002f74 <MODS_03H>:
void MODS_03H(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0

	uint16_t addr;
	uint16_t num;
	uint8_t i;

	if(g_tModS.RxCount!= 8)
 8002f7a:	4b3f      	ldr	r3, [pc, #252]	; (8003078 <MODS_03H+0x104>)
 8002f7c:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8002f80:	2b08      	cmp	r3, #8
 8002f82:	d003      	beq.n	8002f8c <MODS_03H+0x18>
	{
		MODS_SendAckErr(RSP_ERR_REG_ADDR);
 8002f84:	2002      	movs	r0, #2
 8002f86:	f7ff ff59 	bl	8002e3c <MODS_SendAckErr>
		return;
 8002f8a:	e072      	b.n	8003072 <MODS_03H+0xfe>
	}

	addr = (uint16_t)g_tModS.RxBuf[2] | g_tModS.RxBuf[3];
 8002f8c:	4b3a      	ldr	r3, [pc, #232]	; (8003078 <MODS_03H+0x104>)
 8002f8e:	789a      	ldrb	r2, [r3, #2]
 8002f90:	4b39      	ldr	r3, [pc, #228]	; (8003078 <MODS_03H+0x104>)
 8002f92:	78db      	ldrb	r3, [r3, #3]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	80bb      	strh	r3, [r7, #4]
	num = (uint16_t)g_tModS.RxBuf[4] | g_tModS.RxBuf[5];
 8002f9a:	4b37      	ldr	r3, [pc, #220]	; (8003078 <MODS_03H+0x104>)
 8002f9c:	791a      	ldrb	r2, [r3, #4]
 8002f9e:	4b36      	ldr	r3, [pc, #216]	; (8003078 <MODS_03H+0x104>)
 8002fa0:	795b      	ldrb	r3, [r3, #5]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	807b      	strh	r3, [r7, #2]

	/*  */
	if((addr + num) > KeepMap.Length)
 8002fa8:	88ba      	ldrh	r2, [r7, #4]
 8002faa:	887b      	ldrh	r3, [r7, #2]
 8002fac:	4413      	add	r3, r2
 8002fae:	4a33      	ldr	r2, [pc, #204]	; (800307c <MODS_03H+0x108>)
 8002fb0:	8892      	ldrh	r2, [r2, #4]
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	dd03      	ble.n	8002fbe <MODS_03H+0x4a>
	{
		MODS_SendAckErr(RSP_ERR_REG_ADDR);
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f7ff ff40 	bl	8002e3c <MODS_SendAckErr>
		return;
 8002fbc:	e059      	b.n	8003072 <MODS_03H+0xfe>
	}
	 /*  */
	g_tModS.TxCount = 0;
 8002fbe:	4b2e      	ldr	r3, [pc, #184]	; (8003078 <MODS_03H+0x104>)
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f8a3 23ec 	strh.w	r2, [r3, #1004]	; 0x3ec
	g_tModS.TxBuf[g_tModS.TxCount++] = g_tModS.RxBuf[0];
 8002fc6:	4b2c      	ldr	r3, [pc, #176]	; (8003078 <MODS_03H+0x104>)
 8002fc8:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002fcc:	1c5a      	adds	r2, r3, #1
 8002fce:	b291      	uxth	r1, r2
 8002fd0:	4a29      	ldr	r2, [pc, #164]	; (8003078 <MODS_03H+0x104>)
 8002fd2:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002fd6:	4619      	mov	r1, r3
 8002fd8:	4b27      	ldr	r3, [pc, #156]	; (8003078 <MODS_03H+0x104>)
 8002fda:	781a      	ldrb	r2, [r3, #0]
 8002fdc:	4b26      	ldr	r3, [pc, #152]	; (8003078 <MODS_03H+0x104>)
 8002fde:	440b      	add	r3, r1
 8002fe0:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = g_tModS.RxBuf[1];
 8002fe4:	4b24      	ldr	r3, [pc, #144]	; (8003078 <MODS_03H+0x104>)
 8002fe6:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8002fea:	1c5a      	adds	r2, r3, #1
 8002fec:	b291      	uxth	r1, r2
 8002fee:	4a22      	ldr	r2, [pc, #136]	; (8003078 <MODS_03H+0x104>)
 8002ff0:	f8a2 13ec 	strh.w	r1, [r2, #1004]	; 0x3ec
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	4b20      	ldr	r3, [pc, #128]	; (8003078 <MODS_03H+0x104>)
 8002ff8:	785a      	ldrb	r2, [r3, #1]
 8002ffa:	4b1f      	ldr	r3, [pc, #124]	; (8003078 <MODS_03H+0x104>)
 8002ffc:	440b      	add	r3, r1
 8002ffe:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	g_tModS.TxBuf[g_tModS.TxCount++] = num*2;
 8003002:	887b      	ldrh	r3, [r7, #2]
 8003004:	b2da      	uxtb	r2, r3
 8003006:	4b1c      	ldr	r3, [pc, #112]	; (8003078 <MODS_03H+0x104>)
 8003008:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 800300c:	1c59      	adds	r1, r3, #1
 800300e:	b288      	uxth	r0, r1
 8003010:	4919      	ldr	r1, [pc, #100]	; (8003078 <MODS_03H+0x104>)
 8003012:	f8a1 03ec 	strh.w	r0, [r1, #1004]	; 0x3ec
 8003016:	4619      	mov	r1, r3
 8003018:	0053      	lsls	r3, r2, #1
 800301a:	b2da      	uxtb	r2, r3
 800301c:	4b16      	ldr	r3, [pc, #88]	; (8003078 <MODS_03H+0x104>)
 800301e:	440b      	add	r3, r1
 8003020:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8

	for(i = 0;i<(num*2);i++)
 8003024:	2300      	movs	r3, #0
 8003026:	71fb      	strb	r3, [r7, #7]
 8003028:	e016      	b.n	8003058 <MODS_03H+0xe4>
	{
		g_tModS.TxBuf[g_tModS.TxCount++] = KeepMap.p[addr + i];
 800302a:	4b14      	ldr	r3, [pc, #80]	; (800307c <MODS_03H+0x108>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	88b9      	ldrh	r1, [r7, #4]
 8003030:	79fa      	ldrb	r2, [r7, #7]
 8003032:	440a      	add	r2, r1
 8003034:	441a      	add	r2, r3
 8003036:	4b10      	ldr	r3, [pc, #64]	; (8003078 <MODS_03H+0x104>)
 8003038:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 800303c:	1c59      	adds	r1, r3, #1
 800303e:	b288      	uxth	r0, r1
 8003040:	490d      	ldr	r1, [pc, #52]	; (8003078 <MODS_03H+0x104>)
 8003042:	f8a1 03ec 	strh.w	r0, [r1, #1004]	; 0x3ec
 8003046:	4619      	mov	r1, r3
 8003048:	7812      	ldrb	r2, [r2, #0]
 800304a:	4b0b      	ldr	r3, [pc, #44]	; (8003078 <MODS_03H+0x104>)
 800304c:	440b      	add	r3, r1
 800304e:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
	for(i = 0;i<(num*2);i++)
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	3301      	adds	r3, #1
 8003056:	71fb      	strb	r3, [r7, #7]
 8003058:	79fa      	ldrb	r2, [r7, #7]
 800305a:	887b      	ldrh	r3, [r7, #2]
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	429a      	cmp	r2, r3
 8003060:	dbe3      	blt.n	800302a <MODS_03H+0xb6>
	}
	MODS_SendWithCRC(g_tModS.TxBuf,g_tModS.TxCount);
 8003062:	4b05      	ldr	r3, [pc, #20]	; (8003078 <MODS_03H+0x104>)
 8003064:	f8b3 33ec 	ldrh.w	r3, [r3, #1004]	; 0x3ec
 8003068:	b2db      	uxtb	r3, r3
 800306a:	4619      	mov	r1, r3
 800306c:	4804      	ldr	r0, [pc, #16]	; (8003080 <MODS_03H+0x10c>)
 800306e:	f000 f879 	bl	8003164 <MODS_SendWithCRC>



}
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	20001190 	.word	0x20001190
 800307c:	20001588 	.word	0x20001588
 8003080:	20001388 	.word	0x20001388

08003084 <MODS_04H>:
void MODS_04H(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
}
 8003088:	bf00      	nop
 800308a:	46bd      	mov	sp, r7
 800308c:	bc80      	pop	{r7}
 800308e:	4770      	bx	lr

08003090 <MODS_05H>:

void MODS_05H(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	af00      	add	r7, sp, #0
	if(g_tModS.RxCount!= 8)
 8003094:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <MODS_05H+0x40>)
 8003096:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 800309a:	2b08      	cmp	r3, #8
 800309c:	d003      	beq.n	80030a6 <MODS_05H+0x16>
	{
		MODS_SendAckErr(RSP_ERR_REG_ADDR);
 800309e:	2002      	movs	r0, #2
 80030a0:	f7ff fecc 	bl	8002e3c <MODS_SendAckErr>
		return;
 80030a4:	e012      	b.n	80030cc <MODS_05H+0x3c>
	}

	if(g_tModS.RxBuf[4] == 0xFF) //0xFF00/0x0000
 80030a6:	4b0a      	ldr	r3, [pc, #40]	; (80030d0 <MODS_05H+0x40>)
 80030a8:	791b      	ldrb	r3, [r3, #4]
 80030aa:	2bff      	cmp	r3, #255	; 0xff
 80030ac:	d103      	bne.n	80030b6 <MODS_05H+0x26>
	{
		QuickChargeFlag = 0x01;
 80030ae:	4b09      	ldr	r3, [pc, #36]	; (80030d4 <MODS_05H+0x44>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	701a      	strb	r2, [r3, #0]
 80030b4:	e002      	b.n	80030bc <MODS_05H+0x2c>
	}
	else //0x0000
		QuickChargeFlag = 0x00;
 80030b6:	4b07      	ldr	r3, [pc, #28]	; (80030d4 <MODS_05H+0x44>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]

	MODS_SendWithCRC(g_tModS.RxBuf,g_tModS.RxCount); //05H
 80030bc:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <MODS_05H+0x40>)
 80030be:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	4619      	mov	r1, r3
 80030c6:	4802      	ldr	r0, [pc, #8]	; (80030d0 <MODS_05H+0x40>)
 80030c8:	f000 f84c 	bl	8003164 <MODS_SendWithCRC>

}
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20001190 	.word	0x20001190
 80030d4:	20000b84 	.word	0x20000b84

080030d8 <MODS_06H>:
void MODS_06H(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b082      	sub	sp, #8
 80030dc:	af00      	add	r7, sp, #0
		5A	CRC
	*/
	uint16_t addr;
	uint16_t value;

	if(g_tModS.RxCount!= 8)
 80030de:	4b19      	ldr	r3, [pc, #100]	; (8003144 <MODS_06H+0x6c>)
 80030e0:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 80030e4:	2b08      	cmp	r3, #8
 80030e6:	d003      	beq.n	80030f0 <MODS_06H+0x18>
	{
		MODS_SendAckErr(RSP_ERR_REG_ADDR);
 80030e8:	2002      	movs	r0, #2
 80030ea:	f7ff fea7 	bl	8002e3c <MODS_SendAckErr>
		return;
 80030ee:	e025      	b.n	800313c <MODS_06H+0x64>
	}

	addr = (uint16_t)g_tModS.RxBuf[2] | g_tModS.RxBuf[3];
 80030f0:	4b14      	ldr	r3, [pc, #80]	; (8003144 <MODS_06H+0x6c>)
 80030f2:	789a      	ldrb	r2, [r3, #2]
 80030f4:	4b13      	ldr	r3, [pc, #76]	; (8003144 <MODS_06H+0x6c>)
 80030f6:	78db      	ldrb	r3, [r3, #3]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	80fb      	strh	r3, [r7, #6]
	value = (uint16_t)g_tModS.RxBuf[4] | g_tModS.RxBuf[5];
 80030fe:	4b11      	ldr	r3, [pc, #68]	; (8003144 <MODS_06H+0x6c>)
 8003100:	791a      	ldrb	r2, [r3, #4]
 8003102:	4b10      	ldr	r3, [pc, #64]	; (8003144 <MODS_06H+0x6c>)
 8003104:	795b      	ldrb	r3, [r3, #5]
 8003106:	4313      	orrs	r3, r2
 8003108:	b2db      	uxtb	r3, r3
 800310a:	80bb      	strh	r3, [r7, #4]

	/**/
	if(addr > KeepMap.Length)
 800310c:	4b0e      	ldr	r3, [pc, #56]	; (8003148 <MODS_06H+0x70>)
 800310e:	889b      	ldrh	r3, [r3, #4]
 8003110:	88fa      	ldrh	r2, [r7, #6]
 8003112:	429a      	cmp	r2, r3
 8003114:	d903      	bls.n	800311e <MODS_06H+0x46>
	{
		MODS_SendAckErr(RSP_ERR_REG_ADDR);
 8003116:	2002      	movs	r0, #2
 8003118:	f7ff fe90 	bl	8002e3c <MODS_SendAckErr>
		return;
 800311c:	e00e      	b.n	800313c <MODS_06H+0x64>
	}
	/**/
	/*
	 * 16
	 */
	KeepMap.p[addr] = value;
 800311e:	4b0a      	ldr	r3, [pc, #40]	; (8003148 <MODS_06H+0x70>)
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	4413      	add	r3, r2
 8003126:	88ba      	ldrh	r2, [r7, #4]
 8003128:	b2d2      	uxtb	r2, r2
 800312a:	701a      	strb	r2, [r3, #0]

	/**/
	MODS_SendWithCRC(g_tModS.RxBuf,g_tModS.RxCount);
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <MODS_06H+0x6c>)
 800312e:	f8b3 31f4 	ldrh.w	r3, [r3, #500]	; 0x1f4
 8003132:	b2db      	uxtb	r3, r3
 8003134:	4619      	mov	r1, r3
 8003136:	4803      	ldr	r0, [pc, #12]	; (8003144 <MODS_06H+0x6c>)
 8003138:	f000 f814 	bl	8003164 <MODS_SendWithCRC>
}
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	20001190 	.word	0x20001190
 8003148:	20001588 	.word	0x20001588

0800314c <MODS_0FH>:
void MODS_0FH(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <MODS_10H>:
void MODS_10H(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
}
 800315c:	bf00      	nop
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr

08003164 <MODS_SendWithCRC>:
*	    : 
*	  : 
*********************************************************************************************************
*/
void MODS_SendWithCRC(uint8_t *_pBuf, uint8_t _ucLen)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800316a:	af00      	add	r7, sp, #0
 800316c:	1d3b      	adds	r3, r7, #4
 800316e:	6018      	str	r0, [r3, #0]
 8003170:	460a      	mov	r2, r1
 8003172:	1cfb      	adds	r3, r7, #3
 8003174:	701a      	strb	r2, [r3, #0]
	uint16_t crc;
	uint8_t buf[MOD_TX_BUF_SIZE];

	memcpy(buf, _pBuf, _ucLen);
 8003176:	1cfb      	adds	r3, r7, #3
 8003178:	781a      	ldrb	r2, [r3, #0]
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	f107 0008 	add.w	r0, r7, #8
 8003180:	6819      	ldr	r1, [r3, #0]
 8003182:	f005 ffa5 	bl	80090d0 <memcpy>
	crc = GetCrc16(_pBuf,_ucLen,0xffff);
 8003186:	1cfb      	adds	r3, r7, #3
 8003188:	7819      	ldrb	r1, [r3, #0]
 800318a:	1d3b      	adds	r3, r7, #4
 800318c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	f7ff fd95 	bl	8002cc0 <GetCrc16>
 8003196:	4603      	mov	r3, r0
 8003198:	f8a7 31fe 	strh.w	r3, [r7, #510]	; 0x1fe
	buf[_ucLen++] = crc;
 800319c:	1cfb      	adds	r3, r7, #3
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	1cfa      	adds	r2, r7, #3
 80031a2:	1c59      	adds	r1, r3, #1
 80031a4:	7011      	strb	r1, [r2, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 80031ac:	b2d9      	uxtb	r1, r3
 80031ae:	f107 0308 	add.w	r3, r7, #8
 80031b2:	5499      	strb	r1, [r3, r2]
	buf[_ucLen++] = crc >> 8;
 80031b4:	f8b7 31fe 	ldrh.w	r3, [r7, #510]	; 0x1fe
 80031b8:	0a1b      	lsrs	r3, r3, #8
 80031ba:	b299      	uxth	r1, r3
 80031bc:	1cfb      	adds	r3, r7, #3
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	1cfa      	adds	r2, r7, #3
 80031c2:	1c58      	adds	r0, r3, #1
 80031c4:	7010      	strb	r0, [r2, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	b2c9      	uxtb	r1, r1
 80031ca:	f107 0308 	add.w	r3, r7, #8
 80031ce:	5499      	strb	r1, [r3, r2]

	HAL_UART_Transmit(&huart1, buf, _ucLen, 0xffff);
 80031d0:	1cfb      	adds	r3, r7, #3
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	b29a      	uxth	r2, r3
 80031d6:	f107 0108 	add.w	r1, r7, #8
 80031da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80031de:	4804      	ldr	r0, [pc, #16]	; (80031f0 <MODS_SendWithCRC+0x8c>)
 80031e0:	f005 fa1f 	bl	8008622 <HAL_UART_Transmit>
}
 80031e4:	bf00      	nop
 80031e6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	2000189c 	.word	0x2000189c

080031f4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80031fa:	1d3b      	adds	r3, r7, #4
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003204:	4b20      	ldr	r3, [pc, #128]	; (8003288 <MX_ADC1_Init+0x94>)
 8003206:	4a21      	ldr	r2, [pc, #132]	; (800328c <MX_ADC1_Init+0x98>)
 8003208:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800320a:	4b1f      	ldr	r3, [pc, #124]	; (8003288 <MX_ADC1_Init+0x94>)
 800320c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003210:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003212:	4b1d      	ldr	r3, [pc, #116]	; (8003288 <MX_ADC1_Init+0x94>)
 8003214:	2201      	movs	r2, #1
 8003216:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003218:	4b1b      	ldr	r3, [pc, #108]	; (8003288 <MX_ADC1_Init+0x94>)
 800321a:	2200      	movs	r2, #0
 800321c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800321e:	4b1a      	ldr	r3, [pc, #104]	; (8003288 <MX_ADC1_Init+0x94>)
 8003220:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003224:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003226:	4b18      	ldr	r3, [pc, #96]	; (8003288 <MX_ADC1_Init+0x94>)
 8003228:	2200      	movs	r2, #0
 800322a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 800322c:	4b16      	ldr	r3, [pc, #88]	; (8003288 <MX_ADC1_Init+0x94>)
 800322e:	2202      	movs	r2, #2
 8003230:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003232:	4815      	ldr	r0, [pc, #84]	; (8003288 <MX_ADC1_Init+0x94>)
 8003234:	f001 fcd8 	bl	8004be8 <HAL_ADC_Init>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800323e:	f000 fa5d 	bl	80036fc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003242:	2306      	movs	r3, #6
 8003244:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003246:	2301      	movs	r3, #1
 8003248:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 800324a:	2302      	movs	r3, #2
 800324c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800324e:	1d3b      	adds	r3, r7, #4
 8003250:	4619      	mov	r1, r3
 8003252:	480d      	ldr	r0, [pc, #52]	; (8003288 <MX_ADC1_Init+0x94>)
 8003254:	f001 feac 	bl	8004fb0 <HAL_ADC_ConfigChannel>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800325e:	f000 fa4d 	bl	80036fc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003262:	2307      	movs	r3, #7
 8003264:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003266:	2302      	movs	r3, #2
 8003268:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800326a:	1d3b      	adds	r3, r7, #4
 800326c:	4619      	mov	r1, r3
 800326e:	4806      	ldr	r0, [pc, #24]	; (8003288 <MX_ADC1_Init+0x94>)
 8003270:	f001 fe9e 	bl	8004fb0 <HAL_ADC_ConfigChannel>
 8003274:	4603      	mov	r3, r0
 8003276:	2b00      	cmp	r3, #0
 8003278:	d001      	beq.n	800327e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800327a:	f000 fa3f 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800327e:	bf00      	nop
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20001598 	.word	0x20001598
 800328c:	40012400 	.word	0x40012400

08003290 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b088      	sub	sp, #32
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003298:	f107 0310 	add.w	r3, r7, #16
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	609a      	str	r2, [r3, #8]
 80032a4:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a28      	ldr	r2, [pc, #160]	; (800334c <HAL_ADC_MspInit+0xbc>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d149      	bne.n	8003344 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032b0:	4b27      	ldr	r3, [pc, #156]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	4a26      	ldr	r2, [pc, #152]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ba:	6193      	str	r3, [r2, #24]
 80032bc:	4b24      	ldr	r3, [pc, #144]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032be:	699b      	ldr	r3, [r3, #24]
 80032c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032c4:	60fb      	str	r3, [r7, #12]
 80032c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032c8:	4b21      	ldr	r3, [pc, #132]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	4a20      	ldr	r2, [pc, #128]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032ce:	f043 0304 	orr.w	r3, r3, #4
 80032d2:	6193      	str	r3, [r2, #24]
 80032d4:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <HAL_ADC_MspInit+0xc0>)
 80032d6:	699b      	ldr	r3, [r3, #24]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032e0:	23c0      	movs	r3, #192	; 0xc0
 80032e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032e4:	2303      	movs	r3, #3
 80032e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032e8:	f107 0310 	add.w	r3, r7, #16
 80032ec:	4619      	mov	r1, r3
 80032ee:	4819      	ldr	r0, [pc, #100]	; (8003354 <HAL_ADC_MspInit+0xc4>)
 80032f0:	f003 f8cc 	bl	800648c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80032f4:	4b18      	ldr	r3, [pc, #96]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 80032f6:	4a19      	ldr	r2, [pc, #100]	; (800335c <HAL_ADC_MspInit+0xcc>)
 80032f8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032fa:	4b17      	ldr	r3, [pc, #92]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003300:	4b15      	ldr	r3, [pc, #84]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003306:	4b14      	ldr	r3, [pc, #80]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 8003308:	2280      	movs	r2, #128	; 0x80
 800330a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800330c:	4b12      	ldr	r3, [pc, #72]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 800330e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003312:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003314:	4b10      	ldr	r3, [pc, #64]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 8003316:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800331a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800331c:	4b0e      	ldr	r3, [pc, #56]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 800331e:	2220      	movs	r2, #32
 8003320:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003322:	4b0d      	ldr	r3, [pc, #52]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 8003324:	2200      	movs	r2, #0
 8003326:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003328:	480b      	ldr	r0, [pc, #44]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 800332a:	f002 fa2d 	bl	8005788 <HAL_DMA_Init>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003334:	f000 f9e2 	bl	80036fc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a07      	ldr	r2, [pc, #28]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 800333c:	621a      	str	r2, [r3, #32]
 800333e:	4a06      	ldr	r2, [pc, #24]	; (8003358 <HAL_ADC_MspInit+0xc8>)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003344:	bf00      	nop
 8003346:	3720      	adds	r7, #32
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40012400 	.word	0x40012400
 8003350:	40021000 	.word	0x40021000
 8003354:	40010800 	.word	0x40010800
 8003358:	200015c8 	.word	0x200015c8
 800335c:	40020008 	.word	0x40020008

08003360 <GetDmaAdcValue>:

/*
 * DMA???
 */
uint16_t GetDmaAdcValue(uint32_t Channel)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
	uint16_t fliterbuffer[10];
	uint16_t val;
	uint8_t offect;
	uint8_t i;
	switch(Channel)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b06      	cmp	r3, #6
 800336c:	d003      	beq.n	8003376 <GetDmaAdcValue+0x16>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b07      	cmp	r3, #7
 8003372:	d003      	beq.n	800337c <GetDmaAdcValue+0x1c>
 8003374:	e005      	b.n	8003382 <GetDmaAdcValue+0x22>
	{
		case ADC_CHANNEL_6:
		{
			offect = 0;
 8003376:	2300      	movs	r3, #0
 8003378:	77fb      	strb	r3, [r7, #31]
			break;
 800337a:	e002      	b.n	8003382 <GetDmaAdcValue+0x22>
		}
		case ADC_CHANNEL_7:
		{
			offect = 1;
 800337c:	2301      	movs	r3, #1
 800337e:	77fb      	strb	r3, [r7, #31]
			break;
 8003380:	bf00      	nop
		}
	}
	for(i = 0;i<10;i++)
 8003382:	2300      	movs	r3, #0
 8003384:	77bb      	strb	r3, [r7, #30]
 8003386:	e011      	b.n	80033ac <GetDmaAdcValue+0x4c>
	{
		fliterbuffer[i] = AdcDMA_buf[offect + 2*i];
 8003388:	7ffa      	ldrb	r2, [r7, #31]
 800338a:	7fbb      	ldrb	r3, [r7, #30]
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	4413      	add	r3, r2
 8003390:	4a0e      	ldr	r2, [pc, #56]	; (80033cc <GetDmaAdcValue+0x6c>)
 8003392:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003396:	7fbb      	ldrb	r3, [r7, #30]
 8003398:	b292      	uxth	r2, r2
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	f107 0120 	add.w	r1, r7, #32
 80033a0:	440b      	add	r3, r1
 80033a2:	f823 2c18 	strh.w	r2, [r3, #-24]
	for(i = 0;i<10;i++)
 80033a6:	7fbb      	ldrb	r3, [r7, #30]
 80033a8:	3301      	adds	r3, #1
 80033aa:	77bb      	strb	r3, [r7, #30]
 80033ac:	7fbb      	ldrb	r3, [r7, #30]
 80033ae:	2b09      	cmp	r3, #9
 80033b0:	d9ea      	bls.n	8003388 <GetDmaAdcValue+0x28>
	}
	val = Midfliter(fliterbuffer,10);
 80033b2:	f107 0308 	add.w	r3, r7, #8
 80033b6:	210a      	movs	r1, #10
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fb62 	bl	8003a82 <Midfliter>
 80033be:	4603      	mov	r3, r0
 80033c0:	83bb      	strh	r3, [r7, #28]
	return val;
 80033c2:	8bbb      	ldrh	r3, [r7, #28]
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	3720      	adds	r7, #32
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	2000023c 	.word	0x2000023c

080033d0 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80033d6:	463b      	mov	r3, r7
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80033de:	4b0f      	ldr	r3, [pc, #60]	; (800341c <MX_DAC_Init+0x4c>)
 80033e0:	4a0f      	ldr	r2, [pc, #60]	; (8003420 <MX_DAC_Init+0x50>)
 80033e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80033e4:	480d      	ldr	r0, [pc, #52]	; (800341c <MX_DAC_Init+0x4c>)
 80033e6:	f002 f8ea 	bl	80055be <HAL_DAC_Init>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80033f0:	f000 f984 	bl	80036fc <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80033f4:	2300      	movs	r3, #0
 80033f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033fc:	463b      	mov	r3, r7
 80033fe:	2200      	movs	r2, #0
 8003400:	4619      	mov	r1, r3
 8003402:	4806      	ldr	r0, [pc, #24]	; (800341c <MX_DAC_Init+0x4c>)
 8003404:	f002 f972 	bl	80056ec <HAL_DAC_ConfigChannel>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800340e:	f000 f975 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	2000160c 	.word	0x2000160c
 8003420:	40007400 	.word	0x40007400

08003424 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b088      	sub	sp, #32
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342c:	f107 0310 	add.w	r3, r7, #16
 8003430:	2200      	movs	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
 8003434:	605a      	str	r2, [r3, #4]
 8003436:	609a      	str	r2, [r3, #8]
 8003438:	60da      	str	r2, [r3, #12]
  if(dacHandle->Instance==DAC)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a14      	ldr	r2, [pc, #80]	; (8003490 <HAL_DAC_MspInit+0x6c>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d121      	bne.n	8003488 <HAL_DAC_MspInit+0x64>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003444:	4b13      	ldr	r3, [pc, #76]	; (8003494 <HAL_DAC_MspInit+0x70>)
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	4a12      	ldr	r2, [pc, #72]	; (8003494 <HAL_DAC_MspInit+0x70>)
 800344a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800344e:	61d3      	str	r3, [r2, #28]
 8003450:	4b10      	ldr	r3, [pc, #64]	; (8003494 <HAL_DAC_MspInit+0x70>)
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003458:	60fb      	str	r3, [r7, #12]
 800345a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800345c:	4b0d      	ldr	r3, [pc, #52]	; (8003494 <HAL_DAC_MspInit+0x70>)
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	4a0c      	ldr	r2, [pc, #48]	; (8003494 <HAL_DAC_MspInit+0x70>)
 8003462:	f043 0304 	orr.w	r3, r3, #4
 8003466:	6193      	str	r3, [r2, #24]
 8003468:	4b0a      	ldr	r3, [pc, #40]	; (8003494 <HAL_DAC_MspInit+0x70>)
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	60bb      	str	r3, [r7, #8]
 8003472:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003474:	2310      	movs	r3, #16
 8003476:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003478:	2303      	movs	r3, #3
 800347a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347c:	f107 0310 	add.w	r3, r7, #16
 8003480:	4619      	mov	r1, r3
 8003482:	4805      	ldr	r0, [pc, #20]	; (8003498 <HAL_DAC_MspInit+0x74>)
 8003484:	f003 f802 	bl	800648c <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8003488:	bf00      	nop
 800348a:	3720      	adds	r7, #32
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40007400 	.word	0x40007400
 8003494:	40021000 	.word	0x40021000
 8003498:	40010800 	.word	0x40010800

0800349c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034a2:	4b0c      	ldr	r3, [pc, #48]	; (80034d4 <MX_DMA_Init+0x38>)
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	4a0b      	ldr	r2, [pc, #44]	; (80034d4 <MX_DMA_Init+0x38>)
 80034a8:	f043 0301 	orr.w	r3, r3, #1
 80034ac:	6153      	str	r3, [r2, #20]
 80034ae:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <MX_DMA_Init+0x38>)
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	607b      	str	r3, [r7, #4]
 80034b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80034ba:	2200      	movs	r2, #0
 80034bc:	2100      	movs	r1, #0
 80034be:	200b      	movs	r0, #11
 80034c0:	f002 f847 	bl	8005552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80034c4:	200b      	movs	r0, #11
 80034c6:	f002 f860 	bl	800558a <HAL_NVIC_EnableIRQ>

}
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	40021000 	.word	0x40021000

080034d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b088      	sub	sp, #32
 80034dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034de:	f107 0310 	add.w	r3, r7, #16
 80034e2:	2200      	movs	r2, #0
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	605a      	str	r2, [r3, #4]
 80034e8:	609a      	str	r2, [r3, #8]
 80034ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ec:	4b2c      	ldr	r3, [pc, #176]	; (80035a0 <MX_GPIO_Init+0xc8>)
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	4a2b      	ldr	r2, [pc, #172]	; (80035a0 <MX_GPIO_Init+0xc8>)
 80034f2:	f043 0310 	orr.w	r3, r3, #16
 80034f6:	6193      	str	r3, [r2, #24]
 80034f8:	4b29      	ldr	r3, [pc, #164]	; (80035a0 <MX_GPIO_Init+0xc8>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0310 	and.w	r3, r3, #16
 8003500:	60fb      	str	r3, [r7, #12]
 8003502:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003504:	4b26      	ldr	r3, [pc, #152]	; (80035a0 <MX_GPIO_Init+0xc8>)
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	4a25      	ldr	r2, [pc, #148]	; (80035a0 <MX_GPIO_Init+0xc8>)
 800350a:	f043 0304 	orr.w	r3, r3, #4
 800350e:	6193      	str	r3, [r2, #24]
 8003510:	4b23      	ldr	r3, [pc, #140]	; (80035a0 <MX_GPIO_Init+0xc8>)
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	f003 0304 	and.w	r3, r3, #4
 8003518:	60bb      	str	r3, [r7, #8]
 800351a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800351c:	4b20      	ldr	r3, [pc, #128]	; (80035a0 <MX_GPIO_Init+0xc8>)
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	4a1f      	ldr	r2, [pc, #124]	; (80035a0 <MX_GPIO_Init+0xc8>)
 8003522:	f043 0320 	orr.w	r3, r3, #32
 8003526:	6193      	str	r3, [r2, #24]
 8003528:	4b1d      	ldr	r3, [pc, #116]	; (80035a0 <MX_GPIO_Init+0xc8>)
 800352a:	699b      	ldr	r3, [r3, #24]
 800352c:	f003 0320 	and.w	r3, r3, #32
 8003530:	607b      	str	r3, [r7, #4]
 8003532:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003534:	4b1a      	ldr	r3, [pc, #104]	; (80035a0 <MX_GPIO_Init+0xc8>)
 8003536:	699b      	ldr	r3, [r3, #24]
 8003538:	4a19      	ldr	r2, [pc, #100]	; (80035a0 <MX_GPIO_Init+0xc8>)
 800353a:	f043 0308 	orr.w	r3, r3, #8
 800353e:	6193      	str	r3, [r2, #24]
 8003540:	4b17      	ldr	r3, [pc, #92]	; (80035a0 <MX_GPIO_Init+0xc8>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	603b      	str	r3, [r7, #0]
 800354a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 800354c:	2200      	movs	r2, #0
 800354e:	2101      	movs	r1, #1
 8003550:	4814      	ldr	r0, [pc, #80]	; (80035a4 <MX_GPIO_Init+0xcc>)
 8003552:	f003 f92f 	bl	80067b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FANS_POWER_GPIO_Port, FANS_POWER_Pin, GPIO_PIN_RESET);
 8003556:	2200      	movs	r2, #0
 8003558:	2101      	movs	r1, #1
 800355a:	4813      	ldr	r0, [pc, #76]	; (80035a8 <MX_GPIO_Init+0xd0>)
 800355c:	f003 f92a 	bl	80067b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8003560:	2301      	movs	r3, #1
 8003562:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003564:	2301      	movs	r3, #1
 8003566:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003568:	2300      	movs	r3, #0
 800356a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800356c:	2302      	movs	r3, #2
 800356e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8003570:	f107 0310 	add.w	r3, r7, #16
 8003574:	4619      	mov	r1, r3
 8003576:	480b      	ldr	r0, [pc, #44]	; (80035a4 <MX_GPIO_Init+0xcc>)
 8003578:	f002 ff88 	bl	800648c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FANS_POWER_Pin;
 800357c:	2301      	movs	r3, #1
 800357e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003580:	2301      	movs	r3, #1
 8003582:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003584:	2300      	movs	r3, #0
 8003586:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003588:	2302      	movs	r3, #2
 800358a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(FANS_POWER_GPIO_Port, &GPIO_InitStruct);
 800358c:	f107 0310 	add.w	r3, r7, #16
 8003590:	4619      	mov	r1, r3
 8003592:	4805      	ldr	r0, [pc, #20]	; (80035a8 <MX_GPIO_Init+0xd0>)
 8003594:	f002 ff7a 	bl	800648c <HAL_GPIO_Init>

}
 8003598:	bf00      	nop
 800359a:	3720      	adds	r7, #32
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40010800 	.word	0x40010800
 80035a8:	40011400 	.word	0x40011400

080035ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035b0:	f001 fa94 	bl	8004adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035b4:	f000 f83e 	bl	8003634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035b8:	f7ff ff8e 	bl	80034d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80035bc:	f7ff ff6e 	bl	800349c <MX_DMA_Init>
  MX_DAC_Init();
 80035c0:	f7ff ff06 	bl	80033d0 <MX_DAC_Init>
  MX_TIM1_Init();
 80035c4:	f000 ff22 	bl	800440c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80035c8:	f001 f946 	bl	8004858 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80035cc:	f001 f96e 	bl	80048ac <MX_USART2_UART_Init>
  MX_RTC_Init();
 80035d0:	f000 fa7c 	bl	8003acc <MX_RTC_Init>
  MX_ADC1_Init();
 80035d4:	f7ff fe0e 	bl	80031f4 <MX_ADC1_Init>
  MX_TIM2_Init();
 80035d8:	f000 ff68 	bl	80044ac <MX_TIM2_Init>
  MX_TIM3_Init();
 80035dc:	f000 ffbe 	bl	800455c <MX_TIM3_Init>
//  MX_IWDG_Init();
  /* USER CODE BEGIN 2 */

  HAL_Delay(3000);
 80035e0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80035e4:	f001 fadc 	bl	8004ba0 <HAL_Delay>

  FLASH_Init();   //flash????
 80035e8:	f000 f88e 	bl	8003708 <FLASH_Init>

  CommunicationInit();  //????
 80035ec:	f7fe fb68 	bl	8001cc0 <CommunicationInit>

  HAL_ADC_Start_DMA(&hadc1, AdcDMA_buf, 20);   //DMA
 80035f0:	2214      	movs	r2, #20
 80035f2:	490a      	ldr	r1, [pc, #40]	; (800361c <main+0x70>)
 80035f4:	480a      	ldr	r0, [pc, #40]	; (8003620 <main+0x74>)
 80035f6:	f001 fbe1 	bl	8004dbc <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim1);              //????
 80035fa:	480a      	ldr	r0, [pc, #40]	; (8003624 <main+0x78>)
 80035fc:	f004 f84e 	bl	800769c <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);  //PWM
 8003600:	2104      	movs	r1, #4
 8003602:	4809      	ldr	r0, [pc, #36]	; (8003628 <main+0x7c>)
 8003604:	f004 f8fa 	bl	80077fc <HAL_TIM_PWM_Start>

  ChangeDutyCycle(100);
 8003608:	4808      	ldr	r0, [pc, #32]	; (800362c <main+0x80>)
 800360a:	f7fe f80f 	bl	800162c <ChangeDutyCycle>

  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);   //DAC
 800360e:	2100      	movs	r1, #0
 8003610:	4807      	ldr	r0, [pc, #28]	; (8003630 <main+0x84>)
 8003612:	f001 fff6 	bl	8005602 <HAL_DAC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Idletask();
 8003616:	f7fd ff4b 	bl	80014b0 <Idletask>
 800361a:	e7fc      	b.n	8003616 <main+0x6a>
 800361c:	2000023c 	.word	0x2000023c
 8003620:	20001598 	.word	0x20001598
 8003624:	2000180c 	.word	0x2000180c
 8003628:	20001854 	.word	0x20001854
 800362c:	42c80000 	.word	0x42c80000
 8003630:	2000160c 	.word	0x2000160c

08003634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b096      	sub	sp, #88	; 0x58
 8003638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800363a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800363e:	2228      	movs	r2, #40	; 0x28
 8003640:	2100      	movs	r1, #0
 8003642:	4618      	mov	r0, r3
 8003644:	f005 fd52 	bl	80090ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003648:	f107 031c 	add.w	r3, r7, #28
 800364c:	2200      	movs	r2, #0
 800364e:	601a      	str	r2, [r3, #0]
 8003650:	605a      	str	r2, [r3, #4]
 8003652:	609a      	str	r2, [r3, #8]
 8003654:	60da      	str	r2, [r3, #12]
 8003656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003658:	1d3b      	adds	r3, r7, #4
 800365a:	2200      	movs	r2, #0
 800365c:	601a      	str	r2, [r3, #0]
 800365e:	605a      	str	r2, [r3, #4]
 8003660:	609a      	str	r2, [r3, #8]
 8003662:	60da      	str	r2, [r3, #12]
 8003664:	611a      	str	r2, [r3, #16]
 8003666:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8003668:	230d      	movs	r3, #13
 800366a:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800366c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003670:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003672:	2300      	movs	r3, #0
 8003674:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003676:	2301      	movs	r3, #1
 8003678:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800367a:	2301      	movs	r3, #1
 800367c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800367e:	2301      	movs	r3, #1
 8003680:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003682:	2302      	movs	r3, #2
 8003684:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003686:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800368a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800368c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003690:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003692:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003696:	4618      	mov	r0, r3
 8003698:	f003 f8b0 	bl	80067fc <HAL_RCC_OscConfig>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80036a2:	f000 f82b 	bl	80036fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036a6:	230f      	movs	r3, #15
 80036a8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036aa:	2302      	movs	r3, #2
 80036ac:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036ae:	2300      	movs	r3, #0
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036b8:	2300      	movs	r3, #0
 80036ba:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036bc:	f107 031c 	add.w	r3, r7, #28
 80036c0:	2102      	movs	r1, #2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f003 fb1a 	bl	8006cfc <HAL_RCC_ClockConfig>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80036ce:	f000 f815 	bl	80036fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 80036d2:	2303      	movs	r3, #3
 80036d4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80036d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036da:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80036dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036e0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036e2:	1d3b      	adds	r3, r7, #4
 80036e4:	4618      	mov	r0, r3
 80036e6:	f003 fca3 	bl	8007030 <HAL_RCCEx_PeriphCLKConfig>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d001      	beq.n	80036f4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80036f0:	f000 f804 	bl	80036fc <Error_Handler>
  }
}
 80036f4:	bf00      	nop
 80036f6:	3758      	adds	r7, #88	; 0x58
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003700:	bf00      	nop
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr

08003708 <FLASH_Init>:
static uint16_t FlashBuffer[STM32FLASH_PAGE_SIZE >> 1];
static uint32_t FLASH_WriteNotCheck(uint32_t Address, const uint16_t *Buffer, uint32_t NumToWrite);

/// FLASH
void FLASH_Init(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 800370c:	f002 fd2e 	bl	800616c <HAL_FLASH_Unlock>
	__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPERR);
 8003710:	4b03      	ldr	r3, [pc, #12]	; (8003720 <FLASH_Init+0x18>)
 8003712:	2234      	movs	r2, #52	; 0x34
 8003714:	60da      	str	r2, [r3, #12]
	HAL_FLASH_Lock();
 8003716:	f002 fd4f 	bl	80061b8 <HAL_FLASH_Lock>
}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40022000 	.word	0x40022000

08003724 <FLASH_Read>:
 * @param  Buffer  
 * @param  Size    
 * @return         
 */
uint32_t FLASH_Read(uint32_t Address, void *Buffer, uint32_t Size)
{
 8003724:	b480      	push	{r7}
 8003726:	b089      	sub	sp, #36	; 0x24
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
	uint32_t nread = Size;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	61fb      	str	r3, [r7, #28]
	uint8_t* d = (uint8_t *)Buffer;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	61bb      	str	r3, [r7, #24]
	const uint8_t* s = (const uint8_t *)Address;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	617b      	str	r3, [r7, #20]

	if (!Buffer || Address < STM32FLASH_BASE || Address >= STM32FLASH_END)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d007      	beq.n	8003752 <FLASH_Read+0x2e>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003748:	d303      	bcc.n	8003752 <FLASH_Read+0x2e>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	4a19      	ldr	r2, [pc, #100]	; (80037b4 <FLASH_Read+0x90>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d90e      	bls.n	8003770 <FLASH_Read+0x4c>
		return 0;
 8003752:	2300      	movs	r3, #0
 8003754:	e029      	b.n	80037aa <FLASH_Read+0x86>

	while (nread >= sizeof(uint32_t) && (((uint32_t)s) <= (STM32FLASH_END - 4)))
	{
		*(uint32_t *)d = *(uint32_t *)s;
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	69bb      	ldr	r3, [r7, #24]
 800375c:	601a      	str	r2, [r3, #0]
		d += sizeof(uint32_t);
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	3304      	adds	r3, #4
 8003762:	61bb      	str	r3, [r7, #24]
		s += sizeof(uint32_t);
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	3304      	adds	r3, #4
 8003768:	617b      	str	r3, [r7, #20]
		nread -= sizeof(uint32_t);
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3b04      	subs	r3, #4
 800376e:	61fb      	str	r3, [r7, #28]
	while (nread >= sizeof(uint32_t) && (((uint32_t)s) <= (STM32FLASH_END - 4)))
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	2b03      	cmp	r3, #3
 8003774:	d90f      	bls.n	8003796 <FLASH_Read+0x72>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	4a0f      	ldr	r2, [pc, #60]	; (80037b8 <FLASH_Read+0x94>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d9eb      	bls.n	8003756 <FLASH_Read+0x32>
	}

	while (nread && (((uint32_t)s) < STM32FLASH_END))
 800377e:	e00a      	b.n	8003796 <FLASH_Read+0x72>
	{
		*d++ = *s++;
 8003780:	697a      	ldr	r2, [r7, #20]
 8003782:	1c53      	adds	r3, r2, #1
 8003784:	617b      	str	r3, [r7, #20]
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	1c59      	adds	r1, r3, #1
 800378a:	61b9      	str	r1, [r7, #24]
 800378c:	7812      	ldrb	r2, [r2, #0]
 800378e:	701a      	strb	r2, [r3, #0]
		nread--;
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	3b01      	subs	r3, #1
 8003794:	61fb      	str	r3, [r7, #28]
	while (nread && (((uint32_t)s) < STM32FLASH_END))
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <FLASH_Read+0x80>
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	4a05      	ldr	r2, [pc, #20]	; (80037b4 <FLASH_Read+0x90>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d9ed      	bls.n	8003780 <FLASH_Read+0x5c>
	}

	return Size - nread;
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	1ad3      	subs	r3, r2, r3
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3724      	adds	r7, #36	; 0x24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr
 80037b4:	0800ffff 	.word	0x0800ffff
 80037b8:	0800fffc 	.word	0x0800fffc

080037bc <FLASH_Write>:
 * @param  Buffer     2
 * @param  NumToWrite 2
 * @return            
 */
uint32_t FLASH_Write(uint32_t Address, const uint16_t *Buffer, uint32_t NumToWrite)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b092      	sub	sp, #72	; 0x48
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 80037c8:	2300      	movs	r3, #0
 80037ca:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t pagepos = 0;         // 
 80037cc:	2300      	movs	r3, #0
 80037ce:	643b      	str	r3, [r7, #64]	; 0x40
	uint32_t pageoff = 0;         // 
 80037d0:	2300      	movs	r3, #0
 80037d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pagefre = 0;         // 
 80037d4:	2300      	movs	r3, #0
 80037d6:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t offset = 0;          // AddressFLASH
 80037d8:	2300      	movs	r3, #0
 80037da:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t nwrite = NumToWrite; // 
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	637b      	str	r3, [r7, #52]	; 0x34

	/*  */
	if (Address < STM32FLASH_BASE || Address > (STM32FLASH_END - 2) || NumToWrite == 0 || Buffer == NULL)
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037e6:	d309      	bcc.n	80037fc <FLASH_Write+0x40>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4a67      	ldr	r2, [pc, #412]	; (8003988 <FLASH_Write+0x1cc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d205      	bcs.n	80037fc <FLASH_Write+0x40>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <FLASH_Write+0x40>
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d101      	bne.n	8003800 <FLASH_Write+0x44>
		return 0;
 80037fc:	2300      	movs	r3, #0
 80037fe:	e0bf      	b.n	8003980 <FLASH_Write+0x1c4>

	/* FLASH */
	HAL_FLASH_Unlock();
 8003800:	f002 fcb4 	bl	800616c <HAL_FLASH_Unlock>

	/*  */
	offset = Address - STM32FLASH_BASE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800380a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/*  */
	pagepos = offset / STM32FLASH_PAGE_SIZE;
 800380c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800380e:	0adb      	lsrs	r3, r3, #11
 8003810:	643b      	str	r3, [r7, #64]	; 0x40

	/*  */
	pageoff = ((offset % STM32FLASH_PAGE_SIZE) >> 1);
 8003812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003814:	085b      	lsrs	r3, r3, #1
 8003816:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381a:	63fb      	str	r3, [r7, #60]	; 0x3c

	/*  */
	pagefre = ((STM32FLASH_PAGE_SIZE >> 1) - pageoff);
 800381c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800381e:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8003822:	63bb      	str	r3, [r7, #56]	; 0x38

	/*  */
	if (nwrite <= pagefre)
 8003824:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003828:	429a      	cmp	r2, r3
 800382a:	f200 809b 	bhi.w	8003964 <FLASH_Write+0x1a8>
		pagefre = nwrite;
 800382e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003830:	63bb      	str	r3, [r7, #56]	; 0x38

	while (nwrite != 0)
 8003832:	e097      	b.n	8003964 <FLASH_Write+0x1a8>
	{
		/*  */
		if (pagepos >= STM32FLASH_PAGE_NUM)
 8003834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003836:	2b1f      	cmp	r3, #31
 8003838:	f200 8099 	bhi.w	800396e <FLASH_Write+0x1b2>
			break;

		/*  */
		FLASH_Read(STM32FLASH_BASE + pagepos * STM32FLASH_PAGE_SIZE, FlashBuffer, STM32FLASH_PAGE_SIZE);
 800383c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800383e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003842:	02db      	lsls	r3, r3, #11
 8003844:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003848:	4950      	ldr	r1, [pc, #320]	; (800398c <FLASH_Write+0x1d0>)
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff ff6a 	bl	8003724 <FLASH_Read>

		/*  */
		for (i = 0; i < pagefre; i++)
 8003850:	2300      	movs	r3, #0
 8003852:	647b      	str	r3, [r7, #68]	; 0x44
 8003854:	e00d      	b.n	8003872 <FLASH_Write+0xb6>
		{
			if (*(FlashBuffer + pageoff + i) != 0xFFFF) /* FLASH0xFF */
 8003856:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003858:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800385a:	4413      	add	r3, r2
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	4a4b      	ldr	r2, [pc, #300]	; (800398c <FLASH_Write+0x1d0>)
 8003860:	4413      	add	r3, r2
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003868:	4293      	cmp	r3, r2
 800386a:	d107      	bne.n	800387c <FLASH_Write+0xc0>
		for (i = 0; i < pagefre; i++)
 800386c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800386e:	3301      	adds	r3, #1
 8003870:	647b      	str	r3, [r7, #68]	; 0x44
 8003872:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003876:	429a      	cmp	r2, r3
 8003878:	d3ed      	bcc.n	8003856 <FLASH_Write+0x9a>
 800387a:	e000      	b.n	800387e <FLASH_Write+0xc2>
				break;
 800387c:	bf00      	nop
		}

		if (i < pagefre)
 800387e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003882:	429a      	cmp	r2, r3
 8003884:	d245      	bcs.n	8003912 <FLASH_Write+0x156>
		{
			uint32_t count = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t index = 0;
 800388a:	2300      	movs	r3, #0
 800388c:	633b      	str	r3, [r7, #48]	; 0x30
			uint32_t PageError = 0;
 800388e:	2300      	movs	r3, #0
 8003890:	623b      	str	r3, [r7, #32]
			FLASH_EraseInitTypeDef pEraseInit;

			/*  */
			pEraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8003892:	2300      	movs	r3, #0
 8003894:	613b      	str	r3, [r7, #16]
			pEraseInit.PageAddress = STM32FLASH_BASE + pagepos * STM32FLASH_PAGE_SIZE;
 8003896:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003898:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800389c:	02db      	lsls	r3, r3, #11
 800389e:	61bb      	str	r3, [r7, #24]
			pEraseInit.Banks = FLASH_BANK_1;
 80038a0:	2301      	movs	r3, #1
 80038a2:	617b      	str	r3, [r7, #20]
			pEraseInit.NbPages = 1;
 80038a4:	2301      	movs	r3, #1
 80038a6:	61fb      	str	r3, [r7, #28]
			if (HAL_FLASHEx_Erase(&pEraseInit, &PageError) != HAL_OK)
 80038a8:	f107 0220 	add.w	r2, r7, #32
 80038ac:	f107 0310 	add.w	r3, r7, #16
 80038b0:	4611      	mov	r1, r2
 80038b2:	4618      	mov	r0, r3
 80038b4:	f002 fd42 	bl	800633c <HAL_FLASHEx_Erase>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d159      	bne.n	8003972 <FLASH_Write+0x1b6>
				break;

			/*  */
			for (index = 0; index < pagefre; index++)
 80038be:	2300      	movs	r3, #0
 80038c0:	633b      	str	r3, [r7, #48]	; 0x30
 80038c2:	e00e      	b.n	80038e2 <FLASH_Write+0x126>
			{
				*(FlashBuffer + pageoff + index) = *(Buffer + index);
 80038c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	441a      	add	r2, r3
 80038cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80038ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038d0:	440b      	add	r3, r1
 80038d2:	005b      	lsls	r3, r3, #1
 80038d4:	492d      	ldr	r1, [pc, #180]	; (800398c <FLASH_Write+0x1d0>)
 80038d6:	440b      	add	r3, r1
 80038d8:	8812      	ldrh	r2, [r2, #0]
 80038da:	801a      	strh	r2, [r3, #0]
			for (index = 0; index < pagefre; index++)
 80038dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038de:	3301      	adds	r3, #1
 80038e0:	633b      	str	r3, [r7, #48]	; 0x30
 80038e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d3ec      	bcc.n	80038c4 <FLASH_Write+0x108>
			}

			/* FLASH */
			count = FLASH_WriteNotCheck(STM32FLASH_BASE + pagepos * STM32FLASH_PAGE_SIZE, FlashBuffer, STM32FLASH_PAGE_SIZE >> 1);
 80038ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038ec:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80038f0:	02db      	lsls	r3, r3, #11
 80038f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80038f6:	4925      	ldr	r1, [pc, #148]	; (800398c <FLASH_Write+0x1d0>)
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 f849 	bl	8003990 <FLASH_WriteNotCheck>
 80038fe:	6278      	str	r0, [r7, #36]	; 0x24
			if (count != (STM32FLASH_PAGE_SIZE >> 1))
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003906:	d013      	beq.n	8003930 <FLASH_Write+0x174>
			{
				nwrite -= count;
 8003908:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800390a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800390c:	1ad3      	subs	r3, r2, r3
 800390e:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 8003910:	e030      	b.n	8003974 <FLASH_Write+0x1b8>
			}
		}
		else
		{
			/*  */
			uint32_t count = FLASH_WriteNotCheck(Address, Buffer, pagefre);
 8003912:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	68f8      	ldr	r0, [r7, #12]
 8003918:	f000 f83a 	bl	8003990 <FLASH_WriteNotCheck>
 800391c:	62b8      	str	r0, [r7, #40]	; 0x28
			if (count != pagefre)
 800391e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003922:	429a      	cmp	r2, r3
 8003924:	d004      	beq.n	8003930 <FLASH_Write+0x174>
			{
				nwrite -= count;
 8003926:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	637b      	str	r3, [r7, #52]	; 0x34
				break;
 800392e:	e021      	b.n	8003974 <FLASH_Write+0x1b8>
			}
		}

		Buffer += pagefre;         /*          */
 8003930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	4413      	add	r3, r2
 8003938:	60bb      	str	r3, [r7, #8]
		Address += (pagefre << 1); /*          */
 800393a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	4413      	add	r3, r2
 8003942:	60fb      	str	r3, [r7, #12]
		nwrite -= pagefre;         /*  */
 8003944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	637b      	str	r3, [r7, #52]	; 0x34

		pagepos++;     /*            */
 800394c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800394e:	3301      	adds	r3, #1
 8003950:	643b      	str	r3, [r7, #64]	; 0x40
		pageoff = 0;   /*   */
 8003952:	2300      	movs	r3, #0
 8003954:	63fb      	str	r3, [r7, #60]	; 0x3c

		/*  */
		pagefre = nwrite >= (STM32FLASH_PAGE_SIZE >> 1) ? (STM32FLASH_PAGE_SIZE >> 1) : nwrite;
 8003956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800395c:	bf28      	it	cs
 800395e:	f44f 6380 	movcs.w	r3, #1024	; 0x400
 8003962:	63bb      	str	r3, [r7, #56]	; 0x38
	while (nwrite != 0)
 8003964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003966:	2b00      	cmp	r3, #0
 8003968:	f47f af64 	bne.w	8003834 <FLASH_Write+0x78>
 800396c:	e002      	b.n	8003974 <FLASH_Write+0x1b8>
			break;
 800396e:	bf00      	nop
 8003970:	e000      	b.n	8003974 <FLASH_Write+0x1b8>
				break;
 8003972:	bf00      	nop
	}

	/* FLASH */
	HAL_FLASH_Lock();
 8003974:	f002 fc20 	bl	80061b8 <HAL_FLASH_Lock>

	return ((NumToWrite - nwrite) << 1);
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	005b      	lsls	r3, r3, #1
}
 8003980:	4618      	mov	r0, r3
 8003982:	3748      	adds	r7, #72	; 0x48
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	0800ffff 	.word	0x0800ffff
 800398c:	2000028c 	.word	0x2000028c

08003990 <FLASH_WriteNotCheck>:

static uint32_t FLASH_WriteNotCheck(uint32_t Address, const uint16_t *Buffer, uint32_t NumToWrite)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
	uint32_t nwrite = NumToWrite;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	617b      	str	r3, [r7, #20]
	uint32_t addrmax = STM32FLASH_END - 2;
 80039a0:	4b16      	ldr	r3, [pc, #88]	; (80039fc <FLASH_WriteNotCheck+0x6c>)
 80039a2:	613b      	str	r3, [r7, #16]

	while (nwrite)
 80039a4:	e01c      	b.n	80039e0 <FLASH_WriteNotCheck+0x50>
	{
		if (Address > addrmax)
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d81c      	bhi.n	80039e8 <FLASH_WriteNotCheck+0x58>
			break;

		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, Address, *Buffer);
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	f04f 0300 	mov.w	r3, #0
 80039b8:	68f9      	ldr	r1, [r7, #12]
 80039ba:	2001      	movs	r0, #1
 80039bc:	f002 fb66 	bl	800608c <HAL_FLASH_Program>
		if ((*(__IO uint16_t*) Address) != *Buffer)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	b29a      	uxth	r2, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d10e      	bne.n	80039ec <FLASH_WriteNotCheck+0x5c>
			break;

		nwrite--;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	3b01      	subs	r3, #1
 80039d2:	617b      	str	r3, [r7, #20]
		Buffer++;
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	3302      	adds	r3, #2
 80039d8:	60bb      	str	r3, [r7, #8]
		Address += 2;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	3302      	adds	r3, #2
 80039de:	60fb      	str	r3, [r7, #12]
	while (nwrite)
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1df      	bne.n	80039a6 <FLASH_WriteNotCheck+0x16>
 80039e6:	e002      	b.n	80039ee <FLASH_WriteNotCheck+0x5e>
			break;
 80039e8:	bf00      	nop
 80039ea:	e000      	b.n	80039ee <FLASH_WriteNotCheck+0x5e>
			break;
 80039ec:	bf00      	nop
	}
	return (NumToWrite - nwrite);
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	1ad3      	subs	r3, r2, r3
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3718      	adds	r7, #24
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	0800fffe 	.word	0x0800fffe

08003a00 <EndianSwap>:


#include "publicfunc.h"

void EndianSwap(uint8_t *pData, uint8_t startIndex, uint8_t length)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	70fb      	strb	r3, [r7, #3]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	70bb      	strb	r3, [r7, #2]
    uint8_t i,cnt,end,start;
    cnt = length / 2;
 8003a10:	78bb      	ldrb	r3, [r7, #2]
 8003a12:	085b      	lsrs	r3, r3, #1
 8003a14:	73bb      	strb	r3, [r7, #14]
    start = startIndex;
 8003a16:	78fb      	ldrb	r3, [r7, #3]
 8003a18:	737b      	strb	r3, [r7, #13]
    end  = startIndex + length - 1;
 8003a1a:	78fa      	ldrb	r2, [r7, #3]
 8003a1c:	78bb      	ldrb	r3, [r7, #2]
 8003a1e:	4413      	add	r3, r2
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	3b01      	subs	r3, #1
 8003a24:	733b      	strb	r3, [r7, #12]
    uint8_t tmp;
    for (i = 0; i < cnt; i++)
 8003a26:	2300      	movs	r3, #0
 8003a28:	73fb      	strb	r3, [r7, #15]
 8003a2a:	e020      	b.n	8003a6e <EndianSwap+0x6e>
    {
        tmp            = pData[start+i];
 8003a2c:	7b7a      	ldrb	r2, [r7, #13]
 8003a2e:	7bfb      	ldrb	r3, [r7, #15]
 8003a30:	4413      	add	r3, r2
 8003a32:	461a      	mov	r2, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4413      	add	r3, r2
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	72fb      	strb	r3, [r7, #11]
        pData[start+i] = pData[end-i];
 8003a3c:	7b3a      	ldrb	r2, [r7, #12]
 8003a3e:	7bfb      	ldrb	r3, [r7, #15]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	461a      	mov	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	441a      	add	r2, r3
 8003a48:	7b79      	ldrb	r1, [r7, #13]
 8003a4a:	7bfb      	ldrb	r3, [r7, #15]
 8003a4c:	440b      	add	r3, r1
 8003a4e:	4619      	mov	r1, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	440b      	add	r3, r1
 8003a54:	7812      	ldrb	r2, [r2, #0]
 8003a56:	701a      	strb	r2, [r3, #0]
        pData[end-i]   = tmp;
 8003a58:	7b3a      	ldrb	r2, [r7, #12]
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4413      	add	r3, r2
 8003a64:	7afa      	ldrb	r2, [r7, #11]
 8003a66:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < cnt; i++)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
 8003a6e:	7bfa      	ldrb	r2, [r7, #15]
 8003a70:	7bbb      	ldrb	r3, [r7, #14]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d3da      	bcc.n	8003a2c <EndianSwap+0x2c>
    }
}
 8003a76:	bf00      	nop
 8003a78:	bf00      	nop
 8003a7a:	3714      	adds	r7, #20
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bc80      	pop	{r7}
 8003a80:	4770      	bx	lr

08003a82 <Midfliter>:
        while((val <= old_val)||(val > new_val));
    }
}

uint16_t Midfliter(uint16_t* dat,uint16_t num)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	uint32_t sum = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60bb      	str	r3, [r7, #8]
	for(i = 0;i<num;i++)
 8003a92:	2300      	movs	r3, #0
 8003a94:	81fb      	strh	r3, [r7, #14]
 8003a96:	e00b      	b.n	8003ab0 <Midfliter+0x2e>
	{
		sum+=dat[i];
 8003a98:	89fb      	ldrh	r3, [r7, #14]
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	60bb      	str	r3, [r7, #8]
	for(i = 0;i<num;i++)
 8003aaa:	89fb      	ldrh	r3, [r7, #14]
 8003aac:	3301      	adds	r3, #1
 8003aae:	81fb      	strh	r3, [r7, #14]
 8003ab0:	89fa      	ldrh	r2, [r7, #14]
 8003ab2:	887b      	ldrh	r3, [r7, #2]
 8003ab4:	429a      	cmp	r2, r3
 8003ab6:	d3ef      	bcc.n	8003a98 <Midfliter+0x16>
	}
	return (uint16_t)(sum/num);
 8003ab8:	887b      	ldrh	r3, [r7, #2]
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ac0:	b29b      	uxth	r3, r3
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3714      	adds	r7, #20
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bc80      	pop	{r7}
 8003aca:	4770      	bx	lr

08003acc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8003ad2:	f107 0308 	add.w	r3, r7, #8
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	460a      	mov	r2, r1
 8003ada:	801a      	strh	r2, [r3, #0]
 8003adc:	460a      	mov	r2, r1
 8003ade:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003ae4:	4b1f      	ldr	r3, [pc, #124]	; (8003b64 <MX_RTC_Init+0x98>)
 8003ae6:	4a20      	ldr	r2, [pc, #128]	; (8003b68 <MX_RTC_Init+0x9c>)
 8003ae8:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8003aea:	4b1e      	ldr	r3, [pc, #120]	; (8003b64 <MX_RTC_Init+0x98>)
 8003aec:	f04f 32ff 	mov.w	r2, #4294967295
 8003af0:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8003af2:	4b1c      	ldr	r3, [pc, #112]	; (8003b64 <MX_RTC_Init+0x98>)
 8003af4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003af8:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003afa:	481a      	ldr	r0, [pc, #104]	; (8003b64 <MX_RTC_Init+0x98>)
 8003afc:	f003 fc34 	bl	8007368 <HAL_RTC_Init>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8003b06:	f7ff fdf9 	bl	80036fc <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */
  if(HAL_RTCEx_BKUPRead(&hrtc,RTC_BKP_DR1)!=0x5050)//???
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	4815      	ldr	r0, [pc, #84]	; (8003b64 <MX_RTC_Init+0x98>)
 8003b0e:	f003 fd59 	bl	80075c4 <HAL_RTCEx_BKUPRead>
 8003b12:	4603      	mov	r3, r0
 8003b14:	f245 0250 	movw	r2, #20560	; 0x5050
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d01b      	beq.n	8003b54 <MX_RTC_Init+0x88>
  {
	  uint32_t stramp;

	  sTime.Hours = 30;
 8003b1c:	231e      	movs	r3, #30
 8003b1e:	723b      	strb	r3, [r7, #8]
	  sTime.Minutes = 13;
 8003b20:	230d      	movs	r3, #13
 8003b22:	727b      	strb	r3, [r7, #9]
	  sTime.Seconds = 30;
 8003b24:	231e      	movs	r3, #30
 8003b26:	72bb      	strb	r3, [r7, #10]

	  DateToUpdate.WeekDay = 5;
 8003b28:	2305      	movs	r3, #5
 8003b2a:	713b      	strb	r3, [r7, #4]
	  DateToUpdate.Month = 12;
 8003b2c:	230c      	movs	r3, #12
 8003b2e:	717b      	strb	r3, [r7, #5]
	  DateToUpdate.Date = 25;
 8003b30:	2319      	movs	r3, #25
 8003b32:	71bb      	strb	r3, [r7, #6]
	  DateToUpdate.Year = 20;
 8003b34:	2314      	movs	r3, #20
 8003b36:	71fb      	strb	r3, [r7, #7]

	  stramp = time2Stamp(DateToUpdate,sTime);
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 f83e 	bl	8003bbc <time2Stamp>
 8003b40:	60f8      	str	r0, [r7, #12]
	  SetRtcCount(stramp);
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 fa42 	bl	8003fcc <SetRtcCount>

  	  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x5050);//???
 8003b48:	f245 0250 	movw	r2, #20560	; 0x5050
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4805      	ldr	r0, [pc, #20]	; (8003b64 <MX_RTC_Init+0x98>)
 8003b50:	f003 fd1e 	bl	8007590 <HAL_RTCEx_BKUPWrite>
  }

  myRtc_Get_DateTime(&sdatestructure,&stimestructure);   //
 8003b54:	4905      	ldr	r1, [pc, #20]	; (8003b6c <MX_RTC_Init+0xa0>)
 8003b56:	4806      	ldr	r0, [pc, #24]	; (8003b70 <MX_RTC_Init+0xa4>)
 8003b58:	f000 fa1a 	bl	8003f90 <myRtc_Get_DateTime>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003b5c:	3710      	adds	r7, #16
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20001620 	.word	0x20001620
 8003b68:	40002800 	.word	0x40002800
 8003b6c:	20000a90 	.word	0x20000a90
 8003b70:	20000a8c 	.word	0x20000a8c

08003b74 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a0b      	ldr	r2, [pc, #44]	; (8003bb0 <HAL_RTC_MspInit+0x3c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d110      	bne.n	8003ba8 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8003b86:	f002 fe2d 	bl	80067e4 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8003b8a:	4b0a      	ldr	r3, [pc, #40]	; (8003bb4 <HAL_RTC_MspInit+0x40>)
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	4a09      	ldr	r2, [pc, #36]	; (8003bb4 <HAL_RTC_MspInit+0x40>)
 8003b90:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003b94:	61d3      	str	r3, [r2, #28]
 8003b96:	4b07      	ldr	r3, [pc, #28]	; (8003bb4 <HAL_RTC_MspInit+0x40>)
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003ba2:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <HAL_RTC_MspInit+0x44>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003ba8:	bf00      	nop
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	40002800 	.word	0x40002800
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	4242043c 	.word	0x4242043c

08003bbc <time2Stamp>:

/*
 *  
 */
uint32_t time2Stamp(RTC_DateTypeDef date, RTC_TimeTypeDef time)
{
 8003bbc:	b4b0      	push	{r4, r5, r7}
 8003bbe:	b08b      	sub	sp, #44	; 0x2c
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
	uint32_t result;
	uint16_t monDays[12] = {0,31, 59, 90, 120, 151, 181, 212, 243, 273, 304, 334};
 8003bc6:	4b42      	ldr	r3, [pc, #264]	; (8003cd0 <time2Stamp+0x114>)
 8003bc8:	f107 0408 	add.w	r4, r7, #8
 8003bcc:	461d      	mov	r5, r3
 8003bce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bd2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003bd6:	e884 0003 	stmia.w	r4, {r0, r1}
	uint16_t Year=date.Year+2000;
 8003bda:	79fb      	ldrb	r3, [r7, #7]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003be2:	84fb      	strh	r3, [r7, #38]	; 0x26
	result = (Year - 1970) * 365 * 24 * 3600 + (monDays[date.Month-1] + date.Date - 1) * 24 * 3600 + (time.Hours-8) * 3600 + time.Minutes * 60 + time.Seconds;
 8003be4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003be6:	f2a3 73b2 	subw	r3, r3, #1970	; 0x7b2
 8003bea:	4a3a      	ldr	r2, [pc, #232]	; (8003cd4 <time2Stamp+0x118>)
 8003bec:	fb02 f203 	mul.w	r2, r2, r3
 8003bf0:	797b      	ldrb	r3, [r7, #5]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	005b      	lsls	r3, r3, #1
 8003bf6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003bfa:	440b      	add	r3, r1
 8003bfc:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8003c00:	4619      	mov	r1, r3
 8003c02:	79bb      	ldrb	r3, [r7, #6]
 8003c04:	440b      	add	r3, r1
 8003c06:	3b01      	subs	r3, #1
 8003c08:	4933      	ldr	r1, [pc, #204]	; (8003cd8 <time2Stamp+0x11c>)
 8003c0a:	fb01 f303 	mul.w	r3, r1, r3
 8003c0e:	441a      	add	r2, r3
 8003c10:	783b      	ldrb	r3, [r7, #0]
 8003c12:	3b08      	subs	r3, #8
 8003c14:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003c18:	fb01 f303 	mul.w	r3, r1, r3
 8003c1c:	441a      	add	r2, r3
 8003c1e:	787b      	ldrb	r3, [r7, #1]
 8003c20:	4619      	mov	r1, r3
 8003c22:	460b      	mov	r3, r1
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	1a5b      	subs	r3, r3, r1
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	78ba      	ldrb	r2, [r7, #2]
 8003c2e:	4413      	add	r3, r2
 8003c30:	623b      	str	r3, [r7, #32]

	result += (date.Month>2 && (Year % 4 == 0) && (Year % 100 != 0 || Year % 400 == 0))*24*3600;	//
 8003c32:	797b      	ldrb	r3, [r7, #5]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d920      	bls.n	8003c7a <time2Stamp+0xbe>
 8003c38:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d11a      	bne.n	8003c7a <time2Stamp+0xbe>
 8003c44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c46:	4a25      	ldr	r2, [pc, #148]	; (8003cdc <time2Stamp+0x120>)
 8003c48:	fba2 1203 	umull	r1, r2, r2, r3
 8003c4c:	0952      	lsrs	r2, r2, #5
 8003c4e:	2164      	movs	r1, #100	; 0x64
 8003c50:	fb01 f202 	mul.w	r2, r1, r2
 8003c54:	1a9b      	subs	r3, r3, r2
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10c      	bne.n	8003c76 <time2Stamp+0xba>
 8003c5c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c5e:	4a1f      	ldr	r2, [pc, #124]	; (8003cdc <time2Stamp+0x120>)
 8003c60:	fba2 1203 	umull	r1, r2, r2, r3
 8003c64:	09d2      	lsrs	r2, r2, #7
 8003c66:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003c6a:	fb01 f202 	mul.w	r2, r1, r2
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d101      	bne.n	8003c7a <time2Stamp+0xbe>
 8003c76:	2301      	movs	r3, #1
 8003c78:	e000      	b.n	8003c7c <time2Stamp+0xc0>
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	4a16      	ldr	r2, [pc, #88]	; (8003cd8 <time2Stamp+0x11c>)
 8003c7e:	fb02 f303 	mul.w	r3, r2, r3
 8003c82:	461a      	mov	r2, r3
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	4413      	add	r3, r2
 8003c88:	623b      	str	r3, [r7, #32]

	Year -= 1970;
 8003c8a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c8c:	f2a3 73b2 	subw	r3, r3, #1970	; 0x7b2
 8003c90:	84fb      	strh	r3, [r7, #38]	; 0x26
	result += (Year/4 - Year/100 + Year/400)*24 * 3600;		//
 8003c92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c94:	089b      	lsrs	r3, r3, #2
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	4619      	mov	r1, r3
 8003c9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003c9c:	4a0f      	ldr	r2, [pc, #60]	; (8003cdc <time2Stamp+0x120>)
 8003c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca2:	095b      	lsrs	r3, r3, #5
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	1acb      	subs	r3, r1, r3
 8003ca8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003caa:	490c      	ldr	r1, [pc, #48]	; (8003cdc <time2Stamp+0x120>)
 8003cac:	fba1 1202 	umull	r1, r2, r1, r2
 8003cb0:	09d2      	lsrs	r2, r2, #7
 8003cb2:	b292      	uxth	r2, r2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	4a08      	ldr	r2, [pc, #32]	; (8003cd8 <time2Stamp+0x11c>)
 8003cb8:	fb02 f303 	mul.w	r3, r2, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	6a3b      	ldr	r3, [r7, #32]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	623b      	str	r3, [r7, #32]
	return result;
 8003cc4:	6a3b      	ldr	r3, [r7, #32]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	372c      	adds	r7, #44	; 0x2c
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bcb0      	pop	{r4, r5, r7}
 8003cce:	4770      	bx	lr
 8003cd0:	0800da00 	.word	0x0800da00
 8003cd4:	01e13380 	.word	0x01e13380
 8003cd8:	00015180 	.word	0x00015180
 8003cdc:	51eb851f 	.word	0x51eb851f

08003ce0 <Stamp2time>:
/*
 *    
 *   ???: 8???8-8
 */
void Stamp2time(RTC_DateTypeDef* pdate, RTC_TimeTypeDef* ptime,uint32_t Timestamp,int timezone)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b08c      	sub	sp, #48	; 0x30
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]

    uint16_t year = 1970;
 8003cee:	f240 73b2 	movw	r3, #1970	; 0x7b2
 8003cf2:	85fb      	strh	r3, [r7, #46]	; 0x2e
    uint32_t Counter = 0, CounterTemp; //Counter???1970 ??? 1 ??? 1 00:00:00 GMT
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t Month[12] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 8003cf8:	4a55      	ldr	r2, [pc, #340]	; (8003e50 <Stamp2time+0x170>)
 8003cfa:	f107 0314 	add.w	r3, r7, #20
 8003cfe:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d00:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint8_t i;

    Timestamp = Timestamp + timezone*3600;   //
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	461a      	mov	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4413      	add	r3, r2
 8003d14:	607b      	str	r3, [r7, #4]

    while(Counter <= Timestamp)     //???2018??????1970-1-1 0:0:0 ??? 2018-12-31 23:59:59????
 8003d16:	e015      	b.n	8003d44 <Stamp2time+0x64>
    {
        CounterTemp = Counter;             //CounterTemp1970-1-1 0:0:0 ??? 2017-12-31 23:59:59???????
 8003d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
        Counter += 31536000; //???
 8003d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d1e:	4b4d      	ldr	r3, [pc, #308]	; (8003e54 <Stamp2time+0x174>)
 8003d20:	4413      	add	r3, r2
 8003d22:	62bb      	str	r3, [r7, #40]	; 0x28
        if(IsLeapYear(year))
 8003d24:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 f89e 	bl	8003e68 <IsLeapYear>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d005      	beq.n	8003d3e <Stamp2time+0x5e>
        {
            Counter += 86400; //??????
 8003d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d34:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003d38:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d3c:	62bb      	str	r3, [r7, #40]	; 0x28
        }
        year++;
 8003d3e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003d40:	3301      	adds	r3, #1
 8003d42:	85fb      	strh	r3, [r7, #46]	; 0x2e
    while(Counter <= Timestamp)     //???2018??????1970-1-1 0:0:0 ??? 2018-12-31 23:59:59????
 8003d44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d9e5      	bls.n	8003d18 <Stamp2time+0x38>
    }
    pdate->Year = year - 1 - 2000; //?
 8003d4c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	332f      	adds	r3, #47	; 0x2f
 8003d52:	b2da      	uxtb	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	70da      	strb	r2, [r3, #3]
    Month[1] = (IsLeapYear(year - 1)?29:28);
 8003d58:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f000 f882 	bl	8003e68 <IsLeapYear>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <Stamp2time+0x8e>
 8003d6a:	231d      	movs	r3, #29
 8003d6c:	e000      	b.n	8003d70 <Stamp2time+0x90>
 8003d6e:	231c      	movs	r3, #28
 8003d70:	757b      	strb	r3, [r7, #21]
    Counter = Timestamp - CounterTemp; //Counter = Timestamp - CounterTemp  2018???
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
    CounterTemp = Counter/86400;          //CounterTemp = Counter/(24*3600)  2018????
 8003d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d7c:	4a36      	ldr	r2, [pc, #216]	; (8003e58 <Stamp2time+0x178>)
 8003d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d82:	0c1b      	lsrs	r3, r3, #16
 8003d84:	627b      	str	r3, [r7, #36]	; 0x24
    Counter -= CounterTemp*86400;        //????
 8003d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d88:	4a34      	ldr	r2, [pc, #208]	; (8003e5c <Stamp2time+0x17c>)
 8003d8a:	fb02 f303 	mul.w	r3, r2, r3
 8003d8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	62bb      	str	r3, [r7, #40]	; 0x28
    ptime->Hours = Counter / 3600; //???                       ???
 8003d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d96:	4a32      	ldr	r2, [pc, #200]	; (8003e60 <Stamp2time+0x180>)
 8003d98:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9c:	0adb      	lsrs	r3, r3, #11
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	701a      	strb	r2, [r3, #0]
    ptime->Minutes = Counter % 3600 / 60; //???
 8003da4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003da6:	4b2e      	ldr	r3, [pc, #184]	; (8003e60 <Stamp2time+0x180>)
 8003da8:	fba3 1302 	umull	r1, r3, r3, r2
 8003dac:	0adb      	lsrs	r3, r3, #11
 8003dae:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003db2:	fb01 f303 	mul.w	r3, r1, r3
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	4a2a      	ldr	r2, [pc, #168]	; (8003e64 <Stamp2time+0x184>)
 8003dba:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbe:	095b      	lsrs	r3, r3, #5
 8003dc0:	b2da      	uxtb	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	705a      	strb	r2, [r3, #1]
    ptime->Seconds = Counter % 60; //???
 8003dc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dc8:	4b26      	ldr	r3, [pc, #152]	; (8003e64 <Stamp2time+0x184>)
 8003dca:	fba3 2301 	umull	r2, r3, r3, r1
 8003dce:	095a      	lsrs	r2, r3, #5
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	1aca      	subs	r2, r1, r3
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	709a      	strb	r2, [r3, #2]
    for(i=0; i<12; i++)
 8003de0:	2300      	movs	r3, #0
 8003de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003de6:	e027      	b.n	8003e38 <Stamp2time+0x158>
    {
        if(CounterTemp < Month[i])                                        //
 8003de8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003dec:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003df0:	4413      	add	r3, r2
 8003df2:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8003df6:	461a      	mov	r2, r3
 8003df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d20c      	bcs.n	8003e18 <Stamp2time+0x138>
        {                                                                                                //CounterTempn31+28+31...???
        	pdate->Month = i + 1;                                                  // 132
 8003dfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e02:	3301      	adds	r3, #1
 8003e04:	b2da      	uxtb	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	705a      	strb	r2, [r3, #1]
        	pdate->Date = CounterTemp + 1;                                 //CounterTemp = Month[i] = 31???
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e0c:	b2db      	uxtb	r3, r3
 8003e0e:	3301      	adds	r3, #1
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	709a      	strb	r2, [r3, #2]
            break;                                                                                //1???
 8003e16:	e013      	b.n	8003e40 <Stamp2time+0x160>
        }
        CounterTemp -= Month[i];
 8003e18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e1c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003e20:	4413      	add	r3, r2
 8003e22:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8003e26:	461a      	mov	r2, r3
 8003e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e2a:	1a9b      	subs	r3, r3, r2
 8003e2c:	627b      	str	r3, [r7, #36]	; 0x24
    for(i=0; i<12; i++)
 8003e2e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e32:	3301      	adds	r3, #1
 8003e34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003e38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e3c:	2b0b      	cmp	r3, #11
 8003e3e:	d9d3      	bls.n	8003de8 <Stamp2time+0x108>
    }
    getWEEK(pdate);
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 f83f 	bl	8003ec4 <getWEEK>
}
 8003e46:	bf00      	nop
 8003e48:	3730      	adds	r7, #48	; 0x30
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	0800da18 	.word	0x0800da18
 8003e54:	01e13380 	.word	0x01e13380
 8003e58:	c22e4507 	.word	0xc22e4507
 8003e5c:	00015180 	.word	0x00015180
 8003e60:	91a2b3c5 	.word	0x91a2b3c5
 8003e64:	88888889 	.word	0x88888889

08003e68 <IsLeapYear>:
/*
 * 
 */
uint8_t IsLeapYear(uint16_t year)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	80fb      	strh	r3, [r7, #6]
    if(((year)%4==0 && (year)%100!=0) || (year)%400==0)
 8003e72:	88fb      	ldrh	r3, [r7, #6]
 8003e74:	f003 0303 	and.w	r3, r3, #3
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10b      	bne.n	8003e96 <IsLeapYear+0x2e>
 8003e7e:	88fb      	ldrh	r3, [r7, #6]
 8003e80:	4a0f      	ldr	r2, [pc, #60]	; (8003ec0 <IsLeapYear+0x58>)
 8003e82:	fba2 1203 	umull	r1, r2, r2, r3
 8003e86:	0952      	lsrs	r2, r2, #5
 8003e88:	2164      	movs	r1, #100	; 0x64
 8003e8a:	fb01 f202 	mul.w	r2, r1, r2
 8003e8e:	1a9b      	subs	r3, r3, r2
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10c      	bne.n	8003eb0 <IsLeapYear+0x48>
 8003e96:	88fb      	ldrh	r3, [r7, #6]
 8003e98:	4a09      	ldr	r2, [pc, #36]	; (8003ec0 <IsLeapYear+0x58>)
 8003e9a:	fba2 1203 	umull	r1, r2, r2, r3
 8003e9e:	09d2      	lsrs	r2, r2, #7
 8003ea0:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8003ea4:	fb01 f202 	mul.w	r2, r1, r2
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <IsLeapYear+0x4c>
        return 1; //???
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e000      	b.n	8003eb6 <IsLeapYear+0x4e>
    return 0;   //???
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	370c      	adds	r7, #12
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	51eb851f 	.word	0x51eb851f

08003ec4 <getWEEK>:
 *  :
 *  ???  week=(date+2*month+3*(month+1)/5+year+year/4-y/100+y/400)%7
 *  ??? : ??? ???13 14???    ,     0 -- 6
 */
void getWEEK(RTC_DateTypeDef* time)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b085      	sub	sp, #20
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
    uint16_t YY = 0;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	81fb      	strh	r3, [r7, #14]
    uint8_t MM = 0;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	737b      	strb	r3, [r7, #13]
    if(time->Month==1 || time->Month==2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	785b      	ldrb	r3, [r3, #1]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d003      	beq.n	8003ee4 <getWEEK+0x20>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	785b      	ldrb	r3, [r3, #1]
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d10a      	bne.n	8003efa <getWEEK+0x36>
    {
        MM = time->Month + 12;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	330c      	adds	r3, #12
 8003eea:	737b      	strb	r3, [r7, #13]
        YY = time->Year - 1 + 2000;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	78db      	ldrb	r3, [r3, #3]
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	f203 73cf 	addw	r3, r3, #1999	; 0x7cf
 8003ef6:	81fb      	strh	r3, [r7, #14]
 8003ef8:	e008      	b.n	8003f0c <getWEEK+0x48>
    }else{
        MM = time->Month;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	785b      	ldrb	r3, [r3, #1]
 8003efe:	737b      	strb	r3, [r7, #13]
        YY = time->Year + 2000;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	78db      	ldrb	r3, [r3, #3]
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8003f0a:	81fb      	strh	r3, [r7, #14]
    }
    time->WeekDay = ( (time->Date + 2*MM+3*(MM+1)/5+YY+YY/4-YY/100+YY/400)%7 ) + 1;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	789b      	ldrb	r3, [r3, #2]
 8003f10:	461a      	mov	r2, r3
 8003f12:	7b7b      	ldrb	r3, [r7, #13]
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	18d1      	adds	r1, r2, r3
 8003f18:	7b7b      	ldrb	r3, [r7, #13]
 8003f1a:	1c5a      	adds	r2, r3, #1
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	005b      	lsls	r3, r3, #1
 8003f20:	4413      	add	r3, r2
 8003f22:	4a18      	ldr	r2, [pc, #96]	; (8003f84 <getWEEK+0xc0>)
 8003f24:	fb82 0203 	smull	r0, r2, r2, r3
 8003f28:	1052      	asrs	r2, r2, #1
 8003f2a:	17db      	asrs	r3, r3, #31
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	18ca      	adds	r2, r1, r3
 8003f30:	89fb      	ldrh	r3, [r7, #14]
 8003f32:	4413      	add	r3, r2
 8003f34:	89fa      	ldrh	r2, [r7, #14]
 8003f36:	0892      	lsrs	r2, r2, #2
 8003f38:	b292      	uxth	r2, r2
 8003f3a:	4413      	add	r3, r2
 8003f3c:	89fa      	ldrh	r2, [r7, #14]
 8003f3e:	4912      	ldr	r1, [pc, #72]	; (8003f88 <getWEEK+0xc4>)
 8003f40:	fba1 1202 	umull	r1, r2, r1, r2
 8003f44:	0952      	lsrs	r2, r2, #5
 8003f46:	b292      	uxth	r2, r2
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	89fa      	ldrh	r2, [r7, #14]
 8003f4c:	490e      	ldr	r1, [pc, #56]	; (8003f88 <getWEEK+0xc4>)
 8003f4e:	fba1 1202 	umull	r1, r2, r1, r2
 8003f52:	09d2      	lsrs	r2, r2, #7
 8003f54:	b292      	uxth	r2, r2
 8003f56:	441a      	add	r2, r3
 8003f58:	4b0c      	ldr	r3, [pc, #48]	; (8003f8c <getWEEK+0xc8>)
 8003f5a:	fb83 1302 	smull	r1, r3, r3, r2
 8003f5e:	4413      	add	r3, r2
 8003f60:	1099      	asrs	r1, r3, #2
 8003f62:	17d3      	asrs	r3, r2, #31
 8003f64:	1ac9      	subs	r1, r1, r3
 8003f66:	460b      	mov	r3, r1
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	1a5b      	subs	r3, r3, r1
 8003f6c:	1ad1      	subs	r1, r2, r3
 8003f6e:	b2cb      	uxtb	r3, r1
 8003f70:	3301      	adds	r3, #1
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	701a      	strb	r2, [r3, #0]
}                     //(29 + 16 + 5 + 2018 +2018/4 - 2018/100 + 2018/400)%7
 8003f78:	bf00      	nop
 8003f7a:	3714      	adds	r7, #20
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bc80      	pop	{r7}
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	66666667 	.word	0x66666667
 8003f88:	51eb851f 	.word	0x51eb851f
 8003f8c:	92492493 	.word	0x92492493

08003f90 <myRtc_Get_DateTime>:

/*
 *     
 */
void myRtc_Get_DateTime(RTC_DateTypeDef* pdate, RTC_TimeTypeDef* ptime)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
	uint32_t timecount = 0;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
	timecount=RTC->CNTH;//??(??)
 8003f9e:	4b0a      	ldr	r3, [pc, #40]	; (8003fc8 <myRtc_Get_DateTime+0x38>)
 8003fa0:	699b      	ldr	r3, [r3, #24]
 8003fa2:	60fb      	str	r3, [r7, #12]
	timecount<<=16;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	041b      	lsls	r3, r3, #16
 8003fa8:	60fb      	str	r3, [r7, #12]
	timecount+=RTC->CNTL;
 8003faa:	4b07      	ldr	r3, [pc, #28]	; (8003fc8 <myRtc_Get_DateTime+0x38>)
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]

	Stamp2time(pdate,ptime,timecount,8);
 8003fb4:	2308      	movs	r3, #8
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	6839      	ldr	r1, [r7, #0]
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff fe90 	bl	8003ce0 <Stamp2time>
}
 8003fc0:	bf00      	nop
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	40002800 	.word	0x40002800

08003fcc <SetRtcCount>:

/*
 * ??
 */
void SetRtcCount(uint32_t tramp)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
	  //
	RCC->APB1ENR|=1<<28;//
 8003fd4:	4b19      	ldr	r3, [pc, #100]	; (800403c <SetRtcCount+0x70>)
 8003fd6:	69db      	ldr	r3, [r3, #28]
 8003fd8:	4a18      	ldr	r2, [pc, #96]	; (800403c <SetRtcCount+0x70>)
 8003fda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fde:	61d3      	str	r3, [r2, #28]
	RCC->APB1ENR|=1<<27;//
 8003fe0:	4b16      	ldr	r3, [pc, #88]	; (800403c <SetRtcCount+0x70>)
 8003fe2:	69db      	ldr	r3, [r3, #28]
 8003fe4:	4a15      	ldr	r2, [pc, #84]	; (800403c <SetRtcCount+0x70>)
 8003fe6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003fea:	61d3      	str	r3, [r2, #28]
	PWR->CR|=1<<8;    //
 8003fec:	4b14      	ldr	r3, [pc, #80]	; (8004040 <SetRtcCount+0x74>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a13      	ldr	r2, [pc, #76]	; (8004040 <SetRtcCount+0x74>)
 8003ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff6:	6013      	str	r3, [r2, #0]
	//!
	RTC->CRL|=1<<4;   //
 8003ff8:	4b12      	ldr	r3, [pc, #72]	; (8004044 <SetRtcCount+0x78>)
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4a11      	ldr	r2, [pc, #68]	; (8004044 <SetRtcCount+0x78>)
 8003ffe:	f043 0310 	orr.w	r3, r3, #16
 8004002:	6053      	str	r3, [r2, #4]
	RTC->CNTL = tramp&0xffff;
 8004004:	4a0f      	ldr	r2, [pc, #60]	; (8004044 <SetRtcCount+0x78>)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	b29b      	uxth	r3, r3
 800400a:	61d3      	str	r3, [r2, #28]
	RTC->CNTH = tramp>>16;
 800400c:	4a0d      	ldr	r2, [pc, #52]	; (8004044 <SetRtcCount+0x78>)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	0c1b      	lsrs	r3, r3, #16
 8004012:	6193      	str	r3, [r2, #24]
	RTC->CRL&=~(1<<4);//
 8004014:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <SetRtcCount+0x78>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	4a0a      	ldr	r2, [pc, #40]	; (8004044 <SetRtcCount+0x78>)
 800401a:	f023 0310 	bic.w	r3, r3, #16
 800401e:	6053      	str	r3, [r2, #4]
	while(!(RTC->CRL&(1<<5)));//RTC???
 8004020:	bf00      	nop
 8004022:	4b08      	ldr	r3, [pc, #32]	; (8004044 <SetRtcCount+0x78>)
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f003 0320 	and.w	r3, r3, #32
 800402a:	2b00      	cmp	r3, #0
 800402c:	d0f9      	beq.n	8004022 <SetRtcCount+0x56>
}
 800402e:	bf00      	nop
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	bc80      	pop	{r7}
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40021000 	.word	0x40021000
 8004040:	40007000 	.word	0x40007000
 8004044:	40002800 	.word	0x40002800

08004048 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800404e:	4b15      	ldr	r3, [pc, #84]	; (80040a4 <HAL_MspInit+0x5c>)
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	4a14      	ldr	r2, [pc, #80]	; (80040a4 <HAL_MspInit+0x5c>)
 8004054:	f043 0301 	orr.w	r3, r3, #1
 8004058:	6193      	str	r3, [r2, #24]
 800405a:	4b12      	ldr	r3, [pc, #72]	; (80040a4 <HAL_MspInit+0x5c>)
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	f003 0301 	and.w	r3, r3, #1
 8004062:	60bb      	str	r3, [r7, #8]
 8004064:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	4b0f      	ldr	r3, [pc, #60]	; (80040a4 <HAL_MspInit+0x5c>)
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	4a0e      	ldr	r2, [pc, #56]	; (80040a4 <HAL_MspInit+0x5c>)
 800406c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004070:	61d3      	str	r3, [r2, #28]
 8004072:	4b0c      	ldr	r3, [pc, #48]	; (80040a4 <HAL_MspInit+0x5c>)
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800407e:	4b0a      	ldr	r3, [pc, #40]	; (80040a8 <HAL_MspInit+0x60>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004092:	60fb      	str	r3, [r7, #12]
 8004094:	4a04      	ldr	r2, [pc, #16]	; (80040a8 <HAL_MspInit+0x60>)
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800409a:	bf00      	nop
 800409c:	3714      	adds	r7, #20
 800409e:	46bd      	mov	sp, r7
 80040a0:	bc80      	pop	{r7}
 80040a2:	4770      	bx	lr
 80040a4:	40021000 	.word	0x40021000
 80040a8:	40010000 	.word	0x40010000

080040ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040ac:	b480      	push	{r7}
 80040ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80040b0:	bf00      	nop
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bc80      	pop	{r7}
 80040b6:	4770      	bx	lr

080040b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040bc:	e7fe      	b.n	80040bc <HardFault_Handler+0x4>

080040be <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040be:	b480      	push	{r7}
 80040c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040c2:	e7fe      	b.n	80040c2 <MemManage_Handler+0x4>

080040c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040c8:	e7fe      	b.n	80040c8 <BusFault_Handler+0x4>

080040ca <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040ca:	b480      	push	{r7}
 80040cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040ce:	e7fe      	b.n	80040ce <UsageFault_Handler+0x4>

080040d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040d4:	bf00      	nop
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bc80      	pop	{r7}
 80040da:	4770      	bx	lr

080040dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040e0:	bf00      	nop
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040ec:	bf00      	nop
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040f8:	f000 fd36 	bl	8004b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040fc:	bf00      	nop
 80040fe:	bd80      	pop	{r7, pc}

08004100 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004104:	4802      	ldr	r0, [pc, #8]	; (8004110 <DMA1_Channel1_IRQHandler+0x10>)
 8004106:	f001 fd57 	bl	8005bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800410a:	bf00      	nop
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	200015c8 	.word	0x200015c8

08004114 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004118:	4802      	ldr	r0, [pc, #8]	; (8004124 <TIM1_UP_IRQHandler+0x10>)
 800411a:	f003 fc29 	bl	8007970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	2000180c 	.word	0x2000180c

08004128 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800412c:	4802      	ldr	r0, [pc, #8]	; (8004138 <TIM2_IRQHandler+0x10>)
 800412e:	f003 fc1f 	bl	8007970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004132:	bf00      	nop
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	20001854 	.word	0x20001854

0800413c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004140:	4802      	ldr	r0, [pc, #8]	; (800414c <TIM3_IRQHandler+0x10>)
 8004142:	f003 fc15 	bl	8007970 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20001634 	.word	0x20001634

08004150 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint8_t res = 0;
 8004156:	2300      	movs	r3, #0
 8004158:	71fb      	strb	r3, [r7, #7]
	//
	if(__HAL_UART_GET_FLAG(&huart1,UART_FLAG_RXNE) != RESET)
 800415a:	4b22      	ldr	r3, [pc, #136]	; (80041e4 <USART1_IRQHandler+0x94>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0320 	and.w	r3, r3, #32
 8004164:	2b20      	cmp	r3, #32
 8004166:	d11a      	bne.n	800419e <USART1_IRQHandler+0x4e>
	{
		HAL_UART_Receive(&huart1,&res,1,1000);
 8004168:	1df9      	adds	r1, r7, #7
 800416a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800416e:	2201      	movs	r2, #1
 8004170:	481c      	ldr	r0, [pc, #112]	; (80041e4 <USART1_IRQHandler+0x94>)
 8004172:	f004 fae8 	bl	8008746 <HAL_UART_Receive>
		//
		if(rx1Conut < 1000)
 8004176:	4b1c      	ldr	r3, [pc, #112]	; (80041e8 <USART1_IRQHandler+0x98>)
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800417e:	d209      	bcs.n	8004194 <USART1_IRQHandler+0x44>
		{
			receive1_buff[rx1Conut++] = res;
 8004180:	4b19      	ldr	r3, [pc, #100]	; (80041e8 <USART1_IRQHandler+0x98>)
 8004182:	881b      	ldrh	r3, [r3, #0]
 8004184:	1c5a      	adds	r2, r3, #1
 8004186:	b291      	uxth	r1, r2
 8004188:	4a17      	ldr	r2, [pc, #92]	; (80041e8 <USART1_IRQHandler+0x98>)
 800418a:	8011      	strh	r1, [r2, #0]
 800418c:	461a      	mov	r2, r3
 800418e:	79f9      	ldrb	r1, [r7, #7]
 8004190:	4b16      	ldr	r3, [pc, #88]	; (80041ec <USART1_IRQHandler+0x9c>)
 8004192:	5499      	strb	r1, [r3, r2]
		}

		__HAL_UART_CLEAR_FLAG(&huart1,UART_FLAG_RXNE);
 8004194:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <USART1_IRQHandler+0x94>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0220 	mvn.w	r2, #32
 800419c:	601a      	str	r2, [r3, #0]
	}
	//
	if(__HAL_UART_GET_FLAG(&huart1,UART_FLAG_IDLE) != RESET)
 800419e:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <USART1_IRQHandler+0x94>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0310 	and.w	r3, r3, #16
 80041a8:	2b10      	cmp	r3, #16
 80041aa:	d113      	bne.n	80041d4 <USART1_IRQHandler+0x84>
	{
		//??
		USART1_IdleCallback(receive1_buff,rx1Conut);
 80041ac:	4b0e      	ldr	r3, [pc, #56]	; (80041e8 <USART1_IRQHandler+0x98>)
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	4619      	mov	r1, r3
 80041b2:	480e      	ldr	r0, [pc, #56]	; (80041ec <USART1_IRQHandler+0x9c>)
 80041b4:	f000 fc4a 	bl	8004a4c <USART1_IdleCallback>
		rx1Conut = 0;
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <USART1_IRQHandler+0x98>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	801a      	strh	r2, [r3, #0]

		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 80041be:	2300      	movs	r3, #0
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	4b08      	ldr	r3, [pc, #32]	; (80041e4 <USART1_IRQHandler+0x94>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	603b      	str	r3, [r7, #0]
 80041ca:	4b06      	ldr	r3, [pc, #24]	; (80041e4 <USART1_IRQHandler+0x94>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	603b      	str	r3, [r7, #0]
 80041d2:	683b      	ldr	r3, [r7, #0]
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80041d4:	4803      	ldr	r0, [pc, #12]	; (80041e4 <USART1_IRQHandler+0x94>)
 80041d6:	f004 fb59 	bl	800888c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	2000189c 	.word	0x2000189c
 80041e8:	20000a9a 	.word	0x20000a9a
 80041ec:	20000a9c 	.word	0x20000a9c

080041f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	uint8_t res = 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	71fb      	strb	r3, [r7, #7]
	//
	if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_RXNE) != RESET)
 80041fa:	4b23      	ldr	r3, [pc, #140]	; (8004288 <USART2_IRQHandler+0x98>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0320 	and.w	r3, r3, #32
 8004204:	2b20      	cmp	r3, #32
 8004206:	d11c      	bne.n	8004242 <USART2_IRQHandler+0x52>
	{
		HAL_UART_Receive(&huart2,&res,1,1000);
 8004208:	1df9      	adds	r1, r7, #7
 800420a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800420e:	2201      	movs	r2, #1
 8004210:	481d      	ldr	r0, [pc, #116]	; (8004288 <USART2_IRQHandler+0x98>)
 8004212:	f004 fa98 	bl	8008746 <HAL_UART_Receive>
		//
		if(rx2Conut < 1000)
 8004216:	4b1d      	ldr	r3, [pc, #116]	; (800428c <USART2_IRQHandler+0x9c>)
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800421e:	d20b      	bcs.n	8004238 <USART2_IRQHandler+0x48>
		{
			receive2_buff[rx2Conut] = res;
 8004220:	4b1a      	ldr	r3, [pc, #104]	; (800428c <USART2_IRQHandler+0x9c>)
 8004222:	881b      	ldrh	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	79f9      	ldrb	r1, [r7, #7]
 8004228:	4b19      	ldr	r3, [pc, #100]	; (8004290 <USART2_IRQHandler+0xa0>)
 800422a:	5499      	strb	r1, [r3, r2]
			rx2Conut++;
 800422c:	4b17      	ldr	r3, [pc, #92]	; (800428c <USART2_IRQHandler+0x9c>)
 800422e:	881b      	ldrh	r3, [r3, #0]
 8004230:	3301      	adds	r3, #1
 8004232:	b29a      	uxth	r2, r3
 8004234:	4b15      	ldr	r3, [pc, #84]	; (800428c <USART2_IRQHandler+0x9c>)
 8004236:	801a      	strh	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(&huart2,UART_FLAG_RXNE);
 8004238:	4b13      	ldr	r3, [pc, #76]	; (8004288 <USART2_IRQHandler+0x98>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f06f 0220 	mvn.w	r2, #32
 8004240:	601a      	str	r2, [r3, #0]
	}
	//
	if(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_IDLE) != RESET)
 8004242:	4b11      	ldr	r3, [pc, #68]	; (8004288 <USART2_IRQHandler+0x98>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b10      	cmp	r3, #16
 800424e:	d113      	bne.n	8004278 <USART2_IRQHandler+0x88>
	{
		//??
		USART2_IdleCallback(receive2_buff,rx2Conut);
 8004250:	4b0e      	ldr	r3, [pc, #56]	; (800428c <USART2_IRQHandler+0x9c>)
 8004252:	881b      	ldrh	r3, [r3, #0]
 8004254:	4619      	mov	r1, r3
 8004256:	480e      	ldr	r0, [pc, #56]	; (8004290 <USART2_IRQHandler+0xa0>)
 8004258:	f000 fc09 	bl	8004a6e <USART2_IdleCallback>
		rx2Conut = 0;
 800425c:	4b0b      	ldr	r3, [pc, #44]	; (800428c <USART2_IRQHandler+0x9c>)
 800425e:	2200      	movs	r2, #0
 8004260:	801a      	strh	r2, [r3, #0]

		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8004262:	2300      	movs	r3, #0
 8004264:	603b      	str	r3, [r7, #0]
 8004266:	4b08      	ldr	r3, [pc, #32]	; (8004288 <USART2_IRQHandler+0x98>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	603b      	str	r3, [r7, #0]
 800426e:	4b06      	ldr	r3, [pc, #24]	; (8004288 <USART2_IRQHandler+0x98>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	603b      	str	r3, [r7, #0]
 8004276:	683b      	ldr	r3, [r7, #0]
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004278:	4803      	ldr	r0, [pc, #12]	; (8004288 <USART2_IRQHandler+0x98>)
 800427a:	f004 fb07 	bl	800888c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	200018e0 	.word	0x200018e0
 800428c:	20000ab0 	.word	0x20000ab0
 8004290:	20000ab4 	.word	0x20000ab4

08004294 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
	return 1;
 8004298:	2301      	movs	r3, #1
}
 800429a:	4618      	mov	r0, r3
 800429c:	46bd      	mov	sp, r7
 800429e:	bc80      	pop	{r7}
 80042a0:	4770      	bx	lr

080042a2 <_kill>:

int _kill(int pid, int sig)
{
 80042a2:	b580      	push	{r7, lr}
 80042a4:	b082      	sub	sp, #8
 80042a6:	af00      	add	r7, sp, #0
 80042a8:	6078      	str	r0, [r7, #4]
 80042aa:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80042ac:	f004 fee6 	bl	800907c <__errno>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2216      	movs	r2, #22
 80042b4:	601a      	str	r2, [r3, #0]
	return -1;
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <_exit>:

void _exit (int status)
{
 80042c2:	b580      	push	{r7, lr}
 80042c4:	b082      	sub	sp, #8
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80042ca:	f04f 31ff 	mov.w	r1, #4294967295
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7ff ffe7 	bl	80042a2 <_kill>
	while (1) {}		/* Make sure we hang here */
 80042d4:	e7fe      	b.n	80042d4 <_exit+0x12>

080042d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042d6:	b580      	push	{r7, lr}
 80042d8:	b086      	sub	sp, #24
 80042da:	af00      	add	r7, sp, #0
 80042dc:	60f8      	str	r0, [r7, #12]
 80042de:	60b9      	str	r1, [r7, #8]
 80042e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	e00a      	b.n	80042fe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80042e8:	f3af 8000 	nop.w
 80042ec:	4601      	mov	r1, r0
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	60ba      	str	r2, [r7, #8]
 80042f4:	b2ca      	uxtb	r2, r1
 80042f6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	3301      	adds	r3, #1
 80042fc:	617b      	str	r3, [r7, #20]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	429a      	cmp	r2, r3
 8004304:	dbf0      	blt.n	80042e8 <_read+0x12>
	}

return len;
 8004306:	687b      	ldr	r3, [r7, #4]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3718      	adds	r7, #24
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	e009      	b.n	8004336 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	60ba      	str	r2, [r7, #8]
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	3301      	adds	r3, #1
 8004334:	617b      	str	r3, [r7, #20]
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	429a      	cmp	r2, r3
 800433c:	dbf1      	blt.n	8004322 <_write+0x12>
	}
	return len;
 800433e:	687b      	ldr	r3, [r7, #4]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <_close>:

int _close(int file)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
	return -1;
 8004350:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004354:	4618      	mov	r0, r3
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	bc80      	pop	{r7}
 800435c:	4770      	bx	lr

0800435e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800435e:	b480      	push	{r7}
 8004360:	b083      	sub	sp, #12
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]
 8004366:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800436e:	605a      	str	r2, [r3, #4]
	return 0;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	bc80      	pop	{r7}
 800437a:	4770      	bx	lr

0800437c <_isatty>:

int _isatty(int file)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
	return 1;
 8004384:	2301      	movs	r3, #1
}
 8004386:	4618      	mov	r0, r3
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr

08004390 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]
	return 0;
 800439c:	2300      	movs	r3, #0
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3714      	adds	r7, #20
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bc80      	pop	{r7}
 80043a6:	4770      	bx	lr

080043a8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80043b0:	4b11      	ldr	r3, [pc, #68]	; (80043f8 <_sbrk+0x50>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d102      	bne.n	80043be <_sbrk+0x16>
		heap_end = &end;
 80043b8:	4b0f      	ldr	r3, [pc, #60]	; (80043f8 <_sbrk+0x50>)
 80043ba:	4a10      	ldr	r2, [pc, #64]	; (80043fc <_sbrk+0x54>)
 80043bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80043be:	4b0e      	ldr	r3, [pc, #56]	; (80043f8 <_sbrk+0x50>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80043c4:	4b0c      	ldr	r3, [pc, #48]	; (80043f8 <_sbrk+0x50>)
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	4413      	add	r3, r2
 80043cc:	466a      	mov	r2, sp
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d907      	bls.n	80043e2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80043d2:	f004 fe53 	bl	800907c <__errno>
 80043d6:	4603      	mov	r3, r0
 80043d8:	220c      	movs	r2, #12
 80043da:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80043dc:	f04f 33ff 	mov.w	r3, #4294967295
 80043e0:	e006      	b.n	80043f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <_sbrk+0x50>)
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4413      	add	r3, r2
 80043ea:	4a03      	ldr	r2, [pc, #12]	; (80043f8 <_sbrk+0x50>)
 80043ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80043ee:	68fb      	ldr	r3, [r7, #12]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000a94 	.word	0x20000a94
 80043fc:	20001958 	.word	0x20001958

08004400 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004404:	bf00      	nop
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004412:	f107 0308 	add.w	r3, r7, #8
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	605a      	str	r2, [r3, #4]
 800441c:	609a      	str	r2, [r3, #8]
 800441e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004420:	463b      	mov	r3, r7
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
 8004426:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004428:	4b1e      	ldr	r3, [pc, #120]	; (80044a4 <MX_TIM1_Init+0x98>)
 800442a:	4a1f      	ldr	r2, [pc, #124]	; (80044a8 <MX_TIM1_Init+0x9c>)
 800442c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 800442e:	4b1d      	ldr	r3, [pc, #116]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004430:	2247      	movs	r2, #71	; 0x47
 8004432:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004434:	4b1b      	ldr	r3, [pc, #108]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004436:	2200      	movs	r2, #0
 8004438:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 800443a:	4b1a      	ldr	r3, [pc, #104]	; (80044a4 <MX_TIM1_Init+0x98>)
 800443c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004440:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004442:	4b18      	ldr	r3, [pc, #96]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004444:	2200      	movs	r2, #0
 8004446:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004448:	4b16      	ldr	r3, [pc, #88]	; (80044a4 <MX_TIM1_Init+0x98>)
 800444a:	2200      	movs	r2, #0
 800444c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004450:	2200      	movs	r2, #0
 8004452:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004454:	4813      	ldr	r0, [pc, #76]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004456:	f003 f8d1 	bl	80075fc <HAL_TIM_Base_Init>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004460:	f7ff f94c 	bl	80036fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004468:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800446a:	f107 0308 	add.w	r3, r7, #8
 800446e:	4619      	mov	r1, r3
 8004470:	480c      	ldr	r0, [pc, #48]	; (80044a4 <MX_TIM1_Init+0x98>)
 8004472:	f003 fc43 	bl	8007cfc <HAL_TIM_ConfigClockSource>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d001      	beq.n	8004480 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800447c:	f7ff f93e 	bl	80036fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004480:	2300      	movs	r3, #0
 8004482:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004484:	2300      	movs	r3, #0
 8004486:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004488:	463b      	mov	r3, r7
 800448a:	4619      	mov	r1, r3
 800448c:	4805      	ldr	r0, [pc, #20]	; (80044a4 <MX_TIM1_Init+0x98>)
 800448e:	f003 fffd 	bl	800848c <HAL_TIMEx_MasterConfigSynchronization>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004498:	f7ff f930 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800449c:	bf00      	nop
 800449e:	3718      	adds	r7, #24
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	2000180c 	.word	0x2000180c
 80044a8:	40012c00 	.word	0x40012c00

080044ac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	; 0x28
 80044b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044b2:	f107 0320 	add.w	r3, r7, #32
 80044b6:	2200      	movs	r2, #0
 80044b8:	601a      	str	r2, [r3, #0]
 80044ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80044bc:	1d3b      	adds	r3, r7, #4
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
 80044c2:	605a      	str	r2, [r3, #4]
 80044c4:	609a      	str	r2, [r3, #8]
 80044c6:	60da      	str	r2, [r3, #12]
 80044c8:	611a      	str	r2, [r3, #16]
 80044ca:	615a      	str	r2, [r3, #20]
 80044cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80044ce:	4b22      	ldr	r3, [pc, #136]	; (8004558 <MX_TIM2_Init+0xac>)
 80044d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80044d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 80044d6:	4b20      	ldr	r3, [pc, #128]	; (8004558 <MX_TIM2_Init+0xac>)
 80044d8:	2263      	movs	r2, #99	; 0x63
 80044da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044dc:	4b1e      	ldr	r3, [pc, #120]	; (8004558 <MX_TIM2_Init+0xac>)
 80044de:	2200      	movs	r2, #0
 80044e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4095-1;
 80044e2:	4b1d      	ldr	r3, [pc, #116]	; (8004558 <MX_TIM2_Init+0xac>)
 80044e4:	f640 72fe 	movw	r2, #4094	; 0xffe
 80044e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044ea:	4b1b      	ldr	r3, [pc, #108]	; (8004558 <MX_TIM2_Init+0xac>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044f0:	4b19      	ldr	r3, [pc, #100]	; (8004558 <MX_TIM2_Init+0xac>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80044f6:	4818      	ldr	r0, [pc, #96]	; (8004558 <MX_TIM2_Init+0xac>)
 80044f8:	f003 f930 	bl	800775c <HAL_TIM_PWM_Init>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8004502:	f7ff f8fb 	bl	80036fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004506:	2300      	movs	r3, #0
 8004508:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800450a:	2300      	movs	r3, #0
 800450c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800450e:	f107 0320 	add.w	r3, r7, #32
 8004512:	4619      	mov	r1, r3
 8004514:	4810      	ldr	r0, [pc, #64]	; (8004558 <MX_TIM2_Init+0xac>)
 8004516:	f003 ffb9 	bl	800848c <HAL_TIMEx_MasterConfigSynchronization>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8004520:	f7ff f8ec 	bl	80036fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004524:	2360      	movs	r3, #96	; 0x60
 8004526:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004528:	2300      	movs	r3, #0
 800452a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004534:	1d3b      	adds	r3, r7, #4
 8004536:	2204      	movs	r2, #4
 8004538:	4619      	mov	r1, r3
 800453a:	4807      	ldr	r0, [pc, #28]	; (8004558 <MX_TIM2_Init+0xac>)
 800453c:	f003 fb20 	bl	8007b80 <HAL_TIM_PWM_ConfigChannel>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8004546:	f7ff f8d9 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800454a:	4803      	ldr	r0, [pc, #12]	; (8004558 <MX_TIM2_Init+0xac>)
 800454c:	f000 f8c6 	bl	80046dc <HAL_TIM_MspPostInit>

}
 8004550:	bf00      	nop
 8004552:	3728      	adds	r7, #40	; 0x28
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	20001854 	.word	0x20001854

0800455c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b08a      	sub	sp, #40	; 0x28
 8004560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004562:	f107 0320 	add.w	r3, r7, #32
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800456c:	1d3b      	adds	r3, r7, #4
 800456e:	2200      	movs	r2, #0
 8004570:	601a      	str	r2, [r3, #0]
 8004572:	605a      	str	r2, [r3, #4]
 8004574:	609a      	str	r2, [r3, #8]
 8004576:	60da      	str	r2, [r3, #12]
 8004578:	611a      	str	r2, [r3, #16]
 800457a:	615a      	str	r2, [r3, #20]
 800457c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800457e:	4b22      	ldr	r3, [pc, #136]	; (8004608 <MX_TIM3_Init+0xac>)
 8004580:	4a22      	ldr	r2, [pc, #136]	; (800460c <MX_TIM3_Init+0xb0>)
 8004582:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10-1;
 8004584:	4b20      	ldr	r3, [pc, #128]	; (8004608 <MX_TIM3_Init+0xac>)
 8004586:	2209      	movs	r2, #9
 8004588:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800458a:	4b1f      	ldr	r3, [pc, #124]	; (8004608 <MX_TIM3_Init+0xac>)
 800458c:	2200      	movs	r2, #0
 800458e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4095-1;
 8004590:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <MX_TIM3_Init+0xac>)
 8004592:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004596:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004598:	4b1b      	ldr	r3, [pc, #108]	; (8004608 <MX_TIM3_Init+0xac>)
 800459a:	2200      	movs	r2, #0
 800459c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800459e:	4b1a      	ldr	r3, [pc, #104]	; (8004608 <MX_TIM3_Init+0xac>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80045a4:	4818      	ldr	r0, [pc, #96]	; (8004608 <MX_TIM3_Init+0xac>)
 80045a6:	f003 f8d9 	bl	800775c <HAL_TIM_PWM_Init>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80045b0:	f7ff f8a4 	bl	80036fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045b4:	2300      	movs	r3, #0
 80045b6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045b8:	2300      	movs	r3, #0
 80045ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80045bc:	f107 0320 	add.w	r3, r7, #32
 80045c0:	4619      	mov	r1, r3
 80045c2:	4811      	ldr	r0, [pc, #68]	; (8004608 <MX_TIM3_Init+0xac>)
 80045c4:	f003 ff62 	bl	800848c <HAL_TIMEx_MasterConfigSynchronization>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80045ce:	f7ff f895 	bl	80036fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80045d2:	2360      	movs	r3, #96	; 0x60
 80045d4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80045de:	2300      	movs	r3, #0
 80045e0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80045e2:	1d3b      	adds	r3, r7, #4
 80045e4:	2200      	movs	r2, #0
 80045e6:	4619      	mov	r1, r3
 80045e8:	4807      	ldr	r0, [pc, #28]	; (8004608 <MX_TIM3_Init+0xac>)
 80045ea:	f003 fac9 	bl	8007b80 <HAL_TIM_PWM_ConfigChannel>
 80045ee:	4603      	mov	r3, r0
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d001      	beq.n	80045f8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80045f4:	f7ff f882 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80045f8:	4803      	ldr	r0, [pc, #12]	; (8004608 <MX_TIM3_Init+0xac>)
 80045fa:	f000 f86f 	bl	80046dc <HAL_TIM_MspPostInit>

}
 80045fe:	bf00      	nop
 8004600:	3728      	adds	r7, #40	; 0x28
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	20001634 	.word	0x20001634
 800460c:	40000400 	.word	0x40000400

08004610 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a0d      	ldr	r2, [pc, #52]	; (8004654 <HAL_TIM_Base_MspInit+0x44>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d113      	bne.n	800464a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004622:	4b0d      	ldr	r3, [pc, #52]	; (8004658 <HAL_TIM_Base_MspInit+0x48>)
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	4a0c      	ldr	r2, [pc, #48]	; (8004658 <HAL_TIM_Base_MspInit+0x48>)
 8004628:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800462c:	6193      	str	r3, [r2, #24]
 800462e:	4b0a      	ldr	r3, [pc, #40]	; (8004658 <HAL_TIM_Base_MspInit+0x48>)
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004636:	60fb      	str	r3, [r7, #12]
 8004638:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800463a:	2200      	movs	r2, #0
 800463c:	2100      	movs	r1, #0
 800463e:	2019      	movs	r0, #25
 8004640:	f000 ff87 	bl	8005552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8004644:	2019      	movs	r0, #25
 8004646:	f000 ffa0 	bl	800558a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40012c00 	.word	0x40012c00
 8004658:	40021000 	.word	0x40021000

0800465c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800466c:	d114      	bne.n	8004698 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800466e:	4b19      	ldr	r3, [pc, #100]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	4a18      	ldr	r2, [pc, #96]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 8004674:	f043 0301 	orr.w	r3, r3, #1
 8004678:	61d3      	str	r3, [r2, #28]
 800467a:	4b16      	ldr	r3, [pc, #88]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 800467c:	69db      	ldr	r3, [r3, #28]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004686:	2200      	movs	r2, #0
 8004688:	2101      	movs	r1, #1
 800468a:	201c      	movs	r0, #28
 800468c:	f000 ff61 	bl	8005552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004690:	201c      	movs	r0, #28
 8004692:	f000 ff7a 	bl	800558a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004696:	e018      	b.n	80046ca <HAL_TIM_PWM_MspInit+0x6e>
  else if(tim_pwmHandle->Instance==TIM3)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a0e      	ldr	r2, [pc, #56]	; (80046d8 <HAL_TIM_PWM_MspInit+0x7c>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d113      	bne.n	80046ca <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80046a2:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	4a0b      	ldr	r2, [pc, #44]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 80046a8:	f043 0302 	orr.w	r3, r3, #2
 80046ac:	61d3      	str	r3, [r2, #28]
 80046ae:	4b09      	ldr	r3, [pc, #36]	; (80046d4 <HAL_TIM_PWM_MspInit+0x78>)
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	60bb      	str	r3, [r7, #8]
 80046b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80046ba:	2200      	movs	r2, #0
 80046bc:	2103      	movs	r1, #3
 80046be:	201d      	movs	r0, #29
 80046c0:	f000 ff47 	bl	8005552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80046c4:	201d      	movs	r0, #29
 80046c6:	f000 ff60 	bl	800558a <HAL_NVIC_EnableIRQ>
}
 80046ca:	bf00      	nop
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	bf00      	nop
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40000400 	.word	0x40000400

080046dc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b08a      	sub	sp, #40	; 0x28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046e4:	f107 0314 	add.w	r3, r7, #20
 80046e8:	2200      	movs	r2, #0
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	605a      	str	r2, [r3, #4]
 80046ee:	609a      	str	r2, [r3, #8]
 80046f0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046fa:	d118      	bne.n	800472e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	4b25      	ldr	r3, [pc, #148]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 80046fe:	699b      	ldr	r3, [r3, #24]
 8004700:	4a24      	ldr	r2, [pc, #144]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 8004702:	f043 0304 	orr.w	r3, r3, #4
 8004706:	6193      	str	r3, [r2, #24]
 8004708:	4b22      	ldr	r3, [pc, #136]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004714:	2302      	movs	r3, #2
 8004716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004718:	2302      	movs	r3, #2
 800471a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800471c:	2302      	movs	r3, #2
 800471e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004720:	f107 0314 	add.w	r3, r7, #20
 8004724:	4619      	mov	r1, r3
 8004726:	481c      	ldr	r0, [pc, #112]	; (8004798 <HAL_TIM_MspPostInit+0xbc>)
 8004728:	f001 feb0 	bl	800648c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800472c:	e02e      	b.n	800478c <HAL_TIM_MspPostInit+0xb0>
  else if(timHandle->Instance==TIM3)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1a      	ldr	r2, [pc, #104]	; (800479c <HAL_TIM_MspPostInit+0xc0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d129      	bne.n	800478c <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004738:	4b16      	ldr	r3, [pc, #88]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	4a15      	ldr	r2, [pc, #84]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 800473e:	f043 0308 	orr.w	r3, r3, #8
 8004742:	6193      	str	r3, [r2, #24]
 8004744:	4b13      	ldr	r3, [pc, #76]	; (8004794 <HAL_TIM_MspPostInit+0xb8>)
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f003 0308 	and.w	r3, r3, #8
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004750:	2310      	movs	r3, #16
 8004752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004754:	2302      	movs	r3, #2
 8004756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004758:	2302      	movs	r3, #2
 800475a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800475c:	f107 0314 	add.w	r3, r7, #20
 8004760:	4619      	mov	r1, r3
 8004762:	480f      	ldr	r0, [pc, #60]	; (80047a0 <HAL_TIM_MspPostInit+0xc4>)
 8004764:	f001 fe92 	bl	800648c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8004768:	4b0e      	ldr	r3, [pc, #56]	; (80047a4 <HAL_TIM_MspPostInit+0xc8>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	627b      	str	r3, [r7, #36]	; 0x24
 800476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004770:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004774:	627b      	str	r3, [r7, #36]	; 0x24
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
 8004786:	4a07      	ldr	r2, [pc, #28]	; (80047a4 <HAL_TIM_MspPostInit+0xc8>)
 8004788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478a:	6053      	str	r3, [r2, #4]
}
 800478c:	bf00      	nop
 800478e:	3728      	adds	r7, #40	; 0x28
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40021000 	.word	0x40021000
 8004798:	40010800 	.word	0x40010800
 800479c:	40000400 	.word	0x40000400
 80047a0:	40010c00 	.word	0x40010c00
 80047a4:	40010000 	.word	0x40010000

080047a8 <HAL_TIM_PeriodElapsedCallback>:

/*
 *  = ????*(10ms)
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
	if(TIM1 == htim->Instance)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a25      	ldr	r2, [pc, #148]	; (800484c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d144      	bne.n	8004844 <HAL_TIM_PeriodElapsedCallback+0x9c>
	{
		for(uint8_t i = 0; i < gTimcount; i++)
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
 80047be:	e03c      	b.n	800483a <HAL_TIM_PeriodElapsedCallback+0x92>
		{
			if(gTim[i].enable)    //
 80047c0:	7bfb      	ldrb	r3, [r7, #15]
 80047c2:	4a23      	ldr	r2, [pc, #140]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80047c4:	00db      	lsls	r3, r3, #3
 80047c6:	4413      	add	r3, r2
 80047c8:	78db      	ldrb	r3, [r3, #3]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d032      	beq.n	8004834 <HAL_TIM_PeriodElapsedCallback+0x8c>
			{
				if(gTim[i].execute_flag)  //
 80047ce:	7bfb      	ldrb	r3, [r7, #15]
 80047d0:	4a1f      	ldr	r2, [pc, #124]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	4413      	add	r3, r2
 80047d6:	789b      	ldrb	r3, [r3, #2]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00c      	beq.n	80047f6 <HAL_TIM_PeriodElapsedCallback+0x4e>
				{
					gTim[i].event();
 80047dc:	7bfb      	ldrb	r3, [r7, #15]
 80047de:	4a1c      	ldr	r2, [pc, #112]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80047e0:	00db      	lsls	r3, r3, #3
 80047e2:	4413      	add	r3, r2
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	4798      	blx	r3
					gTim[i].execute_flag = false;
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
 80047ea:	4a19      	ldr	r2, [pc, #100]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80047ec:	00db      	lsls	r3, r3, #3
 80047ee:	4413      	add	r3, r2
 80047f0:	2200      	movs	r2, #0
 80047f2:	709a      	strb	r2, [r3, #2]
 80047f4:	e01e      	b.n	8004834 <HAL_TIM_PeriodElapsedCallback+0x8c>
				}
				else
				{
					gTim[i].timercnt++;
 80047f6:	7bfb      	ldrb	r3, [r7, #15]
 80047f8:	4a15      	ldr	r2, [pc, #84]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80047fa:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 80047fe:	3201      	adds	r2, #1
 8004800:	b2d1      	uxtb	r1, r2
 8004802:	4a13      	ldr	r2, [pc, #76]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004804:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(gTim[i].timercnt == gTim[i].targetcnt)
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	4a11      	ldr	r2, [pc, #68]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800480c:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8004810:	7bfb      	ldrb	r3, [r7, #15]
 8004812:	490f      	ldr	r1, [pc, #60]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	440b      	add	r3, r1
 8004818:	785b      	ldrb	r3, [r3, #1]
 800481a:	429a      	cmp	r2, r3
 800481c:	d10a      	bne.n	8004834 <HAL_TIM_PeriodElapsedCallback+0x8c>
					{
						gTim[i].execute_flag = true;
 800481e:	7bfb      	ldrb	r3, [r7, #15]
 8004820:	4a0b      	ldr	r2, [pc, #44]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	4413      	add	r3, r2
 8004826:	2201      	movs	r2, #1
 8004828:	709a      	strb	r2, [r3, #2]
						gTim[i].timercnt = false;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
 800482c:	4a08      	ldr	r2, [pc, #32]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800482e:	2100      	movs	r1, #0
 8004830:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for(uint8_t i = 0; i < gTimcount; i++)
 8004834:	7bfb      	ldrb	r3, [r7, #15]
 8004836:	3301      	adds	r3, #1
 8004838:	73fb      	strb	r3, [r7, #15]
 800483a:	4b06      	ldr	r3, [pc, #24]	; (8004854 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800483c:	781b      	ldrb	r3, [r3, #0]
 800483e:	7bfa      	ldrb	r2, [r7, #15]
 8004840:	429a      	cmp	r2, r3
 8004842:	d3bd      	bcc.n	80047c0 <HAL_TIM_PeriodElapsedCallback+0x18>
					}
				}
			}
		}
	}
}
 8004844:	bf00      	nop
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40012c00 	.word	0x40012c00
 8004850:	2000167c 	.word	0x2000167c
 8004854:	20000a98 	.word	0x20000a98

08004858 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800485c:	4b11      	ldr	r3, [pc, #68]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 800485e:	4a12      	ldr	r2, [pc, #72]	; (80048a8 <MX_USART1_UART_Init+0x50>)
 8004860:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004862:	4b10      	ldr	r3, [pc, #64]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 8004864:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004868:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800486a:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 800486c:	2200      	movs	r2, #0
 800486e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004870:	4b0c      	ldr	r3, [pc, #48]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 8004872:	2200      	movs	r2, #0
 8004874:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004876:	4b0b      	ldr	r3, [pc, #44]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 8004878:	2200      	movs	r2, #0
 800487a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800487c:	4b09      	ldr	r3, [pc, #36]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 800487e:	220c      	movs	r2, #12
 8004880:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004882:	4b08      	ldr	r3, [pc, #32]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 8004884:	2200      	movs	r2, #0
 8004886:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004888:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 800488a:	2200      	movs	r2, #0
 800488c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800488e:	4805      	ldr	r0, [pc, #20]	; (80048a4 <MX_USART1_UART_Init+0x4c>)
 8004890:	f003 fe7a 	bl	8008588 <HAL_UART_Init>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800489a:	f7fe ff2f 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800489e:	bf00      	nop
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	2000189c 	.word	0x2000189c
 80048a8:	40013800 	.word	0x40013800

080048ac <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80048b0:	4b11      	ldr	r3, [pc, #68]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048b2:	4a12      	ldr	r2, [pc, #72]	; (80048fc <MX_USART2_UART_Init+0x50>)
 80048b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80048b6:	4b10      	ldr	r3, [pc, #64]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80048bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80048be:	4b0e      	ldr	r3, [pc, #56]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048c0:	2200      	movs	r2, #0
 80048c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80048ca:	4b0b      	ldr	r3, [pc, #44]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80048d0:	4b09      	ldr	r3, [pc, #36]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048d2:	220c      	movs	r2, #12
 80048d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80048d6:	4b08      	ldr	r3, [pc, #32]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048d8:	2200      	movs	r2, #0
 80048da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80048dc:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048de:	2200      	movs	r2, #0
 80048e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80048e2:	4805      	ldr	r0, [pc, #20]	; (80048f8 <MX_USART2_UART_Init+0x4c>)
 80048e4:	f003 fe50 	bl	8008588 <HAL_UART_Init>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d001      	beq.n	80048f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80048ee:	f7fe ff05 	bl	80036fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80048f2:	bf00      	nop
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	200018e0 	.word	0x200018e0
 80048fc:	40004400 	.word	0x40004400

08004900 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08c      	sub	sp, #48	; 0x30
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004908:	f107 031c 	add.w	r3, r7, #28
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	605a      	str	r2, [r3, #4]
 8004912:	609a      	str	r2, [r3, #8]
 8004914:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a46      	ldr	r2, [pc, #280]	; (8004a34 <HAL_UART_MspInit+0x134>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d13a      	bne.n	8004996 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004920:	4b45      	ldr	r3, [pc, #276]	; (8004a38 <HAL_UART_MspInit+0x138>)
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	4a44      	ldr	r2, [pc, #272]	; (8004a38 <HAL_UART_MspInit+0x138>)
 8004926:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800492a:	6193      	str	r3, [r2, #24]
 800492c:	4b42      	ldr	r3, [pc, #264]	; (8004a38 <HAL_UART_MspInit+0x138>)
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004934:	61bb      	str	r3, [r7, #24]
 8004936:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004938:	4b3f      	ldr	r3, [pc, #252]	; (8004a38 <HAL_UART_MspInit+0x138>)
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	4a3e      	ldr	r2, [pc, #248]	; (8004a38 <HAL_UART_MspInit+0x138>)
 800493e:	f043 0304 	orr.w	r3, r3, #4
 8004942:	6193      	str	r3, [r2, #24]
 8004944:	4b3c      	ldr	r3, [pc, #240]	; (8004a38 <HAL_UART_MspInit+0x138>)
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	617b      	str	r3, [r7, #20]
 800494e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004950:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004956:	2302      	movs	r3, #2
 8004958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800495a:	2303      	movs	r3, #3
 800495c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800495e:	f107 031c 	add.w	r3, r7, #28
 8004962:	4619      	mov	r1, r3
 8004964:	4835      	ldr	r0, [pc, #212]	; (8004a3c <HAL_UART_MspInit+0x13c>)
 8004966:	f001 fd91 	bl	800648c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800496a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800496e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004970:	2300      	movs	r3, #0
 8004972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	2300      	movs	r3, #0
 8004976:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004978:	f107 031c 	add.w	r3, r7, #28
 800497c:	4619      	mov	r1, r3
 800497e:	482f      	ldr	r0, [pc, #188]	; (8004a3c <HAL_UART_MspInit+0x13c>)
 8004980:	f001 fd84 	bl	800648c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004984:	2200      	movs	r2, #0
 8004986:	2102      	movs	r1, #2
 8004988:	2025      	movs	r0, #37	; 0x25
 800498a:	f000 fde2 	bl	8005552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800498e:	2025      	movs	r0, #37	; 0x25
 8004990:	f000 fdfb 	bl	800558a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004994:	e04a      	b.n	8004a2c <HAL_UART_MspInit+0x12c>
  else if(uartHandle->Instance==USART2)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a29      	ldr	r2, [pc, #164]	; (8004a40 <HAL_UART_MspInit+0x140>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d145      	bne.n	8004a2c <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80049a0:	4b25      	ldr	r3, [pc, #148]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	4a24      	ldr	r2, [pc, #144]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049aa:	61d3      	str	r3, [r2, #28]
 80049ac:	4b22      	ldr	r3, [pc, #136]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b4:	613b      	str	r3, [r7, #16]
 80049b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80049b8:	4b1f      	ldr	r3, [pc, #124]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	4a1e      	ldr	r2, [pc, #120]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049be:	f043 0320 	orr.w	r3, r3, #32
 80049c2:	6193      	str	r3, [r2, #24]
 80049c4:	4b1c      	ldr	r3, [pc, #112]	; (8004a38 <HAL_UART_MspInit+0x138>)
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	f003 0320 	and.w	r3, r3, #32
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80049d0:	2320      	movs	r3, #32
 80049d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049d4:	2302      	movs	r3, #2
 80049d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049d8:	2303      	movs	r3, #3
 80049da:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049dc:	f107 031c 	add.w	r3, r7, #28
 80049e0:	4619      	mov	r1, r3
 80049e2:	4818      	ldr	r0, [pc, #96]	; (8004a44 <HAL_UART_MspInit+0x144>)
 80049e4:	f001 fd52 	bl	800648c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80049e8:	2340      	movs	r3, #64	; 0x40
 80049ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80049ec:	2300      	movs	r3, #0
 80049ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049f0:	2300      	movs	r3, #0
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80049f4:	f107 031c 	add.w	r3, r7, #28
 80049f8:	4619      	mov	r1, r3
 80049fa:	4812      	ldr	r0, [pc, #72]	; (8004a44 <HAL_UART_MspInit+0x144>)
 80049fc:	f001 fd46 	bl	800648c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART2_ENABLE();
 8004a00:	4b11      	ldr	r3, [pc, #68]	; (8004a48 <HAL_UART_MspInit+0x148>)
 8004a02:	685b      	ldr	r3, [r3, #4]
 8004a04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a08:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a10:	f043 0308 	orr.w	r3, r3, #8
 8004a14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a16:	4a0c      	ldr	r2, [pc, #48]	; (8004a48 <HAL_UART_MspInit+0x148>)
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART2_IRQn, 4, 0);
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2104      	movs	r1, #4
 8004a20:	2026      	movs	r0, #38	; 0x26
 8004a22:	f000 fd96 	bl	8005552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004a26:	2026      	movs	r0, #38	; 0x26
 8004a28:	f000 fdaf 	bl	800558a <HAL_NVIC_EnableIRQ>
}
 8004a2c:	bf00      	nop
 8004a2e:	3730      	adds	r7, #48	; 0x30
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	40013800 	.word	0x40013800
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	40010800 	.word	0x40010800
 8004a40:	40004400 	.word	0x40004400
 8004a44:	40011400 	.word	0x40011400
 8004a48:	40010000 	.word	0x40010000

08004a4c <USART1_IdleCallback>:
	__HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE); //
	__HAL_UART_ENABLE_IT(&huart2,UART_IT_IDLE); //
}*/

void USART1_IdleCallback(uint8_t* dat,uint16_t Length)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	460b      	mov	r3, r1
 8004a56:	807b      	strh	r3, [r7, #2]
	MODS_ReciveNew(dat,Length);
 8004a58:	887b      	ldrh	r3, [r7, #2]
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f7fe f9a3 	bl	8002da8 <MODS_ReciveNew>
	MODS_Poll();
 8004a62:	f7fe f9c3 	bl	8002dec <MODS_Poll>
}
 8004a66:	bf00      	nop
 8004a68:	3708      	adds	r7, #8
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <USART2_IdleCallback>:

void USART2_IdleCallback(uint8_t* dat,uint16_t Length)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b082      	sub	sp, #8
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
 8004a76:	460b      	mov	r3, r1
 8004a78:	807b      	strh	r3, [r7, #2]
	//HAL_UART_Transmit(&huart1, dat, Length, 0xffff);
	DWIN_ReciveNew(dat,Length);
 8004a7a:	887b      	ldrh	r3, [r7, #2]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f7fd fe92 	bl	80027a8 <DWIN_ReciveNew>
	DWIN_Poll();
 8004a84:	f7fd feb2 	bl	80027ec <DWIN_Poll>
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004a90:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004a92:	e003      	b.n	8004a9c <LoopCopyDataInit>

08004a94 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004a94:	4b0b      	ldr	r3, [pc, #44]	; (8004ac4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004a96:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004a98:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004a9a:	3104      	adds	r1, #4

08004a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004a9c:	480a      	ldr	r0, [pc, #40]	; (8004ac8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004a9e:	4b0b      	ldr	r3, [pc, #44]	; (8004acc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004aa0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004aa2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004aa4:	d3f6      	bcc.n	8004a94 <CopyDataInit>
  ldr r2, =_sbss
 8004aa6:	4a0a      	ldr	r2, [pc, #40]	; (8004ad0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004aa8:	e002      	b.n	8004ab0 <LoopFillZerobss>

08004aaa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004aaa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004aac:	f842 3b04 	str.w	r3, [r2], #4

08004ab0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004ab0:	4b08      	ldr	r3, [pc, #32]	; (8004ad4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004ab2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004ab4:	d3f9      	bcc.n	8004aaa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ab6:	f7ff fca3 	bl	8004400 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004aba:	f004 fae5 	bl	8009088 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004abe:	f7fe fd75 	bl	80035ac <main>
  bx lr
 8004ac2:	4770      	bx	lr
  ldr r3, =_sidata
 8004ac4:	0800df1c 	.word	0x0800df1c
  ldr r0, =_sdata
 8004ac8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004acc:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 8004ad0:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8004ad4:	20001958 	.word	0x20001958

08004ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ad8:	e7fe      	b.n	8004ad8 <ADC1_2_IRQHandler>
	...

08004adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ae0:	4b08      	ldr	r3, [pc, #32]	; (8004b04 <HAL_Init+0x28>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a07      	ldr	r2, [pc, #28]	; (8004b04 <HAL_Init+0x28>)
 8004ae6:	f043 0310 	orr.w	r3, r3, #16
 8004aea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004aec:	2003      	movs	r0, #3
 8004aee:	f000 fd25 	bl	800553c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004af2:	2000      	movs	r0, #0
 8004af4:	f000 f808 	bl	8004b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004af8:	f7ff faa6 	bl	8004048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004afc:	2300      	movs	r3, #0
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40022000 	.word	0x40022000

08004b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b10:	4b12      	ldr	r3, [pc, #72]	; (8004b5c <HAL_InitTick+0x54>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b12      	ldr	r3, [pc, #72]	; (8004b60 <HAL_InitTick+0x58>)
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	4619      	mov	r1, r3
 8004b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b26:	4618      	mov	r0, r3
 8004b28:	f000 fd3d 	bl	80055a6 <HAL_SYSTICK_Config>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e00e      	b.n	8004b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	2b0f      	cmp	r3, #15
 8004b3a:	d80a      	bhi.n	8004b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	6879      	ldr	r1, [r7, #4]
 8004b40:	f04f 30ff 	mov.w	r0, #4294967295
 8004b44:	f000 fd05 	bl	8005552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b48:	4a06      	ldr	r2, [pc, #24]	; (8004b64 <HAL_InitTick+0x5c>)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	e000      	b.n	8004b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3708      	adds	r7, #8
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	20000004 	.word	0x20000004
 8004b60:	2000000c 	.word	0x2000000c
 8004b64:	20000008 	.word	0x20000008

08004b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004b6c:	4b05      	ldr	r3, [pc, #20]	; (8004b84 <HAL_IncTick+0x1c>)
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	4b05      	ldr	r3, [pc, #20]	; (8004b88 <HAL_IncTick+0x20>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4413      	add	r3, r2
 8004b78:	4a03      	ldr	r2, [pc, #12]	; (8004b88 <HAL_IncTick+0x20>)
 8004b7a:	6013      	str	r3, [r2, #0]
}
 8004b7c:	bf00      	nop
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bc80      	pop	{r7}
 8004b82:	4770      	bx	lr
 8004b84:	2000000c 	.word	0x2000000c
 8004b88:	20001924 	.word	0x20001924

08004b8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8004b90:	4b02      	ldr	r3, [pc, #8]	; (8004b9c <HAL_GetTick+0x10>)
 8004b92:	681b      	ldr	r3, [r3, #0]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bc80      	pop	{r7}
 8004b9a:	4770      	bx	lr
 8004b9c:	20001924 	.word	0x20001924

08004ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ba8:	f7ff fff0 	bl	8004b8c <HAL_GetTick>
 8004bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb8:	d005      	beq.n	8004bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004bba:	4b0a      	ldr	r3, [pc, #40]	; (8004be4 <HAL_Delay+0x44>)
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	461a      	mov	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004bc6:	bf00      	nop
 8004bc8:	f7ff ffe0 	bl	8004b8c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	68fa      	ldr	r2, [r7, #12]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d8f7      	bhi.n	8004bc8 <HAL_Delay+0x28>
  {
  }
}
 8004bd8:	bf00      	nop
 8004bda:	bf00      	nop
 8004bdc:	3710      	adds	r7, #16
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	2000000c 	.word	0x2000000c

08004be8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b086      	sub	sp, #24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e0ce      	b.n	8004da8 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d109      	bne.n	8004c2c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fe fb32 	bl	8003290 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 fb11 	bl	8005254 <ADC_ConversionStop_Disable>
 8004c32:	4603      	mov	r3, r0
 8004c34:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3a:	f003 0310 	and.w	r3, r3, #16
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f040 80a9 	bne.w	8004d96 <HAL_ADC_Init+0x1ae>
 8004c44:	7dfb      	ldrb	r3, [r7, #23]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	f040 80a5 	bne.w	8004d96 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c50:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004c54:	f023 0302 	bic.w	r3, r3, #2
 8004c58:	f043 0202 	orr.w	r2, r3, #2
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4951      	ldr	r1, [pc, #324]	; (8004db0 <HAL_ADC_Init+0x1c8>)
 8004c6a:	428b      	cmp	r3, r1
 8004c6c:	d10a      	bne.n	8004c84 <HAL_ADC_Init+0x9c>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	69db      	ldr	r3, [r3, #28]
 8004c72:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004c76:	d002      	beq.n	8004c7e <HAL_ADC_Init+0x96>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	69db      	ldr	r3, [r3, #28]
 8004c7c:	e004      	b.n	8004c88 <HAL_ADC_Init+0xa0>
 8004c7e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004c82:	e001      	b.n	8004c88 <HAL_ADC_Init+0xa0>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004c88:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	7b1b      	ldrb	r3, [r3, #12]
 8004c8e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004c90:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004c92:	68ba      	ldr	r2, [r7, #8]
 8004c94:	4313      	orrs	r3, r2
 8004c96:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ca0:	d003      	beq.n	8004caa <HAL_ADC_Init+0xc2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d102      	bne.n	8004cb0 <HAL_ADC_Init+0xc8>
 8004caa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cae:	e000      	b.n	8004cb2 <HAL_ADC_Init+0xca>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	7d1b      	ldrb	r3, [r3, #20]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d119      	bne.n	8004cf4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	7b1b      	ldrb	r3, [r3, #12]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d109      	bne.n	8004cdc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	035a      	lsls	r2, r3, #13
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004cd8:	613b      	str	r3, [r7, #16]
 8004cda:	e00b      	b.n	8004cf4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce0:	f043 0220 	orr.w	r2, r3, #32
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cec:	f043 0201 	orr.w	r2, r3, #1
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	4b29      	ldr	r3, [pc, #164]	; (8004db4 <HAL_ADC_Init+0x1cc>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6812      	ldr	r2, [r2, #0]
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d24:	d003      	beq.n	8004d2e <HAL_ADC_Init+0x146>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d104      	bne.n	8004d38 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	051b      	lsls	r3, r3, #20
 8004d36:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d3e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689a      	ldr	r2, [r3, #8]
 8004d52:	4b19      	ldr	r3, [pc, #100]	; (8004db8 <HAL_ADC_Init+0x1d0>)
 8004d54:	4013      	ands	r3, r2
 8004d56:	68ba      	ldr	r2, [r7, #8]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d10b      	bne.n	8004d74 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d66:	f023 0303 	bic.w	r3, r3, #3
 8004d6a:	f043 0201 	orr.w	r2, r3, #1
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004d72:	e018      	b.n	8004da6 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d78:	f023 0312 	bic.w	r3, r3, #18
 8004d7c:	f043 0210 	orr.w	r2, r3, #16
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d88:	f043 0201 	orr.w	r2, r3, #1
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004d94:	e007      	b.n	8004da6 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9a:	f043 0210 	orr.w	r2, r3, #16
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	40013c00 	.word	0x40013c00
 8004db4:	ffe1f7fd 	.word	0xffe1f7fd
 8004db8:	ff1f0efe 	.word	0xff1f0efe

08004dbc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b086      	sub	sp, #24
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a64      	ldr	r2, [pc, #400]	; (8004f64 <HAL_ADC_Start_DMA+0x1a8>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d004      	beq.n	8004de0 <HAL_ADC_Start_DMA+0x24>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a63      	ldr	r2, [pc, #396]	; (8004f68 <HAL_ADC_Start_DMA+0x1ac>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d106      	bne.n	8004dee <HAL_ADC_Start_DMA+0x32>
 8004de0:	4b60      	ldr	r3, [pc, #384]	; (8004f64 <HAL_ADC_Start_DMA+0x1a8>)
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f040 80b3 	bne.w	8004f54 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_ADC_Start_DMA+0x40>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e0ae      	b.n	8004f5a <HAL_ADC_Start_DMA+0x19e>
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f9cb 	bl	80051a0 <ADC_Enable>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004e0e:	7dfb      	ldrb	r3, [r7, #23]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	f040 809a 	bne.w	8004f4a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e1a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004e1e:	f023 0301 	bic.w	r3, r3, #1
 8004e22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a4e      	ldr	r2, [pc, #312]	; (8004f68 <HAL_ADC_Start_DMA+0x1ac>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d105      	bne.n	8004e40 <HAL_ADC_Start_DMA+0x84>
 8004e34:	4b4b      	ldr	r3, [pc, #300]	; (8004f64 <HAL_ADC_Start_DMA+0x1a8>)
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d115      	bne.n	8004e6c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e44:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d026      	beq.n	8004ea8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e5e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004e62:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004e6a:	e01d      	b.n	8004ea8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e70:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a39      	ldr	r2, [pc, #228]	; (8004f64 <HAL_ADC_Start_DMA+0x1a8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d004      	beq.n	8004e8c <HAL_ADC_Start_DMA+0xd0>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a38      	ldr	r2, [pc, #224]	; (8004f68 <HAL_ADC_Start_DMA+0x1ac>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d10d      	bne.n	8004ea8 <HAL_ADC_Start_DMA+0xec>
 8004e8c:	4b35      	ldr	r3, [pc, #212]	; (8004f64 <HAL_ADC_Start_DMA+0x1a8>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d007      	beq.n	8004ea8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004ea0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d006      	beq.n	8004ec2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eb8:	f023 0206 	bic.w	r2, r3, #6
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	62da      	str	r2, [r3, #44]	; 0x2c
 8004ec0:	e002      	b.n	8004ec8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	4a25      	ldr	r2, [pc, #148]	; (8004f6c <HAL_ADC_Start_DMA+0x1b0>)
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a1b      	ldr	r3, [r3, #32]
 8004edc:	4a24      	ldr	r2, [pc, #144]	; (8004f70 <HAL_ADC_Start_DMA+0x1b4>)
 8004ede:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	4a23      	ldr	r2, [pc, #140]	; (8004f74 <HAL_ADC_Start_DMA+0x1b8>)
 8004ee6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f06f 0202 	mvn.w	r2, #2
 8004ef0:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f00:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a18      	ldr	r0, [r3, #32]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	334c      	adds	r3, #76	; 0x4c
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f000 fcaf 	bl	8005874 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004f20:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004f24:	d108      	bne.n	8004f38 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8004f34:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004f36:	e00f      	b.n	8004f58 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	689a      	ldr	r2, [r3, #8]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004f46:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8004f48:	e006      	b.n	8004f58 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8004f52:	e001      	b.n	8004f58 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004f58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40012400 	.word	0x40012400
 8004f68:	40012800 	.word	0x40012800
 8004f6c:	080052d7 	.word	0x080052d7
 8004f70:	08005353 	.word	0x08005353
 8004f74:	0800536f 	.word	0x0800536f

08004f78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004f80:	bf00      	nop
 8004f82:	370c      	adds	r7, #12
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bc80      	pop	{r7}
 8004f88:	4770      	bx	lr

08004f8a <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004f92:	bf00      	nop
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bc80      	pop	{r7}
 8004f9a:	4770      	bx	lr

08004f9c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004fa4:	bf00      	nop
 8004fa6:	370c      	adds	r7, #12
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bc80      	pop	{r7}
 8004fac:	4770      	bx	lr
	...

08004fb0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d101      	bne.n	8004fd0 <HAL_ADC_ConfigChannel+0x20>
 8004fcc:	2302      	movs	r3, #2
 8004fce:	e0dc      	b.n	800518a <HAL_ADC_ConfigChannel+0x1da>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b06      	cmp	r3, #6
 8004fde:	d81c      	bhi.n	800501a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	4613      	mov	r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	4413      	add	r3, r2
 8004ff0:	3b05      	subs	r3, #5
 8004ff2:	221f      	movs	r2, #31
 8004ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff8:	43db      	mvns	r3, r3
 8004ffa:	4019      	ands	r1, r3
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	6818      	ldr	r0, [r3, #0]
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	4613      	mov	r3, r2
 8005006:	009b      	lsls	r3, r3, #2
 8005008:	4413      	add	r3, r2
 800500a:	3b05      	subs	r3, #5
 800500c:	fa00 f203 	lsl.w	r2, r0, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	635a      	str	r2, [r3, #52]	; 0x34
 8005018:	e03c      	b.n	8005094 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b0c      	cmp	r3, #12
 8005020:	d81c      	bhi.n	800505c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	4613      	mov	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	3b23      	subs	r3, #35	; 0x23
 8005034:	221f      	movs	r2, #31
 8005036:	fa02 f303 	lsl.w	r3, r2, r3
 800503a:	43db      	mvns	r3, r3
 800503c:	4019      	ands	r1, r3
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6818      	ldr	r0, [r3, #0]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	4613      	mov	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	4413      	add	r3, r2
 800504c:	3b23      	subs	r3, #35	; 0x23
 800504e:	fa00 f203 	lsl.w	r2, r0, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	631a      	str	r2, [r3, #48]	; 0x30
 800505a:	e01b      	b.n	8005094 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4413      	add	r3, r2
 800506c:	3b41      	subs	r3, #65	; 0x41
 800506e:	221f      	movs	r2, #31
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	43db      	mvns	r3, r3
 8005076:	4019      	ands	r1, r3
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	6818      	ldr	r0, [r3, #0]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	3b41      	subs	r3, #65	; 0x41
 8005088:	fa00 f203 	lsl.w	r2, r0, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	430a      	orrs	r2, r1
 8005092:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b09      	cmp	r3, #9
 800509a:	d91c      	bls.n	80050d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68d9      	ldr	r1, [r3, #12]
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	4613      	mov	r3, r2
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	4413      	add	r3, r2
 80050ac:	3b1e      	subs	r3, #30
 80050ae:	2207      	movs	r2, #7
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	43db      	mvns	r3, r3
 80050b6:	4019      	ands	r1, r3
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	6898      	ldr	r0, [r3, #8]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	4613      	mov	r3, r2
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	4413      	add	r3, r2
 80050c6:	3b1e      	subs	r3, #30
 80050c8:	fa00 f203 	lsl.w	r2, r0, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	60da      	str	r2, [r3, #12]
 80050d4:	e019      	b.n	800510a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6919      	ldr	r1, [r3, #16]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	4613      	mov	r3, r2
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	4413      	add	r3, r2
 80050e6:	2207      	movs	r2, #7
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	43db      	mvns	r3, r3
 80050ee:	4019      	ands	r1, r3
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	6898      	ldr	r0, [r3, #8]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	4613      	mov	r3, r2
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	4413      	add	r3, r2
 80050fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2b10      	cmp	r3, #16
 8005110:	d003      	beq.n	800511a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005116:	2b11      	cmp	r3, #17
 8005118:	d132      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a1d      	ldr	r2, [pc, #116]	; (8005194 <HAL_ADC_ConfigChannel+0x1e4>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d125      	bne.n	8005170 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d126      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005140:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2b10      	cmp	r3, #16
 8005148:	d11a      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800514a:	4b13      	ldr	r3, [pc, #76]	; (8005198 <HAL_ADC_ConfigChannel+0x1e8>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a13      	ldr	r2, [pc, #76]	; (800519c <HAL_ADC_ConfigChannel+0x1ec>)
 8005150:	fba2 2303 	umull	r2, r3, r2, r3
 8005154:	0c9a      	lsrs	r2, r3, #18
 8005156:	4613      	mov	r3, r2
 8005158:	009b      	lsls	r3, r3, #2
 800515a:	4413      	add	r3, r2
 800515c:	005b      	lsls	r3, r3, #1
 800515e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005160:	e002      	b.n	8005168 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	3b01      	subs	r3, #1
 8005166:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1f9      	bne.n	8005162 <HAL_ADC_ConfigChannel+0x1b2>
 800516e:	e007      	b.n	8005180 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005174:	f043 0220 	orr.w	r2, r3, #32
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005188:	7bfb      	ldrb	r3, [r7, #15]
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	bc80      	pop	{r7}
 8005192:	4770      	bx	lr
 8005194:	40012400 	.word	0x40012400
 8005198:	20000004 	.word	0x20000004
 800519c:	431bde83 	.word	0x431bde83

080051a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051a8:	2300      	movs	r3, #0
 80051aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80051ac:	2300      	movs	r3, #0
 80051ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b01      	cmp	r3, #1
 80051bc:	d040      	beq.n	8005240 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689a      	ldr	r2, [r3, #8]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f042 0201 	orr.w	r2, r2, #1
 80051cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80051ce:	4b1f      	ldr	r3, [pc, #124]	; (800524c <ADC_Enable+0xac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a1f      	ldr	r2, [pc, #124]	; (8005250 <ADC_Enable+0xb0>)
 80051d4:	fba2 2303 	umull	r2, r3, r2, r3
 80051d8:	0c9b      	lsrs	r3, r3, #18
 80051da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80051dc:	e002      	b.n	80051e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f9      	bne.n	80051de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80051ea:	f7ff fccf 	bl	8004b8c <HAL_GetTick>
 80051ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80051f0:	e01f      	b.n	8005232 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80051f2:	f7ff fccb 	bl	8004b8c <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d918      	bls.n	8005232 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b01      	cmp	r3, #1
 800520c:	d011      	beq.n	8005232 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005212:	f043 0210 	orr.w	r2, r3, #16
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521e:	f043 0201 	orr.w	r2, r3, #1
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e007      	b.n	8005242 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b01      	cmp	r3, #1
 800523e:	d1d8      	bne.n	80051f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	20000004 	.word	0x20000004
 8005250:	431bde83 	.word	0x431bde83

08005254 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b01      	cmp	r3, #1
 800526c:	d12e      	bne.n	80052cc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	689a      	ldr	r2, [r3, #8]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 0201 	bic.w	r2, r2, #1
 800527c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800527e:	f7ff fc85 	bl	8004b8c <HAL_GetTick>
 8005282:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005284:	e01b      	b.n	80052be <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005286:	f7ff fc81 	bl	8004b8c <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	2b02      	cmp	r3, #2
 8005292:	d914      	bls.n	80052be <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f003 0301 	and.w	r3, r3, #1
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d10d      	bne.n	80052be <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a6:	f043 0210 	orr.w	r2, r3, #16
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b2:	f043 0201 	orr.w	r2, r3, #1
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e007      	b.n	80052ce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f003 0301 	and.w	r3, r3, #1
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d0dc      	beq.n	8005286 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}

080052d6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80052d6:	b580      	push	{r7, lr}
 80052d8:	b084      	sub	sp, #16
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d127      	bne.n	8005340 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005306:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800530a:	d115      	bne.n	8005338 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005310:	2b00      	cmp	r3, #0
 8005312:	d111      	bne.n	8005338 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005318:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005324:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d105      	bne.n	8005338 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005330:	f043 0201 	orr.w	r2, r3, #1
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f7ff fe1d 	bl	8004f78 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800533e:	e004      	b.n	800534a <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	4798      	blx	r3
}
 800534a:	bf00      	nop
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}

08005352 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b084      	sub	sp, #16
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f7ff fe12 	bl	8004f8a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005366:	bf00      	nop
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800536e:	b580      	push	{r7, lr}
 8005370:	b084      	sub	sp, #16
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800538c:	f043 0204 	orr.w	r2, r3, #4
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f7ff fe01 	bl	8004f9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800539a:	bf00      	nop
 800539c:	3710      	adds	r7, #16
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
	...

080053a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b085      	sub	sp, #20
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053b4:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <__NVIC_SetPriorityGrouping+0x44>)
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053ba:	68ba      	ldr	r2, [r7, #8]
 80053bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053c0:	4013      	ands	r3, r2
 80053c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80053cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80053d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053d6:	4a04      	ldr	r2, [pc, #16]	; (80053e8 <__NVIC_SetPriorityGrouping+0x44>)
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	60d3      	str	r3, [r2, #12]
}
 80053dc:	bf00      	nop
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bc80      	pop	{r7}
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	e000ed00 	.word	0xe000ed00

080053ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053f0:	4b04      	ldr	r3, [pc, #16]	; (8005404 <__NVIC_GetPriorityGrouping+0x18>)
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	0a1b      	lsrs	r3, r3, #8
 80053f6:	f003 0307 	and.w	r3, r3, #7
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop
 8005404:	e000ed00 	.word	0xe000ed00

08005408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	4603      	mov	r3, r0
 8005410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005416:	2b00      	cmp	r3, #0
 8005418:	db0b      	blt.n	8005432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800541a:	79fb      	ldrb	r3, [r7, #7]
 800541c:	f003 021f 	and.w	r2, r3, #31
 8005420:	4906      	ldr	r1, [pc, #24]	; (800543c <__NVIC_EnableIRQ+0x34>)
 8005422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005426:	095b      	lsrs	r3, r3, #5
 8005428:	2001      	movs	r0, #1
 800542a:	fa00 f202 	lsl.w	r2, r0, r2
 800542e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005432:	bf00      	nop
 8005434:	370c      	adds	r7, #12
 8005436:	46bd      	mov	sp, r7
 8005438:	bc80      	pop	{r7}
 800543a:	4770      	bx	lr
 800543c:	e000e100 	.word	0xe000e100

08005440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	4603      	mov	r3, r0
 8005448:	6039      	str	r1, [r7, #0]
 800544a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800544c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005450:	2b00      	cmp	r3, #0
 8005452:	db0a      	blt.n	800546a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	b2da      	uxtb	r2, r3
 8005458:	490c      	ldr	r1, [pc, #48]	; (800548c <__NVIC_SetPriority+0x4c>)
 800545a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800545e:	0112      	lsls	r2, r2, #4
 8005460:	b2d2      	uxtb	r2, r2
 8005462:	440b      	add	r3, r1
 8005464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005468:	e00a      	b.n	8005480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	b2da      	uxtb	r2, r3
 800546e:	4908      	ldr	r1, [pc, #32]	; (8005490 <__NVIC_SetPriority+0x50>)
 8005470:	79fb      	ldrb	r3, [r7, #7]
 8005472:	f003 030f 	and.w	r3, r3, #15
 8005476:	3b04      	subs	r3, #4
 8005478:	0112      	lsls	r2, r2, #4
 800547a:	b2d2      	uxtb	r2, r2
 800547c:	440b      	add	r3, r1
 800547e:	761a      	strb	r2, [r3, #24]
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	bc80      	pop	{r7}
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop
 800548c:	e000e100 	.word	0xe000e100
 8005490:	e000ed00 	.word	0xe000ed00

08005494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005494:	b480      	push	{r7}
 8005496:	b089      	sub	sp, #36	; 0x24
 8005498:	af00      	add	r7, sp, #0
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	60b9      	str	r1, [r7, #8]
 800549e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f1c3 0307 	rsb	r3, r3, #7
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	bf28      	it	cs
 80054b2:	2304      	movcs	r3, #4
 80054b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	3304      	adds	r3, #4
 80054ba:	2b06      	cmp	r3, #6
 80054bc:	d902      	bls.n	80054c4 <NVIC_EncodePriority+0x30>
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	3b03      	subs	r3, #3
 80054c2:	e000      	b.n	80054c6 <NVIC_EncodePriority+0x32>
 80054c4:	2300      	movs	r3, #0
 80054c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054c8:	f04f 32ff 	mov.w	r2, #4294967295
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	43da      	mvns	r2, r3
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	401a      	ands	r2, r3
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054dc:	f04f 31ff 	mov.w	r1, #4294967295
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	fa01 f303 	lsl.w	r3, r1, r3
 80054e6:	43d9      	mvns	r1, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054ec:	4313      	orrs	r3, r2
         );
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3724      	adds	r7, #36	; 0x24
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bc80      	pop	{r7}
 80054f6:	4770      	bx	lr

080054f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	3b01      	subs	r3, #1
 8005504:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005508:	d301      	bcc.n	800550e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800550a:	2301      	movs	r3, #1
 800550c:	e00f      	b.n	800552e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800550e:	4a0a      	ldr	r2, [pc, #40]	; (8005538 <SysTick_Config+0x40>)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3b01      	subs	r3, #1
 8005514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005516:	210f      	movs	r1, #15
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	f7ff ff90 	bl	8005440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005520:	4b05      	ldr	r3, [pc, #20]	; (8005538 <SysTick_Config+0x40>)
 8005522:	2200      	movs	r2, #0
 8005524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005526:	4b04      	ldr	r3, [pc, #16]	; (8005538 <SysTick_Config+0x40>)
 8005528:	2207      	movs	r2, #7
 800552a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}
 8005536:	bf00      	nop
 8005538:	e000e010 	.word	0xe000e010

0800553c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	f7ff ff2d 	bl	80053a4 <__NVIC_SetPriorityGrouping>
}
 800554a:	bf00      	nop
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}

08005552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005552:	b580      	push	{r7, lr}
 8005554:	b086      	sub	sp, #24
 8005556:	af00      	add	r7, sp, #0
 8005558:	4603      	mov	r3, r0
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005560:	2300      	movs	r3, #0
 8005562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005564:	f7ff ff42 	bl	80053ec <__NVIC_GetPriorityGrouping>
 8005568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	68b9      	ldr	r1, [r7, #8]
 800556e:	6978      	ldr	r0, [r7, #20]
 8005570:	f7ff ff90 	bl	8005494 <NVIC_EncodePriority>
 8005574:	4602      	mov	r2, r0
 8005576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800557a:	4611      	mov	r1, r2
 800557c:	4618      	mov	r0, r3
 800557e:	f7ff ff5f 	bl	8005440 <__NVIC_SetPriority>
}
 8005582:	bf00      	nop
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}

0800558a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b082      	sub	sp, #8
 800558e:	af00      	add	r7, sp, #0
 8005590:	4603      	mov	r3, r0
 8005592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff ff35 	bl	8005408 <__NVIC_EnableIRQ>
}
 800559e:	bf00      	nop
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f7ff ffa2 	bl	80054f8 <SysTick_Config>
 80055b4:	4603      	mov	r3, r0
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	3708      	adds	r7, #8
 80055ba:	46bd      	mov	sp, r7
 80055bc:	bd80      	pop	{r7, pc}

080055be <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80055be:	b580      	push	{r7, lr}
 80055c0:	b082      	sub	sp, #8
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d101      	bne.n	80055d0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e014      	b.n	80055fa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	791b      	ldrb	r3, [r3, #4]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d105      	bne.n	80055e6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7fd ff1f 	bl	8003424 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2202      	movs	r2, #2
 80055ea:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	795b      	ldrb	r3, [r3, #5]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d101      	bne.n	8005618 <HAL_DAC_Start+0x16>
 8005614:	2302      	movs	r3, #2
 8005616:	e040      	b.n	800569a <HAL_DAC_Start+0x98>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2202      	movs	r2, #2
 8005622:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6819      	ldr	r1, [r3, #0]
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	f003 0310 	and.w	r3, r3, #16
 8005630:	2201      	movs	r2, #1
 8005632:	409a      	lsls	r2, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10f      	bne.n	8005662 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800564c:	2b3c      	cmp	r3, #60	; 0x3c
 800564e:	d11d      	bne.n	800568c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685a      	ldr	r2, [r3, #4]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	e014      	b.n	800568c <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	f003 0310 	and.w	r3, r3, #16
 8005672:	213c      	movs	r1, #60	; 0x3c
 8005674:	fa01 f303 	lsl.w	r3, r1, r3
 8005678:	429a      	cmp	r2, r3
 800567a:	d107      	bne.n	800568c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0202 	orr.w	r2, r2, #2
 800568a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	bc80      	pop	{r7}
 80056a2:	4770      	bx	lr

080056a4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
 80056b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80056b2:	2300      	movs	r3, #0
 80056b4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d105      	bne.n	80056ce <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4413      	add	r3, r2
 80056c8:	3308      	adds	r3, #8
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	e004      	b.n	80056d8 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4413      	add	r3, r2
 80056d4:	3314      	adds	r3, #20
 80056d6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	461a      	mov	r2, r3
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	371c      	adds	r7, #28
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bc80      	pop	{r7}
 80056ea:	4770      	bx	lr

080056ec <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b087      	sub	sp, #28
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	795b      	ldrb	r3, [r3, #5]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d101      	bne.n	8005704 <HAL_DAC_ConfigChannel+0x18>
 8005700:	2302      	movs	r3, #2
 8005702:	e03c      	b.n	800577e <HAL_DAC_ConfigChannel+0x92>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2201      	movs	r2, #1
 8005708:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	2202      	movs	r2, #2
 800570e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f003 0310 	and.w	r3, r3, #16
 800571e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	43db      	mvns	r3, r3
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4013      	ands	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	693a      	ldr	r2, [r7, #16]
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	4313      	orrs	r3, r2
 800574a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6819      	ldr	r1, [r3, #0]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f003 0310 	and.w	r3, r3, #16
 8005760:	22c0      	movs	r2, #192	; 0xc0
 8005762:	fa02 f303 	lsl.w	r3, r2, r3
 8005766:	43da      	mvns	r2, r3
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	400a      	ands	r2, r1
 800576e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2201      	movs	r2, #1
 8005774:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	371c      	adds	r7, #28
 8005782:	46bd      	mov	sp, r7
 8005784:	bc80      	pop	{r7}
 8005786:	4770      	bx	lr

08005788 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005790:	2300      	movs	r3, #0
 8005792:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e059      	b.n	8005852 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	461a      	mov	r2, r3
 80057a4:	4b2d      	ldr	r3, [pc, #180]	; (800585c <HAL_DMA_Init+0xd4>)
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d80f      	bhi.n	80057ca <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	461a      	mov	r2, r3
 80057b0:	4b2b      	ldr	r3, [pc, #172]	; (8005860 <HAL_DMA_Init+0xd8>)
 80057b2:	4413      	add	r3, r2
 80057b4:	4a2b      	ldr	r2, [pc, #172]	; (8005864 <HAL_DMA_Init+0xdc>)
 80057b6:	fba2 2303 	umull	r2, r3, r2, r3
 80057ba:	091b      	lsrs	r3, r3, #4
 80057bc:	009a      	lsls	r2, r3, #2
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	4a28      	ldr	r2, [pc, #160]	; (8005868 <HAL_DMA_Init+0xe0>)
 80057c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80057c8:	e00e      	b.n	80057e8 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	461a      	mov	r2, r3
 80057d0:	4b26      	ldr	r3, [pc, #152]	; (800586c <HAL_DMA_Init+0xe4>)
 80057d2:	4413      	add	r3, r2
 80057d4:	4a23      	ldr	r2, [pc, #140]	; (8005864 <HAL_DMA_Init+0xdc>)
 80057d6:	fba2 2303 	umull	r2, r3, r2, r3
 80057da:	091b      	lsrs	r3, r3, #4
 80057dc:	009a      	lsls	r2, r3, #2
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a22      	ldr	r2, [pc, #136]	; (8005870 <HAL_DMA_Init+0xe8>)
 80057e6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80057fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005802:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800580c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005818:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005824:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69db      	ldr	r3, [r3, #28]
 800582a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	4313      	orrs	r3, r2
 8005830:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3714      	adds	r7, #20
 8005856:	46bd      	mov	sp, r7
 8005858:	bc80      	pop	{r7}
 800585a:	4770      	bx	lr
 800585c:	40020407 	.word	0x40020407
 8005860:	bffdfff8 	.word	0xbffdfff8
 8005864:	cccccccd 	.word	0xcccccccd
 8005868:	40020000 	.word	0x40020000
 800586c:	bffdfbf8 	.word	0xbffdfbf8
 8005870:	40020400 	.word	0x40020400

08005874 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b086      	sub	sp, #24
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
 8005880:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f893 3020 	ldrb.w	r3, [r3, #32]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d101      	bne.n	8005894 <HAL_DMA_Start_IT+0x20>
 8005890:	2302      	movs	r3, #2
 8005892:	e04a      	b.n	800592a <HAL_DMA_Start_IT+0xb6>
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80058a2:	2b01      	cmp	r3, #1
 80058a4:	d13a      	bne.n	800591c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2202      	movs	r2, #2
 80058aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	687a      	ldr	r2, [r7, #4]
 80058c8:	68b9      	ldr	r1, [r7, #8]
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 fbb0 	bl	8006030 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 020e 	orr.w	r2, r2, #14
 80058e6:	601a      	str	r2, [r3, #0]
 80058e8:	e00f      	b.n	800590a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f022 0204 	bic.w	r2, r2, #4
 80058f8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 020a 	orr.w	r2, r2, #10
 8005908:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f042 0201 	orr.w	r2, r2, #1
 8005918:	601a      	str	r2, [r3, #0]
 800591a:	e005      	b.n	8005928 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8005924:	2302      	movs	r3, #2
 8005926:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8005928:	7dfb      	ldrb	r3, [r7, #23]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3718      	adds	r7, #24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005932:	b480      	push	{r7}
 8005934:	b085      	sub	sp, #20
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005944:	2b02      	cmp	r3, #2
 8005946:	d008      	beq.n	800595a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2204      	movs	r2, #4
 800594c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e020      	b.n	800599c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 020e 	bic.w	r2, r2, #14
 8005968:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0201 	bic.w	r2, r2, #1
 8005978:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005982:	2101      	movs	r1, #1
 8005984:	fa01 f202 	lsl.w	r2, r1, r2
 8005988:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800599a:	7bfb      	ldrb	r3, [r7, #15]
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bc80      	pop	{r7}
 80059a4:	4770      	bx	lr
	...

080059a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d005      	beq.n	80059ca <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2204      	movs	r2, #4
 80059c2:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	73fb      	strb	r3, [r7, #15]
 80059c8:	e0d6      	b.n	8005b78 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 020e 	bic.w	r2, r2, #14
 80059d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f022 0201 	bic.w	r2, r2, #1
 80059e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	4b64      	ldr	r3, [pc, #400]	; (8005b84 <HAL_DMA_Abort_IT+0x1dc>)
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d958      	bls.n	8005aa8 <HAL_DMA_Abort_IT+0x100>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a63      	ldr	r2, [pc, #396]	; (8005b88 <HAL_DMA_Abort_IT+0x1e0>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d04f      	beq.n	8005aa0 <HAL_DMA_Abort_IT+0xf8>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a61      	ldr	r2, [pc, #388]	; (8005b8c <HAL_DMA_Abort_IT+0x1e4>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d048      	beq.n	8005a9c <HAL_DMA_Abort_IT+0xf4>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	4a60      	ldr	r2, [pc, #384]	; (8005b90 <HAL_DMA_Abort_IT+0x1e8>)
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d040      	beq.n	8005a96 <HAL_DMA_Abort_IT+0xee>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a5e      	ldr	r2, [pc, #376]	; (8005b94 <HAL_DMA_Abort_IT+0x1ec>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d038      	beq.n	8005a90 <HAL_DMA_Abort_IT+0xe8>
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a5d      	ldr	r2, [pc, #372]	; (8005b98 <HAL_DMA_Abort_IT+0x1f0>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d030      	beq.n	8005a8a <HAL_DMA_Abort_IT+0xe2>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a5b      	ldr	r2, [pc, #364]	; (8005b9c <HAL_DMA_Abort_IT+0x1f4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d028      	beq.n	8005a84 <HAL_DMA_Abort_IT+0xdc>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a53      	ldr	r2, [pc, #332]	; (8005b84 <HAL_DMA_Abort_IT+0x1dc>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d020      	beq.n	8005a7e <HAL_DMA_Abort_IT+0xd6>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a57      	ldr	r2, [pc, #348]	; (8005ba0 <HAL_DMA_Abort_IT+0x1f8>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d019      	beq.n	8005a7a <HAL_DMA_Abort_IT+0xd2>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a56      	ldr	r2, [pc, #344]	; (8005ba4 <HAL_DMA_Abort_IT+0x1fc>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d012      	beq.n	8005a76 <HAL_DMA_Abort_IT+0xce>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a54      	ldr	r2, [pc, #336]	; (8005ba8 <HAL_DMA_Abort_IT+0x200>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d00a      	beq.n	8005a70 <HAL_DMA_Abort_IT+0xc8>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a53      	ldr	r2, [pc, #332]	; (8005bac <HAL_DMA_Abort_IT+0x204>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d102      	bne.n	8005a6a <HAL_DMA_Abort_IT+0xc2>
 8005a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a68:	e01b      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a6e:	e018      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a74:	e015      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a76:	2310      	movs	r3, #16
 8005a78:	e013      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e011      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005a82:	e00e      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005a88:	e00b      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a8e:	e008      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a94:	e005      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a9a:	e002      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005a9c:	2310      	movs	r3, #16
 8005a9e:	e000      	b.n	8005aa2 <HAL_DMA_Abort_IT+0xfa>
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4a43      	ldr	r2, [pc, #268]	; (8005bb0 <HAL_DMA_Abort_IT+0x208>)
 8005aa4:	6053      	str	r3, [r2, #4]
 8005aa6:	e057      	b.n	8005b58 <HAL_DMA_Abort_IT+0x1b0>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a36      	ldr	r2, [pc, #216]	; (8005b88 <HAL_DMA_Abort_IT+0x1e0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d04f      	beq.n	8005b52 <HAL_DMA_Abort_IT+0x1aa>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a35      	ldr	r2, [pc, #212]	; (8005b8c <HAL_DMA_Abort_IT+0x1e4>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d048      	beq.n	8005b4e <HAL_DMA_Abort_IT+0x1a6>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a33      	ldr	r2, [pc, #204]	; (8005b90 <HAL_DMA_Abort_IT+0x1e8>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d040      	beq.n	8005b48 <HAL_DMA_Abort_IT+0x1a0>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a32      	ldr	r2, [pc, #200]	; (8005b94 <HAL_DMA_Abort_IT+0x1ec>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d038      	beq.n	8005b42 <HAL_DMA_Abort_IT+0x19a>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a30      	ldr	r2, [pc, #192]	; (8005b98 <HAL_DMA_Abort_IT+0x1f0>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d030      	beq.n	8005b3c <HAL_DMA_Abort_IT+0x194>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a2f      	ldr	r2, [pc, #188]	; (8005b9c <HAL_DMA_Abort_IT+0x1f4>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d028      	beq.n	8005b36 <HAL_DMA_Abort_IT+0x18e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a26      	ldr	r2, [pc, #152]	; (8005b84 <HAL_DMA_Abort_IT+0x1dc>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d020      	beq.n	8005b30 <HAL_DMA_Abort_IT+0x188>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2b      	ldr	r2, [pc, #172]	; (8005ba0 <HAL_DMA_Abort_IT+0x1f8>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d019      	beq.n	8005b2c <HAL_DMA_Abort_IT+0x184>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a29      	ldr	r2, [pc, #164]	; (8005ba4 <HAL_DMA_Abort_IT+0x1fc>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d012      	beq.n	8005b28 <HAL_DMA_Abort_IT+0x180>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a28      	ldr	r2, [pc, #160]	; (8005ba8 <HAL_DMA_Abort_IT+0x200>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d00a      	beq.n	8005b22 <HAL_DMA_Abort_IT+0x17a>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a26      	ldr	r2, [pc, #152]	; (8005bac <HAL_DMA_Abort_IT+0x204>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d102      	bne.n	8005b1c <HAL_DMA_Abort_IT+0x174>
 8005b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b1a:	e01b      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b20:	e018      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b26:	e015      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b28:	2310      	movs	r3, #16
 8005b2a:	e013      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e011      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005b34:	e00e      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b36:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b3a:	e00b      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b3c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b40:	e008      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b46:	e005      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b4c:	e002      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b4e:	2310      	movs	r3, #16
 8005b50:	e000      	b.n	8005b54 <HAL_DMA_Abort_IT+0x1ac>
 8005b52:	2301      	movs	r3, #1
 8005b54:	4a17      	ldr	r2, [pc, #92]	; (8005bb4 <HAL_DMA_Abort_IT+0x20c>)
 8005b56:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	4798      	blx	r3
    } 
  }
  return status;
 8005b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	40020080 	.word	0x40020080
 8005b88:	40020008 	.word	0x40020008
 8005b8c:	4002001c 	.word	0x4002001c
 8005b90:	40020030 	.word	0x40020030
 8005b94:	40020044 	.word	0x40020044
 8005b98:	40020058 	.word	0x40020058
 8005b9c:	4002006c 	.word	0x4002006c
 8005ba0:	40020408 	.word	0x40020408
 8005ba4:	4002041c 	.word	0x4002041c
 8005ba8:	40020430 	.word	0x40020430
 8005bac:	40020444 	.word	0x40020444
 8005bb0:	40020400 	.word	0x40020400
 8005bb4:	40020000 	.word	0x40020000

08005bb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd4:	2204      	movs	r2, #4
 8005bd6:	409a      	lsls	r2, r3
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 80d6 	beq.w	8005d8e <HAL_DMA_IRQHandler+0x1d6>
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	f003 0304 	and.w	r3, r3, #4
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 80d0 	beq.w	8005d8e <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0320 	and.w	r3, r3, #32
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d107      	bne.n	8005c0c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 0204 	bic.w	r2, r2, #4
 8005c0a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	461a      	mov	r2, r3
 8005c12:	4b9b      	ldr	r3, [pc, #620]	; (8005e80 <HAL_DMA_IRQHandler+0x2c8>)
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d958      	bls.n	8005cca <HAL_DMA_IRQHandler+0x112>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a99      	ldr	r2, [pc, #612]	; (8005e84 <HAL_DMA_IRQHandler+0x2cc>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d04f      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0x10a>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a98      	ldr	r2, [pc, #608]	; (8005e88 <HAL_DMA_IRQHandler+0x2d0>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d048      	beq.n	8005cbe <HAL_DMA_IRQHandler+0x106>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a96      	ldr	r2, [pc, #600]	; (8005e8c <HAL_DMA_IRQHandler+0x2d4>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d040      	beq.n	8005cb8 <HAL_DMA_IRQHandler+0x100>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a95      	ldr	r2, [pc, #596]	; (8005e90 <HAL_DMA_IRQHandler+0x2d8>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d038      	beq.n	8005cb2 <HAL_DMA_IRQHandler+0xfa>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a93      	ldr	r2, [pc, #588]	; (8005e94 <HAL_DMA_IRQHandler+0x2dc>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d030      	beq.n	8005cac <HAL_DMA_IRQHandler+0xf4>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4a92      	ldr	r2, [pc, #584]	; (8005e98 <HAL_DMA_IRQHandler+0x2e0>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d028      	beq.n	8005ca6 <HAL_DMA_IRQHandler+0xee>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	4a89      	ldr	r2, [pc, #548]	; (8005e80 <HAL_DMA_IRQHandler+0x2c8>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d020      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0xe8>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	4a8e      	ldr	r2, [pc, #568]	; (8005e9c <HAL_DMA_IRQHandler+0x2e4>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d019      	beq.n	8005c9c <HAL_DMA_IRQHandler+0xe4>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a8c      	ldr	r2, [pc, #560]	; (8005ea0 <HAL_DMA_IRQHandler+0x2e8>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d012      	beq.n	8005c98 <HAL_DMA_IRQHandler+0xe0>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a8b      	ldr	r2, [pc, #556]	; (8005ea4 <HAL_DMA_IRQHandler+0x2ec>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d00a      	beq.n	8005c92 <HAL_DMA_IRQHandler+0xda>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a89      	ldr	r2, [pc, #548]	; (8005ea8 <HAL_DMA_IRQHandler+0x2f0>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d102      	bne.n	8005c8c <HAL_DMA_IRQHandler+0xd4>
 8005c86:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005c8a:	e01b      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005c8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005c90:	e018      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005c92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c96:	e015      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005c98:	2340      	movs	r3, #64	; 0x40
 8005c9a:	e013      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005c9c:	2304      	movs	r3, #4
 8005c9e:	e011      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005ca0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005ca4:	e00e      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005ca6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005caa:	e00b      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005cac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005cb0:	e008      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005cb2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005cb6:	e005      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005cb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cbc:	e002      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005cbe:	2340      	movs	r3, #64	; 0x40
 8005cc0:	e000      	b.n	8005cc4 <HAL_DMA_IRQHandler+0x10c>
 8005cc2:	2304      	movs	r3, #4
 8005cc4:	4a79      	ldr	r2, [pc, #484]	; (8005eac <HAL_DMA_IRQHandler+0x2f4>)
 8005cc6:	6053      	str	r3, [r2, #4]
 8005cc8:	e057      	b.n	8005d7a <HAL_DMA_IRQHandler+0x1c2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a6d      	ldr	r2, [pc, #436]	; (8005e84 <HAL_DMA_IRQHandler+0x2cc>)
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	d04f      	beq.n	8005d74 <HAL_DMA_IRQHandler+0x1bc>
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	4a6b      	ldr	r2, [pc, #428]	; (8005e88 <HAL_DMA_IRQHandler+0x2d0>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d048      	beq.n	8005d70 <HAL_DMA_IRQHandler+0x1b8>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a6a      	ldr	r2, [pc, #424]	; (8005e8c <HAL_DMA_IRQHandler+0x2d4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d040      	beq.n	8005d6a <HAL_DMA_IRQHandler+0x1b2>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a68      	ldr	r2, [pc, #416]	; (8005e90 <HAL_DMA_IRQHandler+0x2d8>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d038      	beq.n	8005d64 <HAL_DMA_IRQHandler+0x1ac>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a67      	ldr	r2, [pc, #412]	; (8005e94 <HAL_DMA_IRQHandler+0x2dc>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d030      	beq.n	8005d5e <HAL_DMA_IRQHandler+0x1a6>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a65      	ldr	r2, [pc, #404]	; (8005e98 <HAL_DMA_IRQHandler+0x2e0>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d028      	beq.n	8005d58 <HAL_DMA_IRQHandler+0x1a0>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a5d      	ldr	r2, [pc, #372]	; (8005e80 <HAL_DMA_IRQHandler+0x2c8>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d020      	beq.n	8005d52 <HAL_DMA_IRQHandler+0x19a>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a61      	ldr	r2, [pc, #388]	; (8005e9c <HAL_DMA_IRQHandler+0x2e4>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d019      	beq.n	8005d4e <HAL_DMA_IRQHandler+0x196>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a60      	ldr	r2, [pc, #384]	; (8005ea0 <HAL_DMA_IRQHandler+0x2e8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d012      	beq.n	8005d4a <HAL_DMA_IRQHandler+0x192>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a5e      	ldr	r2, [pc, #376]	; (8005ea4 <HAL_DMA_IRQHandler+0x2ec>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d00a      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x18c>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a5d      	ldr	r2, [pc, #372]	; (8005ea8 <HAL_DMA_IRQHandler+0x2f0>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d102      	bne.n	8005d3e <HAL_DMA_IRQHandler+0x186>
 8005d38:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005d3c:	e01b      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d3e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005d42:	e018      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d48:	e015      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d4a:	2340      	movs	r3, #64	; 0x40
 8005d4c:	e013      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d4e:	2304      	movs	r3, #4
 8005d50:	e011      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d52:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005d56:	e00e      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d58:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005d5c:	e00b      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d5e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005d62:	e008      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005d68:	e005      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d6e:	e002      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d70:	2340      	movs	r3, #64	; 0x40
 8005d72:	e000      	b.n	8005d76 <HAL_DMA_IRQHandler+0x1be>
 8005d74:	2304      	movs	r3, #4
 8005d76:	4a4e      	ldr	r2, [pc, #312]	; (8005eb0 <HAL_DMA_IRQHandler+0x2f8>)
 8005d78:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8136 	beq.w	8005ff0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8005d8c:	e130      	b.n	8005ff0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d92:	2202      	movs	r2, #2
 8005d94:	409a      	lsls	r2, r3
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	4013      	ands	r3, r2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	f000 80f8 	beq.w	8005f90 <HAL_DMA_IRQHandler+0x3d8>
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f000 80f2 	beq.w	8005f90 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f022 020a 	bic.w	r2, r2, #10
 8005dc8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	4b29      	ldr	r3, [pc, #164]	; (8005e80 <HAL_DMA_IRQHandler+0x2c8>)
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d973      	bls.n	8005ec6 <HAL_DMA_IRQHandler+0x30e>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a28      	ldr	r2, [pc, #160]	; (8005e84 <HAL_DMA_IRQHandler+0x2cc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d06a      	beq.n	8005ebe <HAL_DMA_IRQHandler+0x306>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a26      	ldr	r2, [pc, #152]	; (8005e88 <HAL_DMA_IRQHandler+0x2d0>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d063      	beq.n	8005eba <HAL_DMA_IRQHandler+0x302>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a25      	ldr	r2, [pc, #148]	; (8005e8c <HAL_DMA_IRQHandler+0x2d4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d05b      	beq.n	8005eb4 <HAL_DMA_IRQHandler+0x2fc>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a23      	ldr	r2, [pc, #140]	; (8005e90 <HAL_DMA_IRQHandler+0x2d8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d038      	beq.n	8005e78 <HAL_DMA_IRQHandler+0x2c0>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a22      	ldr	r2, [pc, #136]	; (8005e94 <HAL_DMA_IRQHandler+0x2dc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d030      	beq.n	8005e72 <HAL_DMA_IRQHandler+0x2ba>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a20      	ldr	r2, [pc, #128]	; (8005e98 <HAL_DMA_IRQHandler+0x2e0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d028      	beq.n	8005e6c <HAL_DMA_IRQHandler+0x2b4>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a18      	ldr	r2, [pc, #96]	; (8005e80 <HAL_DMA_IRQHandler+0x2c8>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d020      	beq.n	8005e66 <HAL_DMA_IRQHandler+0x2ae>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a1c      	ldr	r2, [pc, #112]	; (8005e9c <HAL_DMA_IRQHandler+0x2e4>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d019      	beq.n	8005e62 <HAL_DMA_IRQHandler+0x2aa>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a1b      	ldr	r2, [pc, #108]	; (8005ea0 <HAL_DMA_IRQHandler+0x2e8>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d012      	beq.n	8005e5e <HAL_DMA_IRQHandler+0x2a6>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a19      	ldr	r2, [pc, #100]	; (8005ea4 <HAL_DMA_IRQHandler+0x2ec>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00a      	beq.n	8005e58 <HAL_DMA_IRQHandler+0x2a0>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a18      	ldr	r2, [pc, #96]	; (8005ea8 <HAL_DMA_IRQHandler+0x2f0>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d102      	bne.n	8005e52 <HAL_DMA_IRQHandler+0x29a>
 8005e4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e50:	e036      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e56:	e033      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e5c:	e030      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e5e:	2320      	movs	r3, #32
 8005e60:	e02e      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e02c      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005e6a:	e029      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005e70:	e026      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e72:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005e76:	e023      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005e7c:	e020      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005e7e:	bf00      	nop
 8005e80:	40020080 	.word	0x40020080
 8005e84:	40020008 	.word	0x40020008
 8005e88:	4002001c 	.word	0x4002001c
 8005e8c:	40020030 	.word	0x40020030
 8005e90:	40020044 	.word	0x40020044
 8005e94:	40020058 	.word	0x40020058
 8005e98:	4002006c 	.word	0x4002006c
 8005e9c:	40020408 	.word	0x40020408
 8005ea0:	4002041c 	.word	0x4002041c
 8005ea4:	40020430 	.word	0x40020430
 8005ea8:	40020444 	.word	0x40020444
 8005eac:	40020400 	.word	0x40020400
 8005eb0:	40020000 	.word	0x40020000
 8005eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005eb8:	e002      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005eba:	2320      	movs	r3, #32
 8005ebc:	e000      	b.n	8005ec0 <HAL_DMA_IRQHandler+0x308>
 8005ebe:	2302      	movs	r3, #2
 8005ec0:	4a4e      	ldr	r2, [pc, #312]	; (8005ffc <HAL_DMA_IRQHandler+0x444>)
 8005ec2:	6053      	str	r3, [r2, #4]
 8005ec4:	e057      	b.n	8005f76 <HAL_DMA_IRQHandler+0x3be>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a4d      	ldr	r2, [pc, #308]	; (8006000 <HAL_DMA_IRQHandler+0x448>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d04f      	beq.n	8005f70 <HAL_DMA_IRQHandler+0x3b8>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a4b      	ldr	r2, [pc, #300]	; (8006004 <HAL_DMA_IRQHandler+0x44c>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d048      	beq.n	8005f6c <HAL_DMA_IRQHandler+0x3b4>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a4a      	ldr	r2, [pc, #296]	; (8006008 <HAL_DMA_IRQHandler+0x450>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d040      	beq.n	8005f66 <HAL_DMA_IRQHandler+0x3ae>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a48      	ldr	r2, [pc, #288]	; (800600c <HAL_DMA_IRQHandler+0x454>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d038      	beq.n	8005f60 <HAL_DMA_IRQHandler+0x3a8>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a47      	ldr	r2, [pc, #284]	; (8006010 <HAL_DMA_IRQHandler+0x458>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d030      	beq.n	8005f5a <HAL_DMA_IRQHandler+0x3a2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a45      	ldr	r2, [pc, #276]	; (8006014 <HAL_DMA_IRQHandler+0x45c>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d028      	beq.n	8005f54 <HAL_DMA_IRQHandler+0x39c>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a44      	ldr	r2, [pc, #272]	; (8006018 <HAL_DMA_IRQHandler+0x460>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d020      	beq.n	8005f4e <HAL_DMA_IRQHandler+0x396>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a42      	ldr	r2, [pc, #264]	; (800601c <HAL_DMA_IRQHandler+0x464>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d019      	beq.n	8005f4a <HAL_DMA_IRQHandler+0x392>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a41      	ldr	r2, [pc, #260]	; (8006020 <HAL_DMA_IRQHandler+0x468>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d012      	beq.n	8005f46 <HAL_DMA_IRQHandler+0x38e>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a3f      	ldr	r2, [pc, #252]	; (8006024 <HAL_DMA_IRQHandler+0x46c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d00a      	beq.n	8005f40 <HAL_DMA_IRQHandler+0x388>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a3e      	ldr	r2, [pc, #248]	; (8006028 <HAL_DMA_IRQHandler+0x470>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d102      	bne.n	8005f3a <HAL_DMA_IRQHandler+0x382>
 8005f34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f38:	e01b      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005f3e:	e018      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f44:	e015      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f46:	2320      	movs	r3, #32
 8005f48:	e013      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	e011      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f52:	e00e      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005f58:	e00b      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005f5e:	e008      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f64:	e005      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f6a:	e002      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	e000      	b.n	8005f72 <HAL_DMA_IRQHandler+0x3ba>
 8005f70:	2302      	movs	r3, #2
 8005f72:	4a2e      	ldr	r2, [pc, #184]	; (800602c <HAL_DMA_IRQHandler+0x474>)
 8005f74:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d034      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005f8e:	e02f      	b.n	8005ff0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f94:	2208      	movs	r2, #8
 8005f96:	409a      	lsls	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d028      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x43a>
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d023      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 020e 	bic.w	r2, r2, #14
 8005fb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fc2:	2101      	movs	r1, #1
 8005fc4:	fa01 f202 	lsl.w	r2, r1, r2
 8005fc8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d004      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	4798      	blx	r3
    }
  }
  return;
 8005ff0:	bf00      	nop
 8005ff2:	bf00      	nop
}
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	40020400 	.word	0x40020400
 8006000:	40020008 	.word	0x40020008
 8006004:	4002001c 	.word	0x4002001c
 8006008:	40020030 	.word	0x40020030
 800600c:	40020044 	.word	0x40020044
 8006010:	40020058 	.word	0x40020058
 8006014:	4002006c 	.word	0x4002006c
 8006018:	40020080 	.word	0x40020080
 800601c:	40020408 	.word	0x40020408
 8006020:	4002041c 	.word	0x4002041c
 8006024:	40020430 	.word	0x40020430
 8006028:	40020444 	.word	0x40020444
 800602c:	40020000 	.word	0x40020000

08006030 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
 800603c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006046:	2101      	movs	r1, #1
 8006048:	fa01 f202 	lsl.w	r2, r1, r2
 800604c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2b10      	cmp	r3, #16
 800605c:	d108      	bne.n	8006070 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68ba      	ldr	r2, [r7, #8]
 800606c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800606e:	e007      	b.n	8006080 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	60da      	str	r2, [r3, #12]
}
 8006080:	bf00      	nop
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	bc80      	pop	{r7}
 8006088:	4770      	bx	lr
	...

0800608c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800608c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800608e:	b087      	sub	sp, #28
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 800609e:	2300      	movs	r3, #0
 80060a0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80060a2:	2300      	movs	r3, #0
 80060a4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80060a6:	4b2f      	ldr	r3, [pc, #188]	; (8006164 <HAL_FLASH_Program+0xd8>)
 80060a8:	7e1b      	ldrb	r3, [r3, #24]
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d101      	bne.n	80060b2 <HAL_FLASH_Program+0x26>
 80060ae:	2302      	movs	r3, #2
 80060b0:	e054      	b.n	800615c <HAL_FLASH_Program+0xd0>
 80060b2:	4b2c      	ldr	r3, [pc, #176]	; (8006164 <HAL_FLASH_Program+0xd8>)
 80060b4:	2201      	movs	r2, #1
 80060b6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80060b8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060bc:	f000 f8a8 	bl	8006210 <FLASH_WaitForLastOperation>
 80060c0:	4603      	mov	r3, r0
 80060c2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 80060c4:	7dfb      	ldrb	r3, [r7, #23]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d144      	bne.n	8006154 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d102      	bne.n	80060d6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 80060d0:	2301      	movs	r3, #1
 80060d2:	757b      	strb	r3, [r7, #21]
 80060d4:	e007      	b.n	80060e6 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d102      	bne.n	80060e2 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 80060dc:	2302      	movs	r3, #2
 80060de:	757b      	strb	r3, [r7, #21]
 80060e0:	e001      	b.n	80060e6 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 80060e2:	2304      	movs	r3, #4
 80060e4:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 80060e6:	2300      	movs	r3, #0
 80060e8:	75bb      	strb	r3, [r7, #22]
 80060ea:	e02d      	b.n	8006148 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80060ec:	7dbb      	ldrb	r3, [r7, #22]
 80060ee:	005a      	lsls	r2, r3, #1
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	eb02 0c03 	add.w	ip, r2, r3
 80060f6:	7dbb      	ldrb	r3, [r7, #22]
 80060f8:	0119      	lsls	r1, r3, #4
 80060fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060fe:	f1c1 0620 	rsb	r6, r1, #32
 8006102:	f1a1 0020 	sub.w	r0, r1, #32
 8006106:	fa22 f401 	lsr.w	r4, r2, r1
 800610a:	fa03 f606 	lsl.w	r6, r3, r6
 800610e:	4334      	orrs	r4, r6
 8006110:	fa23 f000 	lsr.w	r0, r3, r0
 8006114:	4304      	orrs	r4, r0
 8006116:	fa23 f501 	lsr.w	r5, r3, r1
 800611a:	b2a3      	uxth	r3, r4
 800611c:	4619      	mov	r1, r3
 800611e:	4660      	mov	r0, ip
 8006120:	f000 f85a 	bl	80061d8 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8006124:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006128:	f000 f872 	bl	8006210 <FLASH_WaitForLastOperation>
 800612c:	4603      	mov	r3, r0
 800612e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8006130:	4b0d      	ldr	r3, [pc, #52]	; (8006168 <HAL_FLASH_Program+0xdc>)
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	4a0c      	ldr	r2, [pc, #48]	; (8006168 <HAL_FLASH_Program+0xdc>)
 8006136:	f023 0301 	bic.w	r3, r3, #1
 800613a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 800613c:	7dfb      	ldrb	r3, [r7, #23]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d107      	bne.n	8006152 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8006142:	7dbb      	ldrb	r3, [r7, #22]
 8006144:	3301      	adds	r3, #1
 8006146:	75bb      	strb	r3, [r7, #22]
 8006148:	7dba      	ldrb	r2, [r7, #22]
 800614a:	7d7b      	ldrb	r3, [r7, #21]
 800614c:	429a      	cmp	r2, r3
 800614e:	d3cd      	bcc.n	80060ec <HAL_FLASH_Program+0x60>
 8006150:	e000      	b.n	8006154 <HAL_FLASH_Program+0xc8>
      {
        break;
 8006152:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8006154:	4b03      	ldr	r3, [pc, #12]	; (8006164 <HAL_FLASH_Program+0xd8>)
 8006156:	2200      	movs	r2, #0
 8006158:	761a      	strb	r2, [r3, #24]

  return status;
 800615a:	7dfb      	ldrb	r3, [r7, #23]
}
 800615c:	4618      	mov	r0, r3
 800615e:	371c      	adds	r7, #28
 8006160:	46bd      	mov	sp, r7
 8006162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006164:	20001928 	.word	0x20001928
 8006168:	40022000 	.word	0x40022000

0800616c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006176:	4b0d      	ldr	r3, [pc, #52]	; (80061ac <HAL_FLASH_Unlock+0x40>)
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800617e:	2b00      	cmp	r3, #0
 8006180:	d00d      	beq.n	800619e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8006182:	4b0a      	ldr	r3, [pc, #40]	; (80061ac <HAL_FLASH_Unlock+0x40>)
 8006184:	4a0a      	ldr	r2, [pc, #40]	; (80061b0 <HAL_FLASH_Unlock+0x44>)
 8006186:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8006188:	4b08      	ldr	r3, [pc, #32]	; (80061ac <HAL_FLASH_Unlock+0x40>)
 800618a:	4a0a      	ldr	r2, [pc, #40]	; (80061b4 <HAL_FLASH_Unlock+0x48>)
 800618c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800618e:	4b07      	ldr	r3, [pc, #28]	; (80061ac <HAL_FLASH_Unlock+0x40>)
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006196:	2b00      	cmp	r3, #0
 8006198:	d001      	beq.n	800619e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 800619a:	2301      	movs	r3, #1
 800619c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 800619e:	79fb      	ldrb	r3, [r7, #7]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	370c      	adds	r7, #12
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bc80      	pop	{r7}
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	40022000 	.word	0x40022000
 80061b0:	45670123 	.word	0x45670123
 80061b4:	cdef89ab 	.word	0xcdef89ab

080061b8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80061bc:	4b05      	ldr	r3, [pc, #20]	; (80061d4 <HAL_FLASH_Lock+0x1c>)
 80061be:	691b      	ldr	r3, [r3, #16]
 80061c0:	4a04      	ldr	r2, [pc, #16]	; (80061d4 <HAL_FLASH_Lock+0x1c>)
 80061c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061c6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bc80      	pop	{r7}
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	40022000 	.word	0x40022000

080061d8 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
 80061e0:	460b      	mov	r3, r1
 80061e2:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80061e4:	4b08      	ldr	r3, [pc, #32]	; (8006208 <FLASH_Program_HalfWord+0x30>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80061ea:	4b08      	ldr	r3, [pc, #32]	; (800620c <FLASH_Program_HalfWord+0x34>)
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	4a07      	ldr	r2, [pc, #28]	; (800620c <FLASH_Program_HalfWord+0x34>)
 80061f0:	f043 0301 	orr.w	r3, r3, #1
 80061f4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	887a      	ldrh	r2, [r7, #2]
 80061fa:	801a      	strh	r2, [r3, #0]
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	bc80      	pop	{r7}
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	20001928 	.word	0x20001928
 800620c:	40022000 	.word	0x40022000

08006210 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8006218:	f7fe fcb8 	bl	8004b8c <HAL_GetTick>
 800621c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800621e:	e010      	b.n	8006242 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006226:	d00c      	beq.n	8006242 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d007      	beq.n	800623e <FLASH_WaitForLastOperation+0x2e>
 800622e:	f7fe fcad 	bl	8004b8c <HAL_GetTick>
 8006232:	4602      	mov	r2, r0
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	429a      	cmp	r2, r3
 800623c:	d201      	bcs.n	8006242 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e025      	b.n	800628e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8006242:	4b15      	ldr	r3, [pc, #84]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	2b00      	cmp	r3, #0
 800624c:	d1e8      	bne.n	8006220 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800624e:	4b12      	ldr	r3, [pc, #72]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	f003 0320 	and.w	r3, r3, #32
 8006256:	2b00      	cmp	r3, #0
 8006258:	d002      	beq.n	8006260 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800625a:	4b0f      	ldr	r3, [pc, #60]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 800625c:	2220      	movs	r2, #32
 800625e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006260:	4b0d      	ldr	r3, [pc, #52]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	f003 0310 	and.w	r3, r3, #16
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10b      	bne.n	8006284 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800626c:	4b0a      	ldr	r3, [pc, #40]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8006274:	2b00      	cmp	r3, #0
 8006276:	d105      	bne.n	8006284 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8006278:	4b07      	ldr	r3, [pc, #28]	; (8006298 <FLASH_WaitForLastOperation+0x88>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8006280:	2b00      	cmp	r3, #0
 8006282:	d003      	beq.n	800628c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006284:	f000 f80a 	bl	800629c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e000      	b.n	800628e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3710      	adds	r7, #16
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	40022000 	.word	0x40022000

0800629c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80062a6:	4b23      	ldr	r3, [pc, #140]	; (8006334 <FLASH_SetErrorCode+0x98>)
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	f003 0310 	and.w	r3, r3, #16
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d009      	beq.n	80062c6 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80062b2:	4b21      	ldr	r3, [pc, #132]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	f043 0302 	orr.w	r3, r3, #2
 80062ba:	4a1f      	ldr	r2, [pc, #124]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062bc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f043 0310 	orr.w	r3, r3, #16
 80062c4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80062c6:	4b1b      	ldr	r3, [pc, #108]	; (8006334 <FLASH_SetErrorCode+0x98>)
 80062c8:	68db      	ldr	r3, [r3, #12]
 80062ca:	f003 0304 	and.w	r3, r3, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d009      	beq.n	80062e6 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80062d2:	4b19      	ldr	r3, [pc, #100]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	f043 0301 	orr.w	r3, r3, #1
 80062da:	4a17      	ldr	r2, [pc, #92]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062dc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f043 0304 	orr.w	r3, r3, #4
 80062e4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80062e6:	4b13      	ldr	r3, [pc, #76]	; (8006334 <FLASH_SetErrorCode+0x98>)
 80062e8:	69db      	ldr	r3, [r3, #28]
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00b      	beq.n	800630a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80062f2:	4b11      	ldr	r3, [pc, #68]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062f4:	69db      	ldr	r3, [r3, #28]
 80062f6:	f043 0304 	orr.w	r3, r3, #4
 80062fa:	4a0f      	ldr	r2, [pc, #60]	; (8006338 <FLASH_SetErrorCode+0x9c>)
 80062fc:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80062fe:	4b0d      	ldr	r3, [pc, #52]	; (8006334 <FLASH_SetErrorCode+0x98>)
 8006300:	69db      	ldr	r3, [r3, #28]
 8006302:	4a0c      	ldr	r2, [pc, #48]	; (8006334 <FLASH_SetErrorCode+0x98>)
 8006304:	f023 0301 	bic.w	r3, r3, #1
 8006308:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f240 1201 	movw	r2, #257	; 0x101
 8006310:	4293      	cmp	r3, r2
 8006312:	d106      	bne.n	8006322 <FLASH_SetErrorCode+0x86>
 8006314:	4b07      	ldr	r3, [pc, #28]	; (8006334 <FLASH_SetErrorCode+0x98>)
 8006316:	69db      	ldr	r3, [r3, #28]
 8006318:	4a06      	ldr	r2, [pc, #24]	; (8006334 <FLASH_SetErrorCode+0x98>)
 800631a:	f023 0301 	bic.w	r3, r3, #1
 800631e:	61d3      	str	r3, [r2, #28]
}  
 8006320:	e002      	b.n	8006328 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8006322:	4a04      	ldr	r2, [pc, #16]	; (8006334 <FLASH_SetErrorCode+0x98>)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	60d3      	str	r3, [r2, #12]
}  
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	bc80      	pop	{r7}
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	40022000 	.word	0x40022000
 8006338:	20001928 	.word	0x20001928

0800633c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 800634a:	2300      	movs	r3, #0
 800634c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800634e:	4b2f      	ldr	r3, [pc, #188]	; (800640c <HAL_FLASHEx_Erase+0xd0>)
 8006350:	7e1b      	ldrb	r3, [r3, #24]
 8006352:	2b01      	cmp	r3, #1
 8006354:	d101      	bne.n	800635a <HAL_FLASHEx_Erase+0x1e>
 8006356:	2302      	movs	r3, #2
 8006358:	e053      	b.n	8006402 <HAL_FLASHEx_Erase+0xc6>
 800635a:	4b2c      	ldr	r3, [pc, #176]	; (800640c <HAL_FLASHEx_Erase+0xd0>)
 800635c:	2201      	movs	r2, #1
 800635e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b02      	cmp	r3, #2
 8006366:	d116      	bne.n	8006396 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006368:	f24c 3050 	movw	r0, #50000	; 0xc350
 800636c:	f7ff ff50 	bl	8006210 <FLASH_WaitForLastOperation>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d141      	bne.n	80063fa <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8006376:	2001      	movs	r0, #1
 8006378:	f000 f84c 	bl	8006414 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800637c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006380:	f7ff ff46 	bl	8006210 <FLASH_WaitForLastOperation>
 8006384:	4603      	mov	r3, r0
 8006386:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8006388:	4b21      	ldr	r3, [pc, #132]	; (8006410 <HAL_FLASHEx_Erase+0xd4>)
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	4a20      	ldr	r2, [pc, #128]	; (8006410 <HAL_FLASHEx_Erase+0xd4>)
 800638e:	f023 0304 	bic.w	r3, r3, #4
 8006392:	6113      	str	r3, [r2, #16]
 8006394:	e031      	b.n	80063fa <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8006396:	f24c 3050 	movw	r0, #50000	; 0xc350
 800639a:	f7ff ff39 	bl	8006210 <FLASH_WaitForLastOperation>
 800639e:	4603      	mov	r3, r0
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d12a      	bne.n	80063fa <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	f04f 32ff 	mov.w	r2, #4294967295
 80063aa:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	60bb      	str	r3, [r7, #8]
 80063b2:	e019      	b.n	80063e8 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80063b4:	68b8      	ldr	r0, [r7, #8]
 80063b6:	f000 f849 	bl	800644c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80063ba:	f24c 3050 	movw	r0, #50000	; 0xc350
 80063be:	f7ff ff27 	bl	8006210 <FLASH_WaitForLastOperation>
 80063c2:	4603      	mov	r3, r0
 80063c4:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80063c6:	4b12      	ldr	r3, [pc, #72]	; (8006410 <HAL_FLASHEx_Erase+0xd4>)
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	4a11      	ldr	r2, [pc, #68]	; (8006410 <HAL_FLASHEx_Erase+0xd4>)
 80063cc:	f023 0302 	bic.w	r3, r3, #2
 80063d0:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80063d2:	7bfb      	ldrb	r3, [r7, #15]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d003      	beq.n	80063e0 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	601a      	str	r2, [r3, #0]
            break;
 80063de:	e00c      	b.n	80063fa <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063e6:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	02da      	lsls	r2, r3, #11
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d3dc      	bcc.n	80063b4 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80063fa:	4b04      	ldr	r3, [pc, #16]	; (800640c <HAL_FLASHEx_Erase+0xd0>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	761a      	strb	r2, [r3, #24]

  return status;
 8006400:	7bfb      	ldrb	r3, [r7, #15]
}
 8006402:	4618      	mov	r0, r3
 8006404:	3710      	adds	r7, #16
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20001928 	.word	0x20001928
 8006410:	40022000 	.word	0x40022000

08006414 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800641c:	4b09      	ldr	r3, [pc, #36]	; (8006444 <FLASH_MassErase+0x30>)
 800641e:	2200      	movs	r2, #0
 8006420:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8006422:	4b09      	ldr	r3, [pc, #36]	; (8006448 <FLASH_MassErase+0x34>)
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	4a08      	ldr	r2, [pc, #32]	; (8006448 <FLASH_MassErase+0x34>)
 8006428:	f043 0304 	orr.w	r3, r3, #4
 800642c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800642e:	4b06      	ldr	r3, [pc, #24]	; (8006448 <FLASH_MassErase+0x34>)
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	4a05      	ldr	r2, [pc, #20]	; (8006448 <FLASH_MassErase+0x34>)
 8006434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006438:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800643a:	bf00      	nop
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	bc80      	pop	{r7}
 8006442:	4770      	bx	lr
 8006444:	20001928 	.word	0x20001928
 8006448:	40022000 	.word	0x40022000

0800644c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006454:	4b0b      	ldr	r3, [pc, #44]	; (8006484 <FLASH_PageErase+0x38>)
 8006456:	2200      	movs	r2, #0
 8006458:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800645a:	4b0b      	ldr	r3, [pc, #44]	; (8006488 <FLASH_PageErase+0x3c>)
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	4a0a      	ldr	r2, [pc, #40]	; (8006488 <FLASH_PageErase+0x3c>)
 8006460:	f043 0302 	orr.w	r3, r3, #2
 8006464:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8006466:	4a08      	ldr	r2, [pc, #32]	; (8006488 <FLASH_PageErase+0x3c>)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800646c:	4b06      	ldr	r3, [pc, #24]	; (8006488 <FLASH_PageErase+0x3c>)
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	4a05      	ldr	r2, [pc, #20]	; (8006488 <FLASH_PageErase+0x3c>)
 8006472:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006476:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8006478:	bf00      	nop
 800647a:	370c      	adds	r7, #12
 800647c:	46bd      	mov	sp, r7
 800647e:	bc80      	pop	{r7}
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	20001928 	.word	0x20001928
 8006488:	40022000 	.word	0x40022000

0800648c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800648c:	b480      	push	{r7}
 800648e:	b08b      	sub	sp, #44	; 0x2c
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006496:	2300      	movs	r3, #0
 8006498:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800649a:	2300      	movs	r3, #0
 800649c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800649e:	e179      	b.n	8006794 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80064a0:	2201      	movs	r2, #1
 80064a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a4:	fa02 f303 	lsl.w	r3, r2, r3
 80064a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	4013      	ands	r3, r2
 80064b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80064b4:	69ba      	ldr	r2, [r7, #24]
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	429a      	cmp	r2, r3
 80064ba:	f040 8168 	bne.w	800678e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	4aa0      	ldr	r2, [pc, #640]	; (8006744 <HAL_GPIO_Init+0x2b8>)
 80064c4:	4293      	cmp	r3, r2
 80064c6:	d05e      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
 80064c8:	4a9e      	ldr	r2, [pc, #632]	; (8006744 <HAL_GPIO_Init+0x2b8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d875      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 80064ce:	4a9e      	ldr	r2, [pc, #632]	; (8006748 <HAL_GPIO_Init+0x2bc>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d058      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
 80064d4:	4a9c      	ldr	r2, [pc, #624]	; (8006748 <HAL_GPIO_Init+0x2bc>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d86f      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 80064da:	4a9c      	ldr	r2, [pc, #624]	; (800674c <HAL_GPIO_Init+0x2c0>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d052      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
 80064e0:	4a9a      	ldr	r2, [pc, #616]	; (800674c <HAL_GPIO_Init+0x2c0>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d869      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 80064e6:	4a9a      	ldr	r2, [pc, #616]	; (8006750 <HAL_GPIO_Init+0x2c4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d04c      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
 80064ec:	4a98      	ldr	r2, [pc, #608]	; (8006750 <HAL_GPIO_Init+0x2c4>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d863      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 80064f2:	4a98      	ldr	r2, [pc, #608]	; (8006754 <HAL_GPIO_Init+0x2c8>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d046      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
 80064f8:	4a96      	ldr	r2, [pc, #600]	; (8006754 <HAL_GPIO_Init+0x2c8>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d85d      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 80064fe:	2b12      	cmp	r3, #18
 8006500:	d82a      	bhi.n	8006558 <HAL_GPIO_Init+0xcc>
 8006502:	2b12      	cmp	r3, #18
 8006504:	d859      	bhi.n	80065ba <HAL_GPIO_Init+0x12e>
 8006506:	a201      	add	r2, pc, #4	; (adr r2, 800650c <HAL_GPIO_Init+0x80>)
 8006508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650c:	08006587 	.word	0x08006587
 8006510:	08006561 	.word	0x08006561
 8006514:	08006573 	.word	0x08006573
 8006518:	080065b5 	.word	0x080065b5
 800651c:	080065bb 	.word	0x080065bb
 8006520:	080065bb 	.word	0x080065bb
 8006524:	080065bb 	.word	0x080065bb
 8006528:	080065bb 	.word	0x080065bb
 800652c:	080065bb 	.word	0x080065bb
 8006530:	080065bb 	.word	0x080065bb
 8006534:	080065bb 	.word	0x080065bb
 8006538:	080065bb 	.word	0x080065bb
 800653c:	080065bb 	.word	0x080065bb
 8006540:	080065bb 	.word	0x080065bb
 8006544:	080065bb 	.word	0x080065bb
 8006548:	080065bb 	.word	0x080065bb
 800654c:	080065bb 	.word	0x080065bb
 8006550:	08006569 	.word	0x08006569
 8006554:	0800657d 	.word	0x0800657d
 8006558:	4a7f      	ldr	r2, [pc, #508]	; (8006758 <HAL_GPIO_Init+0x2cc>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d013      	beq.n	8006586 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800655e:	e02c      	b.n	80065ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	623b      	str	r3, [r7, #32]
          break;
 8006566:	e029      	b.n	80065bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	3304      	adds	r3, #4
 800656e:	623b      	str	r3, [r7, #32]
          break;
 8006570:	e024      	b.n	80065bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	3308      	adds	r3, #8
 8006578:	623b      	str	r3, [r7, #32]
          break;
 800657a:	e01f      	b.n	80065bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	330c      	adds	r3, #12
 8006582:	623b      	str	r3, [r7, #32]
          break;
 8006584:	e01a      	b.n	80065bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d102      	bne.n	8006594 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800658e:	2304      	movs	r3, #4
 8006590:	623b      	str	r3, [r7, #32]
          break;
 8006592:	e013      	b.n	80065bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	2b01      	cmp	r3, #1
 800659a:	d105      	bne.n	80065a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800659c:	2308      	movs	r3, #8
 800659e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	69fa      	ldr	r2, [r7, #28]
 80065a4:	611a      	str	r2, [r3, #16]
          break;
 80065a6:	e009      	b.n	80065bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80065a8:	2308      	movs	r3, #8
 80065aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	69fa      	ldr	r2, [r7, #28]
 80065b0:	615a      	str	r2, [r3, #20]
          break;
 80065b2:	e003      	b.n	80065bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80065b4:	2300      	movs	r3, #0
 80065b6:	623b      	str	r3, [r7, #32]
          break;
 80065b8:	e000      	b.n	80065bc <HAL_GPIO_Init+0x130>
          break;
 80065ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80065bc:	69bb      	ldr	r3, [r7, #24]
 80065be:	2bff      	cmp	r3, #255	; 0xff
 80065c0:	d801      	bhi.n	80065c6 <HAL_GPIO_Init+0x13a>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	e001      	b.n	80065ca <HAL_GPIO_Init+0x13e>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3304      	adds	r3, #4
 80065ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	2bff      	cmp	r3, #255	; 0xff
 80065d0:	d802      	bhi.n	80065d8 <HAL_GPIO_Init+0x14c>
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	e002      	b.n	80065de <HAL_GPIO_Init+0x152>
 80065d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065da:	3b08      	subs	r3, #8
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	210f      	movs	r1, #15
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	fa01 f303 	lsl.w	r3, r1, r3
 80065ec:	43db      	mvns	r3, r3
 80065ee:	401a      	ands	r2, r3
 80065f0:	6a39      	ldr	r1, [r7, #32]
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	fa01 f303 	lsl.w	r3, r1, r3
 80065f8:	431a      	orrs	r2, r3
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 80c1 	beq.w	800678e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800660c:	4b53      	ldr	r3, [pc, #332]	; (800675c <HAL_GPIO_Init+0x2d0>)
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	4a52      	ldr	r2, [pc, #328]	; (800675c <HAL_GPIO_Init+0x2d0>)
 8006612:	f043 0301 	orr.w	r3, r3, #1
 8006616:	6193      	str	r3, [r2, #24]
 8006618:	4b50      	ldr	r3, [pc, #320]	; (800675c <HAL_GPIO_Init+0x2d0>)
 800661a:	699b      	ldr	r3, [r3, #24]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	60bb      	str	r3, [r7, #8]
 8006622:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006624:	4a4e      	ldr	r2, [pc, #312]	; (8006760 <HAL_GPIO_Init+0x2d4>)
 8006626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006628:	089b      	lsrs	r3, r3, #2
 800662a:	3302      	adds	r3, #2
 800662c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006630:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006634:	f003 0303 	and.w	r3, r3, #3
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	220f      	movs	r2, #15
 800663c:	fa02 f303 	lsl.w	r3, r2, r3
 8006640:	43db      	mvns	r3, r3
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	4013      	ands	r3, r2
 8006646:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a46      	ldr	r2, [pc, #280]	; (8006764 <HAL_GPIO_Init+0x2d8>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d01f      	beq.n	8006690 <HAL_GPIO_Init+0x204>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a45      	ldr	r2, [pc, #276]	; (8006768 <HAL_GPIO_Init+0x2dc>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d019      	beq.n	800668c <HAL_GPIO_Init+0x200>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a44      	ldr	r2, [pc, #272]	; (800676c <HAL_GPIO_Init+0x2e0>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d013      	beq.n	8006688 <HAL_GPIO_Init+0x1fc>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a43      	ldr	r2, [pc, #268]	; (8006770 <HAL_GPIO_Init+0x2e4>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d00d      	beq.n	8006684 <HAL_GPIO_Init+0x1f8>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a42      	ldr	r2, [pc, #264]	; (8006774 <HAL_GPIO_Init+0x2e8>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d007      	beq.n	8006680 <HAL_GPIO_Init+0x1f4>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	4a41      	ldr	r2, [pc, #260]	; (8006778 <HAL_GPIO_Init+0x2ec>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d101      	bne.n	800667c <HAL_GPIO_Init+0x1f0>
 8006678:	2305      	movs	r3, #5
 800667a:	e00a      	b.n	8006692 <HAL_GPIO_Init+0x206>
 800667c:	2306      	movs	r3, #6
 800667e:	e008      	b.n	8006692 <HAL_GPIO_Init+0x206>
 8006680:	2304      	movs	r3, #4
 8006682:	e006      	b.n	8006692 <HAL_GPIO_Init+0x206>
 8006684:	2303      	movs	r3, #3
 8006686:	e004      	b.n	8006692 <HAL_GPIO_Init+0x206>
 8006688:	2302      	movs	r3, #2
 800668a:	e002      	b.n	8006692 <HAL_GPIO_Init+0x206>
 800668c:	2301      	movs	r3, #1
 800668e:	e000      	b.n	8006692 <HAL_GPIO_Init+0x206>
 8006690:	2300      	movs	r3, #0
 8006692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006694:	f002 0203 	and.w	r2, r2, #3
 8006698:	0092      	lsls	r2, r2, #2
 800669a:	4093      	lsls	r3, r2
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80066a2:	492f      	ldr	r1, [pc, #188]	; (8006760 <HAL_GPIO_Init+0x2d4>)
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	089b      	lsrs	r3, r3, #2
 80066a8:	3302      	adds	r3, #2
 80066aa:	68fa      	ldr	r2, [r7, #12]
 80066ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d006      	beq.n	80066ca <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80066bc:	4b2f      	ldr	r3, [pc, #188]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	492e      	ldr	r1, [pc, #184]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066c2:	69bb      	ldr	r3, [r7, #24]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	600b      	str	r3, [r1, #0]
 80066c8:	e006      	b.n	80066d8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80066ca:	4b2c      	ldr	r3, [pc, #176]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	43db      	mvns	r3, r3
 80066d2:	492a      	ldr	r1, [pc, #168]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066d4:	4013      	ands	r3, r2
 80066d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d006      	beq.n	80066f2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80066e4:	4b25      	ldr	r3, [pc, #148]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	4924      	ldr	r1, [pc, #144]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	604b      	str	r3, [r1, #4]
 80066f0:	e006      	b.n	8006700 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80066f2:	4b22      	ldr	r3, [pc, #136]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	43db      	mvns	r3, r3
 80066fa:	4920      	ldr	r1, [pc, #128]	; (800677c <HAL_GPIO_Init+0x2f0>)
 80066fc:	4013      	ands	r3, r2
 80066fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685b      	ldr	r3, [r3, #4]
 8006704:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d006      	beq.n	800671a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800670c:	4b1b      	ldr	r3, [pc, #108]	; (800677c <HAL_GPIO_Init+0x2f0>)
 800670e:	689a      	ldr	r2, [r3, #8]
 8006710:	491a      	ldr	r1, [pc, #104]	; (800677c <HAL_GPIO_Init+0x2f0>)
 8006712:	69bb      	ldr	r3, [r7, #24]
 8006714:	4313      	orrs	r3, r2
 8006716:	608b      	str	r3, [r1, #8]
 8006718:	e006      	b.n	8006728 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800671a:	4b18      	ldr	r3, [pc, #96]	; (800677c <HAL_GPIO_Init+0x2f0>)
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	43db      	mvns	r3, r3
 8006722:	4916      	ldr	r1, [pc, #88]	; (800677c <HAL_GPIO_Init+0x2f0>)
 8006724:	4013      	ands	r3, r2
 8006726:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d025      	beq.n	8006780 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006734:	4b11      	ldr	r3, [pc, #68]	; (800677c <HAL_GPIO_Init+0x2f0>)
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	4910      	ldr	r1, [pc, #64]	; (800677c <HAL_GPIO_Init+0x2f0>)
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	4313      	orrs	r3, r2
 800673e:	60cb      	str	r3, [r1, #12]
 8006740:	e025      	b.n	800678e <HAL_GPIO_Init+0x302>
 8006742:	bf00      	nop
 8006744:	10320000 	.word	0x10320000
 8006748:	10310000 	.word	0x10310000
 800674c:	10220000 	.word	0x10220000
 8006750:	10210000 	.word	0x10210000
 8006754:	10120000 	.word	0x10120000
 8006758:	10110000 	.word	0x10110000
 800675c:	40021000 	.word	0x40021000
 8006760:	40010000 	.word	0x40010000
 8006764:	40010800 	.word	0x40010800
 8006768:	40010c00 	.word	0x40010c00
 800676c:	40011000 	.word	0x40011000
 8006770:	40011400 	.word	0x40011400
 8006774:	40011800 	.word	0x40011800
 8006778:	40011c00 	.word	0x40011c00
 800677c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006780:	4b0b      	ldr	r3, [pc, #44]	; (80067b0 <HAL_GPIO_Init+0x324>)
 8006782:	68da      	ldr	r2, [r3, #12]
 8006784:	69bb      	ldr	r3, [r7, #24]
 8006786:	43db      	mvns	r3, r3
 8006788:	4909      	ldr	r1, [pc, #36]	; (80067b0 <HAL_GPIO_Init+0x324>)
 800678a:	4013      	ands	r3, r2
 800678c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800678e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006790:	3301      	adds	r3, #1
 8006792:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800679a:	fa22 f303 	lsr.w	r3, r2, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	f47f ae7e 	bne.w	80064a0 <HAL_GPIO_Init+0x14>
  }
}
 80067a4:	bf00      	nop
 80067a6:	bf00      	nop
 80067a8:	372c      	adds	r7, #44	; 0x2c
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bc80      	pop	{r7}
 80067ae:	4770      	bx	lr
 80067b0:	40010400 	.word	0x40010400

080067b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	460b      	mov	r3, r1
 80067be:	807b      	strh	r3, [r7, #2]
 80067c0:	4613      	mov	r3, r2
 80067c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80067c4:	787b      	ldrb	r3, [r7, #1]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d003      	beq.n	80067d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80067ca:	887a      	ldrh	r2, [r7, #2]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80067d0:	e003      	b.n	80067da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80067d2:	887b      	ldrh	r3, [r7, #2]
 80067d4:	041a      	lsls	r2, r3, #16
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	611a      	str	r2, [r3, #16]
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	bc80      	pop	{r7}
 80067e2:	4770      	bx	lr

080067e4 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80067e4:	b480      	push	{r7}
 80067e6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80067e8:	4b03      	ldr	r3, [pc, #12]	; (80067f8 <HAL_PWR_EnableBkUpAccess+0x14>)
 80067ea:	2201      	movs	r2, #1
 80067ec:	601a      	str	r2, [r3, #0]
}
 80067ee:	bf00      	nop
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bc80      	pop	{r7}
 80067f4:	4770      	bx	lr
 80067f6:	bf00      	nop
 80067f8:	420e0020 	.word	0x420e0020

080067fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b086      	sub	sp, #24
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d101      	bne.n	800680e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e26c      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 8087 	beq.w	800692a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800681c:	4b92      	ldr	r3, [pc, #584]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	f003 030c 	and.w	r3, r3, #12
 8006824:	2b04      	cmp	r3, #4
 8006826:	d00c      	beq.n	8006842 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006828:	4b8f      	ldr	r3, [pc, #572]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f003 030c 	and.w	r3, r3, #12
 8006830:	2b08      	cmp	r3, #8
 8006832:	d112      	bne.n	800685a <HAL_RCC_OscConfig+0x5e>
 8006834:	4b8c      	ldr	r3, [pc, #560]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800683c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006840:	d10b      	bne.n	800685a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006842:	4b89      	ldr	r3, [pc, #548]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d06c      	beq.n	8006928 <HAL_RCC_OscConfig+0x12c>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d168      	bne.n	8006928 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e246      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006862:	d106      	bne.n	8006872 <HAL_RCC_OscConfig+0x76>
 8006864:	4b80      	ldr	r3, [pc, #512]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a7f      	ldr	r2, [pc, #508]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800686a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800686e:	6013      	str	r3, [r2, #0]
 8006870:	e02e      	b.n	80068d0 <HAL_RCC_OscConfig+0xd4>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d10c      	bne.n	8006894 <HAL_RCC_OscConfig+0x98>
 800687a:	4b7b      	ldr	r3, [pc, #492]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	4a7a      	ldr	r2, [pc, #488]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006880:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006884:	6013      	str	r3, [r2, #0]
 8006886:	4b78      	ldr	r3, [pc, #480]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a77      	ldr	r2, [pc, #476]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800688c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	e01d      	b.n	80068d0 <HAL_RCC_OscConfig+0xd4>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800689c:	d10c      	bne.n	80068b8 <HAL_RCC_OscConfig+0xbc>
 800689e:	4b72      	ldr	r3, [pc, #456]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a71      	ldr	r2, [pc, #452]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068a8:	6013      	str	r3, [r2, #0]
 80068aa:	4b6f      	ldr	r3, [pc, #444]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a6e      	ldr	r2, [pc, #440]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	e00b      	b.n	80068d0 <HAL_RCC_OscConfig+0xd4>
 80068b8:	4b6b      	ldr	r3, [pc, #428]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a6a      	ldr	r2, [pc, #424]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068c2:	6013      	str	r3, [r2, #0]
 80068c4:	4b68      	ldr	r3, [pc, #416]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a67      	ldr	r2, [pc, #412]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d013      	beq.n	8006900 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068d8:	f7fe f958 	bl	8004b8c <HAL_GetTick>
 80068dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068de:	e008      	b.n	80068f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068e0:	f7fe f954 	bl	8004b8c <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b64      	cmp	r3, #100	; 0x64
 80068ec:	d901      	bls.n	80068f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e1fa      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068f2:	4b5d      	ldr	r3, [pc, #372]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0f0      	beq.n	80068e0 <HAL_RCC_OscConfig+0xe4>
 80068fe:	e014      	b.n	800692a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006900:	f7fe f944 	bl	8004b8c <HAL_GetTick>
 8006904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006906:	e008      	b.n	800691a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006908:	f7fe f940 	bl	8004b8c <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	693b      	ldr	r3, [r7, #16]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	2b64      	cmp	r3, #100	; 0x64
 8006914:	d901      	bls.n	800691a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e1e6      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800691a:	4b53      	ldr	r3, [pc, #332]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d1f0      	bne.n	8006908 <HAL_RCC_OscConfig+0x10c>
 8006926:	e000      	b.n	800692a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b00      	cmp	r3, #0
 8006934:	d063      	beq.n	80069fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006936:	4b4c      	ldr	r3, [pc, #304]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f003 030c 	and.w	r3, r3, #12
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00b      	beq.n	800695a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006942:	4b49      	ldr	r3, [pc, #292]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f003 030c 	and.w	r3, r3, #12
 800694a:	2b08      	cmp	r3, #8
 800694c:	d11c      	bne.n	8006988 <HAL_RCC_OscConfig+0x18c>
 800694e:	4b46      	ldr	r3, [pc, #280]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006956:	2b00      	cmp	r3, #0
 8006958:	d116      	bne.n	8006988 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800695a:	4b43      	ldr	r3, [pc, #268]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0302 	and.w	r3, r3, #2
 8006962:	2b00      	cmp	r3, #0
 8006964:	d005      	beq.n	8006972 <HAL_RCC_OscConfig+0x176>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d001      	beq.n	8006972 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e1ba      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006972:	4b3d      	ldr	r3, [pc, #244]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	4939      	ldr	r1, [pc, #228]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006982:	4313      	orrs	r3, r2
 8006984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006986:	e03a      	b.n	80069fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d020      	beq.n	80069d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006990:	4b36      	ldr	r3, [pc, #216]	; (8006a6c <HAL_RCC_OscConfig+0x270>)
 8006992:	2201      	movs	r2, #1
 8006994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006996:	f7fe f8f9 	bl	8004b8c <HAL_GetTick>
 800699a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800699c:	e008      	b.n	80069b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800699e:	f7fe f8f5 	bl	8004b8c <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d901      	bls.n	80069b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e19b      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069b0:	4b2d      	ldr	r3, [pc, #180]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0302 	and.w	r3, r3, #2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d0f0      	beq.n	800699e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069bc:	4b2a      	ldr	r3, [pc, #168]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	00db      	lsls	r3, r3, #3
 80069ca:	4927      	ldr	r1, [pc, #156]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	600b      	str	r3, [r1, #0]
 80069d0:	e015      	b.n	80069fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069d2:	4b26      	ldr	r3, [pc, #152]	; (8006a6c <HAL_RCC_OscConfig+0x270>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d8:	f7fe f8d8 	bl	8004b8c <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069e0:	f7fe f8d4 	bl	8004b8c <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e17a      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069f2:	4b1d      	ldr	r3, [pc, #116]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1f0      	bne.n	80069e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0308 	and.w	r3, r3, #8
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d03a      	beq.n	8006a80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d019      	beq.n	8006a46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a12:	4b17      	ldr	r3, [pc, #92]	; (8006a70 <HAL_RCC_OscConfig+0x274>)
 8006a14:	2201      	movs	r2, #1
 8006a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a18:	f7fe f8b8 	bl	8004b8c <HAL_GetTick>
 8006a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a1e:	e008      	b.n	8006a32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a20:	f7fe f8b4 	bl	8004b8c <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	2b02      	cmp	r3, #2
 8006a2c:	d901      	bls.n	8006a32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e15a      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a32:	4b0d      	ldr	r3, [pc, #52]	; (8006a68 <HAL_RCC_OscConfig+0x26c>)
 8006a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d0f0      	beq.n	8006a20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006a3e:	2001      	movs	r0, #1
 8006a40:	f000 fad8 	bl	8006ff4 <RCC_Delay>
 8006a44:	e01c      	b.n	8006a80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a46:	4b0a      	ldr	r3, [pc, #40]	; (8006a70 <HAL_RCC_OscConfig+0x274>)
 8006a48:	2200      	movs	r2, #0
 8006a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a4c:	f7fe f89e 	bl	8004b8c <HAL_GetTick>
 8006a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a52:	e00f      	b.n	8006a74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a54:	f7fe f89a 	bl	8004b8c <HAL_GetTick>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	2b02      	cmp	r3, #2
 8006a60:	d908      	bls.n	8006a74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006a62:	2303      	movs	r3, #3
 8006a64:	e140      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
 8006a66:	bf00      	nop
 8006a68:	40021000 	.word	0x40021000
 8006a6c:	42420000 	.word	0x42420000
 8006a70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a74:	4b9e      	ldr	r3, [pc, #632]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1e9      	bne.n	8006a54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0304 	and.w	r3, r3, #4
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 80a6 	beq.w	8006bda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a92:	4b97      	ldr	r3, [pc, #604]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10d      	bne.n	8006aba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a9e:	4b94      	ldr	r3, [pc, #592]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	4a93      	ldr	r2, [pc, #588]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006aa8:	61d3      	str	r3, [r2, #28]
 8006aaa:	4b91      	ldr	r3, [pc, #580]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ab2:	60bb      	str	r3, [r7, #8]
 8006ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aba:	4b8e      	ldr	r3, [pc, #568]	; (8006cf4 <HAL_RCC_OscConfig+0x4f8>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d118      	bne.n	8006af8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ac6:	4b8b      	ldr	r3, [pc, #556]	; (8006cf4 <HAL_RCC_OscConfig+0x4f8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a8a      	ldr	r2, [pc, #552]	; (8006cf4 <HAL_RCC_OscConfig+0x4f8>)
 8006acc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ad2:	f7fe f85b 	bl	8004b8c <HAL_GetTick>
 8006ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ad8:	e008      	b.n	8006aec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ada:	f7fe f857 	bl	8004b8c <HAL_GetTick>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	2b64      	cmp	r3, #100	; 0x64
 8006ae6:	d901      	bls.n	8006aec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e0fd      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aec:	4b81      	ldr	r3, [pc, #516]	; (8006cf4 <HAL_RCC_OscConfig+0x4f8>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d0f0      	beq.n	8006ada <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d106      	bne.n	8006b0e <HAL_RCC_OscConfig+0x312>
 8006b00:	4b7b      	ldr	r3, [pc, #492]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b02:	6a1b      	ldr	r3, [r3, #32]
 8006b04:	4a7a      	ldr	r2, [pc, #488]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b06:	f043 0301 	orr.w	r3, r3, #1
 8006b0a:	6213      	str	r3, [r2, #32]
 8006b0c:	e02d      	b.n	8006b6a <HAL_RCC_OscConfig+0x36e>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	68db      	ldr	r3, [r3, #12]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10c      	bne.n	8006b30 <HAL_RCC_OscConfig+0x334>
 8006b16:	4b76      	ldr	r3, [pc, #472]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	4a75      	ldr	r2, [pc, #468]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b1c:	f023 0301 	bic.w	r3, r3, #1
 8006b20:	6213      	str	r3, [r2, #32]
 8006b22:	4b73      	ldr	r3, [pc, #460]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	4a72      	ldr	r2, [pc, #456]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b28:	f023 0304 	bic.w	r3, r3, #4
 8006b2c:	6213      	str	r3, [r2, #32]
 8006b2e:	e01c      	b.n	8006b6a <HAL_RCC_OscConfig+0x36e>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	68db      	ldr	r3, [r3, #12]
 8006b34:	2b05      	cmp	r3, #5
 8006b36:	d10c      	bne.n	8006b52 <HAL_RCC_OscConfig+0x356>
 8006b38:	4b6d      	ldr	r3, [pc, #436]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b3a:	6a1b      	ldr	r3, [r3, #32]
 8006b3c:	4a6c      	ldr	r2, [pc, #432]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b3e:	f043 0304 	orr.w	r3, r3, #4
 8006b42:	6213      	str	r3, [r2, #32]
 8006b44:	4b6a      	ldr	r3, [pc, #424]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	4a69      	ldr	r2, [pc, #420]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b4a:	f043 0301 	orr.w	r3, r3, #1
 8006b4e:	6213      	str	r3, [r2, #32]
 8006b50:	e00b      	b.n	8006b6a <HAL_RCC_OscConfig+0x36e>
 8006b52:	4b67      	ldr	r3, [pc, #412]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b54:	6a1b      	ldr	r3, [r3, #32]
 8006b56:	4a66      	ldr	r2, [pc, #408]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b58:	f023 0301 	bic.w	r3, r3, #1
 8006b5c:	6213      	str	r3, [r2, #32]
 8006b5e:	4b64      	ldr	r3, [pc, #400]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	4a63      	ldr	r2, [pc, #396]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b64:	f023 0304 	bic.w	r3, r3, #4
 8006b68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d015      	beq.n	8006b9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b72:	f7fe f80b 	bl	8004b8c <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b78:	e00a      	b.n	8006b90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b7a:	f7fe f807 	bl	8004b8c <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d901      	bls.n	8006b90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006b8c:	2303      	movs	r3, #3
 8006b8e:	e0ab      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b90:	4b57      	ldr	r3, [pc, #348]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006b92:	6a1b      	ldr	r3, [r3, #32]
 8006b94:	f003 0302 	and.w	r3, r3, #2
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0ee      	beq.n	8006b7a <HAL_RCC_OscConfig+0x37e>
 8006b9c:	e014      	b.n	8006bc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b9e:	f7fd fff5 	bl	8004b8c <HAL_GetTick>
 8006ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ba4:	e00a      	b.n	8006bbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ba6:	f7fd fff1 	bl	8004b8c <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d901      	bls.n	8006bbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006bb8:	2303      	movs	r3, #3
 8006bba:	e095      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bbc:	4b4c      	ldr	r3, [pc, #304]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	f003 0302 	and.w	r3, r3, #2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1ee      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006bc8:	7dfb      	ldrb	r3, [r7, #23]
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d105      	bne.n	8006bda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bce:	4b48      	ldr	r3, [pc, #288]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006bd0:	69db      	ldr	r3, [r3, #28]
 8006bd2:	4a47      	ldr	r2, [pc, #284]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006bd4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 8081 	beq.w	8006ce6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006be4:	4b42      	ldr	r3, [pc, #264]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f003 030c 	and.w	r3, r3, #12
 8006bec:	2b08      	cmp	r3, #8
 8006bee:	d061      	beq.n	8006cb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d146      	bne.n	8006c86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bf8:	4b3f      	ldr	r3, [pc, #252]	; (8006cf8 <HAL_RCC_OscConfig+0x4fc>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bfe:	f7fd ffc5 	bl	8004b8c <HAL_GetTick>
 8006c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c04:	e008      	b.n	8006c18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c06:	f7fd ffc1 	bl	8004b8c <HAL_GetTick>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	1ad3      	subs	r3, r2, r3
 8006c10:	2b02      	cmp	r3, #2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e067      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c18:	4b35      	ldr	r3, [pc, #212]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1f0      	bne.n	8006c06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c2c:	d108      	bne.n	8006c40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006c2e:	4b30      	ldr	r3, [pc, #192]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	492d      	ldr	r1, [pc, #180]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c40:	4b2b      	ldr	r3, [pc, #172]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a19      	ldr	r1, [r3, #32]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c50:	430b      	orrs	r3, r1
 8006c52:	4927      	ldr	r1, [pc, #156]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c54:	4313      	orrs	r3, r2
 8006c56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c58:	4b27      	ldr	r3, [pc, #156]	; (8006cf8 <HAL_RCC_OscConfig+0x4fc>)
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c5e:	f7fd ff95 	bl	8004b8c <HAL_GetTick>
 8006c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c64:	e008      	b.n	8006c78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c66:	f7fd ff91 	bl	8004b8c <HAL_GetTick>
 8006c6a:	4602      	mov	r2, r0
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	1ad3      	subs	r3, r2, r3
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d901      	bls.n	8006c78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006c74:	2303      	movs	r3, #3
 8006c76:	e037      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c78:	4b1d      	ldr	r3, [pc, #116]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d0f0      	beq.n	8006c66 <HAL_RCC_OscConfig+0x46a>
 8006c84:	e02f      	b.n	8006ce6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c86:	4b1c      	ldr	r3, [pc, #112]	; (8006cf8 <HAL_RCC_OscConfig+0x4fc>)
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c8c:	f7fd ff7e 	bl	8004b8c <HAL_GetTick>
 8006c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c92:	e008      	b.n	8006ca6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c94:	f7fd ff7a 	bl	8004b8c <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	693b      	ldr	r3, [r7, #16]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d901      	bls.n	8006ca6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006ca2:	2303      	movs	r3, #3
 8006ca4:	e020      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ca6:	4b12      	ldr	r3, [pc, #72]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1f0      	bne.n	8006c94 <HAL_RCC_OscConfig+0x498>
 8006cb2:	e018      	b.n	8006ce6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	69db      	ldr	r3, [r3, #28]
 8006cb8:	2b01      	cmp	r3, #1
 8006cba:	d101      	bne.n	8006cc0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	e013      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <HAL_RCC_OscConfig+0x4f4>)
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a1b      	ldr	r3, [r3, #32]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d106      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d001      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e000      	b.n	8006ce8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3718      	adds	r7, #24
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	40021000 	.word	0x40021000
 8006cf4:	40007000 	.word	0x40007000
 8006cf8:	42420060 	.word	0x42420060

08006cfc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b084      	sub	sp, #16
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e0d0      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d10:	4b6a      	ldr	r3, [pc, #424]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 0307 	and.w	r3, r3, #7
 8006d18:	683a      	ldr	r2, [r7, #0]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d910      	bls.n	8006d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d1e:	4b67      	ldr	r3, [pc, #412]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f023 0207 	bic.w	r2, r3, #7
 8006d26:	4965      	ldr	r1, [pc, #404]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d2e:	4b63      	ldr	r3, [pc, #396]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 0307 	and.w	r3, r3, #7
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d001      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e0b8      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d020      	beq.n	8006d8e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0304 	and.w	r3, r3, #4
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d005      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d58:	4b59      	ldr	r3, [pc, #356]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	4a58      	ldr	r2, [pc, #352]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006d62:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0308 	and.w	r3, r3, #8
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d005      	beq.n	8006d7c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d70:	4b53      	ldr	r3, [pc, #332]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	4a52      	ldr	r2, [pc, #328]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d76:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006d7a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d7c:	4b50      	ldr	r3, [pc, #320]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	494d      	ldr	r1, [pc, #308]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d040      	beq.n	8006e1c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d107      	bne.n	8006db2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006da2:	4b47      	ldr	r3, [pc, #284]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d115      	bne.n	8006dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e07f      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d107      	bne.n	8006dca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dba:	4b41      	ldr	r3, [pc, #260]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d109      	bne.n	8006dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e073      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dca:	4b3d      	ldr	r3, [pc, #244]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e06b      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dda:	4b39      	ldr	r3, [pc, #228]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f023 0203 	bic.w	r2, r3, #3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	4936      	ldr	r1, [pc, #216]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006dec:	f7fd fece 	bl	8004b8c <HAL_GetTick>
 8006df0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006df2:	e00a      	b.n	8006e0a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006df4:	f7fd feca 	bl	8004b8c <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d901      	bls.n	8006e0a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e06:	2303      	movs	r3, #3
 8006e08:	e053      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e0a:	4b2d      	ldr	r3, [pc, #180]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	f003 020c 	and.w	r2, r3, #12
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d1eb      	bne.n	8006df4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e1c:	4b27      	ldr	r3, [pc, #156]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0307 	and.w	r3, r3, #7
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d210      	bcs.n	8006e4c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e2a:	4b24      	ldr	r3, [pc, #144]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f023 0207 	bic.w	r2, r3, #7
 8006e32:	4922      	ldr	r1, [pc, #136]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e3a:	4b20      	ldr	r3, [pc, #128]	; (8006ebc <HAL_RCC_ClockConfig+0x1c0>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0307 	and.w	r3, r3, #7
 8006e42:	683a      	ldr	r2, [r7, #0]
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d001      	beq.n	8006e4c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e032      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0304 	and.w	r3, r3, #4
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d008      	beq.n	8006e6a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e58:	4b19      	ldr	r3, [pc, #100]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	4916      	ldr	r1, [pc, #88]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0308 	and.w	r3, r3, #8
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d009      	beq.n	8006e8a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006e76:	4b12      	ldr	r3, [pc, #72]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	00db      	lsls	r3, r3, #3
 8006e84:	490e      	ldr	r1, [pc, #56]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e86:	4313      	orrs	r3, r2
 8006e88:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e8a:	f000 f821 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	4b0b      	ldr	r3, [pc, #44]	; (8006ec0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	091b      	lsrs	r3, r3, #4
 8006e96:	f003 030f 	and.w	r3, r3, #15
 8006e9a:	490a      	ldr	r1, [pc, #40]	; (8006ec4 <HAL_RCC_ClockConfig+0x1c8>)
 8006e9c:	5ccb      	ldrb	r3, [r1, r3]
 8006e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8006ea2:	4a09      	ldr	r2, [pc, #36]	; (8006ec8 <HAL_RCC_ClockConfig+0x1cc>)
 8006ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006ea6:	4b09      	ldr	r3, [pc, #36]	; (8006ecc <HAL_RCC_ClockConfig+0x1d0>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fd fe2c 	bl	8004b08 <HAL_InitTick>

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	40022000 	.word	0x40022000
 8006ec0:	40021000 	.word	0x40021000
 8006ec4:	0800da44 	.word	0x0800da44
 8006ec8:	20000004 	.word	0x20000004
 8006ecc:	20000008 	.word	0x20000008

08006ed0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed0:	b490      	push	{r4, r7}
 8006ed2:	b08a      	sub	sp, #40	; 0x28
 8006ed4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006ed6:	4b2a      	ldr	r3, [pc, #168]	; (8006f80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006ed8:	1d3c      	adds	r4, r7, #4
 8006eda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006edc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006ee0:	f240 2301 	movw	r3, #513	; 0x201
 8006ee4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	61fb      	str	r3, [r7, #28]
 8006eea:	2300      	movs	r3, #0
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	2300      	movs	r3, #0
 8006ef0:	627b      	str	r3, [r7, #36]	; 0x24
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006efa:	4b22      	ldr	r3, [pc, #136]	; (8006f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006f00:	69fb      	ldr	r3, [r7, #28]
 8006f02:	f003 030c 	and.w	r3, r3, #12
 8006f06:	2b04      	cmp	r3, #4
 8006f08:	d002      	beq.n	8006f10 <HAL_RCC_GetSysClockFreq+0x40>
 8006f0a:	2b08      	cmp	r3, #8
 8006f0c:	d003      	beq.n	8006f16 <HAL_RCC_GetSysClockFreq+0x46>
 8006f0e:	e02d      	b.n	8006f6c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006f10:	4b1d      	ldr	r3, [pc, #116]	; (8006f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f12:	623b      	str	r3, [r7, #32]
      break;
 8006f14:	e02d      	b.n	8006f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	0c9b      	lsrs	r3, r3, #18
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006f22:	4413      	add	r3, r2
 8006f24:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006f28:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d013      	beq.n	8006f5c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006f34:	4b13      	ldr	r3, [pc, #76]	; (8006f84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	0c5b      	lsrs	r3, r3, #17
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006f42:	4413      	add	r3, r2
 8006f44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006f48:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	4a0e      	ldr	r2, [pc, #56]	; (8006f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f4e:	fb02 f203 	mul.w	r2, r2, r3
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f58:	627b      	str	r3, [r7, #36]	; 0x24
 8006f5a:	e004      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	4a0b      	ldr	r2, [pc, #44]	; (8006f8c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006f60:	fb02 f303 	mul.w	r3, r2, r3
 8006f64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f68:	623b      	str	r3, [r7, #32]
      break;
 8006f6a:	e002      	b.n	8006f72 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006f6c:	4b06      	ldr	r3, [pc, #24]	; (8006f88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006f6e:	623b      	str	r3, [r7, #32]
      break;
 8006f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f72:	6a3b      	ldr	r3, [r7, #32]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3728      	adds	r7, #40	; 0x28
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bc90      	pop	{r4, r7}
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	0800da24 	.word	0x0800da24
 8006f84:	40021000 	.word	0x40021000
 8006f88:	007a1200 	.word	0x007a1200
 8006f8c:	003d0900 	.word	0x003d0900

08006f90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f90:	b480      	push	{r7}
 8006f92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f94:	4b02      	ldr	r3, [pc, #8]	; (8006fa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f96:	681b      	ldr	r3, [r3, #0]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bc80      	pop	{r7}
 8006f9e:	4770      	bx	lr
 8006fa0:	20000004 	.word	0x20000004

08006fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fa8:	f7ff fff2 	bl	8006f90 <HAL_RCC_GetHCLKFreq>
 8006fac:	4602      	mov	r2, r0
 8006fae:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	0a1b      	lsrs	r3, r3, #8
 8006fb4:	f003 0307 	and.w	r3, r3, #7
 8006fb8:	4903      	ldr	r1, [pc, #12]	; (8006fc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fba:	5ccb      	ldrb	r3, [r1, r3]
 8006fbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	40021000 	.word	0x40021000
 8006fc8:	0800da54 	.word	0x0800da54

08006fcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fd0:	f7ff ffde 	bl	8006f90 <HAL_RCC_GetHCLKFreq>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	4b05      	ldr	r3, [pc, #20]	; (8006fec <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	0adb      	lsrs	r3, r3, #11
 8006fdc:	f003 0307 	and.w	r3, r3, #7
 8006fe0:	4903      	ldr	r1, [pc, #12]	; (8006ff0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fe2:	5ccb      	ldrb	r3, [r1, r3]
 8006fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	40021000 	.word	0x40021000
 8006ff0:	0800da54 	.word	0x0800da54

08006ff4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006ffc:	4b0a      	ldr	r3, [pc, #40]	; (8007028 <RCC_Delay+0x34>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a0a      	ldr	r2, [pc, #40]	; (800702c <RCC_Delay+0x38>)
 8007002:	fba2 2303 	umull	r2, r3, r2, r3
 8007006:	0a5b      	lsrs	r3, r3, #9
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	fb02 f303 	mul.w	r3, r2, r3
 800700e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007010:	bf00      	nop
  }
  while (Delay --);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	1e5a      	subs	r2, r3, #1
 8007016:	60fa      	str	r2, [r7, #12]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1f9      	bne.n	8007010 <RCC_Delay+0x1c>
}
 800701c:	bf00      	nop
 800701e:	bf00      	nop
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	bc80      	pop	{r7}
 8007026:	4770      	bx	lr
 8007028:	20000004 	.word	0x20000004
 800702c:	10624dd3 	.word	0x10624dd3

08007030 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	613b      	str	r3, [r7, #16]
 800703c:	2300      	movs	r3, #0
 800703e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0301 	and.w	r3, r3, #1
 8007048:	2b00      	cmp	r3, #0
 800704a:	d07d      	beq.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800704c:	2300      	movs	r3, #0
 800704e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007050:	4b4f      	ldr	r3, [pc, #316]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10d      	bne.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800705c:	4b4c      	ldr	r3, [pc, #304]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800705e:	69db      	ldr	r3, [r3, #28]
 8007060:	4a4b      	ldr	r2, [pc, #300]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007066:	61d3      	str	r3, [r2, #28]
 8007068:	4b49      	ldr	r3, [pc, #292]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800706a:	69db      	ldr	r3, [r3, #28]
 800706c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007070:	60bb      	str	r3, [r7, #8]
 8007072:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007074:	2301      	movs	r3, #1
 8007076:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007078:	4b46      	ldr	r3, [pc, #280]	; (8007194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007080:	2b00      	cmp	r3, #0
 8007082:	d118      	bne.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007084:	4b43      	ldr	r3, [pc, #268]	; (8007194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a42      	ldr	r2, [pc, #264]	; (8007194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800708a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800708e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007090:	f7fd fd7c 	bl	8004b8c <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007096:	e008      	b.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007098:	f7fd fd78 	bl	8004b8c <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b64      	cmp	r3, #100	; 0x64
 80070a4:	d901      	bls.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e06d      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070aa:	4b3a      	ldr	r3, [pc, #232]	; (8007194 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d0f0      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070b6:	4b36      	ldr	r3, [pc, #216]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070b8:	6a1b      	ldr	r3, [r3, #32]
 80070ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070be:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d02e      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d027      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070d4:	4b2e      	ldr	r3, [pc, #184]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070d6:	6a1b      	ldr	r3, [r3, #32]
 80070d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070dc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070de:	4b2e      	ldr	r3, [pc, #184]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80070e0:	2201      	movs	r2, #1
 80070e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070e4:	4b2c      	ldr	r3, [pc, #176]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80070ea:	4a29      	ldr	r2, [pc, #164]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d014      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070fa:	f7fd fd47 	bl	8004b8c <HAL_GetTick>
 80070fe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007100:	e00a      	b.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007102:	f7fd fd43 	bl	8004b8c <HAL_GetTick>
 8007106:	4602      	mov	r2, r0
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	1ad3      	subs	r3, r2, r3
 800710c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007110:	4293      	cmp	r3, r2
 8007112:	d901      	bls.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e036      	b.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007118:	4b1d      	ldr	r3, [pc, #116]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800711a:	6a1b      	ldr	r3, [r3, #32]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0ee      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007124:	4b1a      	ldr	r3, [pc, #104]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007126:	6a1b      	ldr	r3, [r3, #32]
 8007128:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	4917      	ldr	r1, [pc, #92]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007132:	4313      	orrs	r3, r2
 8007134:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007136:	7dfb      	ldrb	r3, [r7, #23]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d105      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800713c:	4b14      	ldr	r3, [pc, #80]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800713e:	69db      	ldr	r3, [r3, #28]
 8007140:	4a13      	ldr	r2, [pc, #76]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007142:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007146:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0302 	and.w	r3, r3, #2
 8007150:	2b00      	cmp	r3, #0
 8007152:	d008      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007154:	4b0e      	ldr	r3, [pc, #56]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	490b      	ldr	r1, [pc, #44]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007162:	4313      	orrs	r3, r2
 8007164:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 0310 	and.w	r3, r3, #16
 800716e:	2b00      	cmp	r3, #0
 8007170:	d008      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007172:	4b07      	ldr	r3, [pc, #28]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	695b      	ldr	r3, [r3, #20]
 800717e:	4904      	ldr	r1, [pc, #16]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007180:	4313      	orrs	r3, r2
 8007182:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3718      	adds	r7, #24
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	40021000 	.word	0x40021000
 8007194:	40007000 	.word	0x40007000
 8007198:	42420440 	.word	0x42420440

0800719c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800719c:	b590      	push	{r4, r7, lr}
 800719e:	b08d      	sub	sp, #52	; 0x34
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80071a4:	4b6b      	ldr	r3, [pc, #428]	; (8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80071a6:	f107 040c 	add.w	r4, r7, #12
 80071aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80071ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80071b0:	f240 2301 	movw	r3, #513	; 0x201
 80071b4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80071b6:	2300      	movs	r3, #0
 80071b8:	627b      	str	r3, [r7, #36]	; 0x24
 80071ba:	2300      	movs	r3, #0
 80071bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071be:	2300      	movs	r3, #0
 80071c0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80071c2:	2300      	movs	r3, #0
 80071c4:	61fb      	str	r3, [r7, #28]
 80071c6:	2300      	movs	r3, #0
 80071c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	3b01      	subs	r3, #1
 80071ce:	2b0f      	cmp	r3, #15
 80071d0:	f200 80b6 	bhi.w	8007340 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80071d4:	a201      	add	r2, pc, #4	; (adr r2, 80071dc <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80071d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071da:	bf00      	nop
 80071dc:	080072bf 	.word	0x080072bf
 80071e0:	08007325 	.word	0x08007325
 80071e4:	08007341 	.word	0x08007341
 80071e8:	080072af 	.word	0x080072af
 80071ec:	08007341 	.word	0x08007341
 80071f0:	08007341 	.word	0x08007341
 80071f4:	08007341 	.word	0x08007341
 80071f8:	080072b7 	.word	0x080072b7
 80071fc:	08007341 	.word	0x08007341
 8007200:	08007341 	.word	0x08007341
 8007204:	08007341 	.word	0x08007341
 8007208:	08007341 	.word	0x08007341
 800720c:	08007341 	.word	0x08007341
 8007210:	08007341 	.word	0x08007341
 8007214:	08007341 	.word	0x08007341
 8007218:	0800721d 	.word	0x0800721d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800721c:	4b4e      	ldr	r3, [pc, #312]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007222:	4b4d      	ldr	r3, [pc, #308]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800722a:	2b00      	cmp	r3, #0
 800722c:	f000 808a 	beq.w	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	0c9b      	lsrs	r3, r3, #18
 8007234:	f003 030f 	and.w	r3, r3, #15
 8007238:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800723c:	4413      	add	r3, r2
 800723e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007242:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800724a:	2b00      	cmp	r3, #0
 800724c:	d018      	beq.n	8007280 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800724e:	4b42      	ldr	r3, [pc, #264]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	0c5b      	lsrs	r3, r3, #17
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800725c:	4413      	add	r3, r2
 800725e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007262:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00d      	beq.n	800728a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800726e:	4a3b      	ldr	r2, [pc, #236]	; (800735c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8007270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007272:	fbb2 f2f3 	udiv	r2, r2, r3
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	fb02 f303 	mul.w	r3, r2, r3
 800727c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800727e:	e004      	b.n	800728a <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007280:	6a3b      	ldr	r3, [r7, #32]
 8007282:	4a37      	ldr	r2, [pc, #220]	; (8007360 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 8007284:	fb02 f303 	mul.w	r3, r2, r3
 8007288:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800728a:	4b33      	ldr	r3, [pc, #204]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007296:	d102      	bne.n	800729e <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800729a:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800729c:	e052      	b.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 800729e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072a0:	005b      	lsls	r3, r3, #1
 80072a2:	4a30      	ldr	r2, [pc, #192]	; (8007364 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80072a4:	fba2 2303 	umull	r2, r3, r2, r3
 80072a8:	085b      	lsrs	r3, r3, #1
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80072ac:	e04a      	b.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80072ae:	f7ff fe0f 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 80072b2:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80072b4:	e049      	b.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80072b6:	f7ff fe0b 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 80072ba:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80072bc:	e045      	b.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80072be:	4b26      	ldr	r3, [pc, #152]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072ce:	d108      	bne.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	f003 0302 	and.w	r3, r3, #2
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80072da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80072de:	62bb      	str	r3, [r7, #40]	; 0x28
 80072e0:	e01f      	b.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072ec:	d109      	bne.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80072ee:	4b1a      	ldr	r3, [pc, #104]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80072f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d003      	beq.n	8007302 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 80072fa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80072fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007300:	e00f      	b.n	8007322 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007302:	69fb      	ldr	r3, [r7, #28]
 8007304:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007308:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800730c:	d11c      	bne.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800730e:	4b12      	ldr	r3, [pc, #72]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d016      	beq.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 800731a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800731e:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007320:	e012      	b.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8007322:	e011      	b.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007324:	f7ff fe52 	bl	8006fcc <HAL_RCC_GetPCLK2Freq>
 8007328:	4602      	mov	r2, r0
 800732a:	4b0b      	ldr	r3, [pc, #44]	; (8007358 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	0b9b      	lsrs	r3, r3, #14
 8007330:	f003 0303 	and.w	r3, r3, #3
 8007334:	3301      	adds	r3, #1
 8007336:	005b      	lsls	r3, r3, #1
 8007338:	fbb2 f3f3 	udiv	r3, r2, r3
 800733c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800733e:	e004      	b.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8007340:	bf00      	nop
 8007342:	e002      	b.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8007344:	bf00      	nop
 8007346:	e000      	b.n	800734a <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8007348:	bf00      	nop
    }
  }
  return (frequency);
 800734a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800734c:	4618      	mov	r0, r3
 800734e:	3734      	adds	r7, #52	; 0x34
 8007350:	46bd      	mov	sp, r7
 8007352:	bd90      	pop	{r4, r7, pc}
 8007354:	0800da34 	.word	0x0800da34
 8007358:	40021000 	.word	0x40021000
 800735c:	007a1200 	.word	0x007a1200
 8007360:	003d0900 	.word	0x003d0900
 8007364:	aaaaaaab 	.word	0xaaaaaaab

08007368 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8007370:	2300      	movs	r3, #0
 8007372:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800737a:	2301      	movs	r3, #1
 800737c:	e084      	b.n	8007488 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	7c5b      	ldrb	r3, [r3, #17]
 8007382:	b2db      	uxtb	r3, r3
 8007384:	2b00      	cmp	r3, #0
 8007386:	d105      	bne.n	8007394 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fc fbf0 	bl	8003b74 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2202      	movs	r2, #2
 8007398:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f87a 	bl	8007494 <HAL_RTC_WaitForSynchro>
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d004      	beq.n	80073b0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2204      	movs	r2, #4
 80073aa:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e06b      	b.n	8007488 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 f89c 	bl	80074ee <RTC_EnterInitMode>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d004      	beq.n	80073c6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2204      	movs	r2, #4
 80073c0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e060      	b.n	8007488 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f022 0207 	bic.w	r2, r2, #7
 80073d4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80073de:	4b2c      	ldr	r3, [pc, #176]	; (8007490 <HAL_RTC_Init+0x128>)
 80073e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e2:	4a2b      	ldr	r2, [pc, #172]	; (8007490 <HAL_RTC_Init+0x128>)
 80073e4:	f023 0301 	bic.w	r3, r3, #1
 80073e8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80073ea:	4b29      	ldr	r3, [pc, #164]	; (8007490 <HAL_RTC_Init+0x128>)
 80073ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ee:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	4926      	ldr	r1, [pc, #152]	; (8007490 <HAL_RTC_Init+0x128>)
 80073f8:	4313      	orrs	r3, r2
 80073fa:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007404:	d003      	beq.n	800740e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	60fb      	str	r3, [r7, #12]
 800740c:	e00e      	b.n	800742c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800740e:	2001      	movs	r0, #1
 8007410:	f7ff fec4 	bl	800719c <HAL_RCCEx_GetPeriphCLKFreq>
 8007414:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d104      	bne.n	8007426 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2204      	movs	r2, #4
 8007420:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8007422:	2301      	movs	r3, #1
 8007424:	e030      	b.n	8007488 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	3b01      	subs	r3, #1
 800742a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f023 010f 	bic.w	r1, r3, #15
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	0c1a      	lsrs	r2, r3, #16
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	430a      	orrs	r2, r1
 8007440:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	0c1b      	lsrs	r3, r3, #16
 800744a:	041b      	lsls	r3, r3, #16
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	b291      	uxth	r1, r2
 8007450:	687a      	ldr	r2, [r7, #4]
 8007452:	6812      	ldr	r2, [r2, #0]
 8007454:	430b      	orrs	r3, r1
 8007456:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f870 	bl	800753e <RTC_ExitInitMode>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2204      	movs	r2, #4
 8007468:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e00c      	b.n	8007488 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8007486:	2300      	movs	r3, #0
  }
}
 8007488:	4618      	mov	r0, r3
 800748a:	3710      	adds	r7, #16
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	40006c00 	.word	0x40006c00

08007494 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800749c:	2300      	movs	r3, #0
 800749e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e01d      	b.n	80074e6 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	685a      	ldr	r2, [r3, #4]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 0208 	bic.w	r2, r2, #8
 80074b8:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80074ba:	f7fd fb67 	bl	8004b8c <HAL_GetTick>
 80074be:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80074c0:	e009      	b.n	80074d6 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80074c2:	f7fd fb63 	bl	8004b8c <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074d0:	d901      	bls.n	80074d6 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80074d2:	2303      	movs	r3, #3
 80074d4:	e007      	b.n	80074e6 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f003 0308 	and.w	r3, r3, #8
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d0ee      	beq.n	80074c2 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b084      	sub	sp, #16
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80074f6:	2300      	movs	r3, #0
 80074f8:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80074fa:	f7fd fb47 	bl	8004b8c <HAL_GetTick>
 80074fe:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007500:	e009      	b.n	8007516 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007502:	f7fd fb43 	bl	8004b8c <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007510:	d901      	bls.n	8007516 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8007512:	2303      	movs	r3, #3
 8007514:	e00f      	b.n	8007536 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f003 0320 	and.w	r3, r3, #32
 8007520:	2b00      	cmp	r3, #0
 8007522:	d0ee      	beq.n	8007502 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f042 0210 	orr.w	r2, r2, #16
 8007532:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}

0800753e <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800753e:	b580      	push	{r7, lr}
 8007540:	b084      	sub	sp, #16
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007546:	2300      	movs	r3, #0
 8007548:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f022 0210 	bic.w	r2, r2, #16
 8007558:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800755a:	f7fd fb17 	bl	8004b8c <HAL_GetTick>
 800755e:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007560:	e009      	b.n	8007576 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8007562:	f7fd fb13 	bl	8004b8c <HAL_GetTick>
 8007566:	4602      	mov	r2, r0
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007570:	d901      	bls.n	8007576 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e007      	b.n	8007586 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	f003 0320 	and.w	r3, r3, #32
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0ee      	beq.n	8007562 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
	...

08007590 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 80075a0:	4b07      	ldr	r3, [pc, #28]	; (80075c0 <HAL_RTCEx_BKUPWrite+0x30>)
 80075a2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	697a      	ldr	r2, [r7, #20]
 80075aa:	4413      	add	r3, r2
 80075ac:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	b292      	uxth	r2, r2
 80075b4:	601a      	str	r2, [r3, #0]
}
 80075b6:	bf00      	nop
 80075b8:	371c      	adds	r7, #28
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bc80      	pop	{r7}
 80075be:	4770      	bx	lr
 80075c0:	40006c00 	.word	0x40006c00

080075c4 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 80075d6:	4b08      	ldr	r3, [pc, #32]	; (80075f8 <HAL_RTCEx_BKUPRead+0x34>)
 80075d8:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	68fa      	ldr	r2, [r7, #12]
 80075e0:	4413      	add	r3, r2
 80075e2:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80075ec:	68bb      	ldr	r3, [r7, #8]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3714      	adds	r7, #20
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bc80      	pop	{r7}
 80075f6:	4770      	bx	lr
 80075f8:	40006c00 	.word	0x40006c00

080075fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e041      	b.n	8007692 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b00      	cmp	r3, #0
 8007618:	d106      	bne.n	8007628 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7fc fff4 	bl	8004610 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2202      	movs	r2, #2
 800762c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	3304      	adds	r3, #4
 8007638:	4619      	mov	r1, r3
 800763a:	4610      	mov	r0, r2
 800763c:	f000 fc46 	bl	8007ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2201      	movs	r2, #1
 8007674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007690:	2300      	movs	r3, #0
}
 8007692:	4618      	mov	r0, r3
 8007694:	3708      	adds	r7, #8
 8007696:	46bd      	mov	sp, r7
 8007698:	bd80      	pop	{r7, pc}
	...

0800769c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800769c:	b480      	push	{r7}
 800769e:	b085      	sub	sp, #20
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d001      	beq.n	80076b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e044      	b.n	800773e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68da      	ldr	r2, [r3, #12]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f042 0201 	orr.w	r2, r2, #1
 80076ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a1d      	ldr	r2, [pc, #116]	; (8007748 <HAL_TIM_Base_Start_IT+0xac>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d018      	beq.n	8007708 <HAL_TIM_Base_Start_IT+0x6c>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a1c      	ldr	r2, [pc, #112]	; (800774c <HAL_TIM_Base_Start_IT+0xb0>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d013      	beq.n	8007708 <HAL_TIM_Base_Start_IT+0x6c>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076e8:	d00e      	beq.n	8007708 <HAL_TIM_Base_Start_IT+0x6c>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a18      	ldr	r2, [pc, #96]	; (8007750 <HAL_TIM_Base_Start_IT+0xb4>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d009      	beq.n	8007708 <HAL_TIM_Base_Start_IT+0x6c>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a16      	ldr	r2, [pc, #88]	; (8007754 <HAL_TIM_Base_Start_IT+0xb8>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d004      	beq.n	8007708 <HAL_TIM_Base_Start_IT+0x6c>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a15      	ldr	r2, [pc, #84]	; (8007758 <HAL_TIM_Base_Start_IT+0xbc>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d111      	bne.n	800772c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	f003 0307 	and.w	r3, r3, #7
 8007712:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2b06      	cmp	r3, #6
 8007718:	d010      	beq.n	800773c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	681a      	ldr	r2, [r3, #0]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f042 0201 	orr.w	r2, r2, #1
 8007728:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800772a:	e007      	b.n	800773c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f042 0201 	orr.w	r2, r2, #1
 800773a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	3714      	adds	r7, #20
 8007742:	46bd      	mov	sp, r7
 8007744:	bc80      	pop	{r7}
 8007746:	4770      	bx	lr
 8007748:	40012c00 	.word	0x40012c00
 800774c:	40013400 	.word	0x40013400
 8007750:	40000400 	.word	0x40000400
 8007754:	40000800 	.word	0x40000800
 8007758:	40000c00 	.word	0x40000c00

0800775c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d101      	bne.n	800776e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	e041      	b.n	80077f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f7fc ff6a 	bl	800465c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2202      	movs	r2, #2
 800778c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	3304      	adds	r3, #4
 8007798:	4619      	mov	r1, r3
 800779a:	4610      	mov	r0, r2
 800779c:	f000 fb96 	bl	8007ecc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2201      	movs	r2, #1
 80077ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2201      	movs	r2, #1
 80077bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3708      	adds	r7, #8
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d109      	bne.n	8007820 <HAL_TIM_PWM_Start+0x24>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007812:	b2db      	uxtb	r3, r3
 8007814:	2b01      	cmp	r3, #1
 8007816:	bf14      	ite	ne
 8007818:	2301      	movne	r3, #1
 800781a:	2300      	moveq	r3, #0
 800781c:	b2db      	uxtb	r3, r3
 800781e:	e022      	b.n	8007866 <HAL_TIM_PWM_Start+0x6a>
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	2b04      	cmp	r3, #4
 8007824:	d109      	bne.n	800783a <HAL_TIM_PWM_Start+0x3e>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800782c:	b2db      	uxtb	r3, r3
 800782e:	2b01      	cmp	r3, #1
 8007830:	bf14      	ite	ne
 8007832:	2301      	movne	r3, #1
 8007834:	2300      	moveq	r3, #0
 8007836:	b2db      	uxtb	r3, r3
 8007838:	e015      	b.n	8007866 <HAL_TIM_PWM_Start+0x6a>
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b08      	cmp	r3, #8
 800783e:	d109      	bne.n	8007854 <HAL_TIM_PWM_Start+0x58>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b01      	cmp	r3, #1
 800784a:	bf14      	ite	ne
 800784c:	2301      	movne	r3, #1
 800784e:	2300      	moveq	r3, #0
 8007850:	b2db      	uxtb	r3, r3
 8007852:	e008      	b.n	8007866 <HAL_TIM_PWM_Start+0x6a>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800785a:	b2db      	uxtb	r3, r3
 800785c:	2b01      	cmp	r3, #1
 800785e:	bf14      	ite	ne
 8007860:	2301      	movne	r3, #1
 8007862:	2300      	moveq	r3, #0
 8007864:	b2db      	uxtb	r3, r3
 8007866:	2b00      	cmp	r3, #0
 8007868:	d001      	beq.n	800786e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e072      	b.n	8007954 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d104      	bne.n	800787e <HAL_TIM_PWM_Start+0x82>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800787c:	e013      	b.n	80078a6 <HAL_TIM_PWM_Start+0xaa>
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	2b04      	cmp	r3, #4
 8007882:	d104      	bne.n	800788e <HAL_TIM_PWM_Start+0x92>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800788c:	e00b      	b.n	80078a6 <HAL_TIM_PWM_Start+0xaa>
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2b08      	cmp	r3, #8
 8007892:	d104      	bne.n	800789e <HAL_TIM_PWM_Start+0xa2>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2202      	movs	r2, #2
 8007898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800789c:	e003      	b.n	80078a6 <HAL_TIM_PWM_Start+0xaa>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2202      	movs	r2, #2
 80078a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	2201      	movs	r2, #1
 80078ac:	6839      	ldr	r1, [r7, #0]
 80078ae:	4618      	mov	r0, r3
 80078b0:	f000 fdc8 	bl	8008444 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4a28      	ldr	r2, [pc, #160]	; (800795c <HAL_TIM_PWM_Start+0x160>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d004      	beq.n	80078c8 <HAL_TIM_PWM_Start+0xcc>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4a27      	ldr	r2, [pc, #156]	; (8007960 <HAL_TIM_PWM_Start+0x164>)
 80078c4:	4293      	cmp	r3, r2
 80078c6:	d101      	bne.n	80078cc <HAL_TIM_PWM_Start+0xd0>
 80078c8:	2301      	movs	r3, #1
 80078ca:	e000      	b.n	80078ce <HAL_TIM_PWM_Start+0xd2>
 80078cc:	2300      	movs	r3, #0
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d007      	beq.n	80078e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80078e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a1d      	ldr	r2, [pc, #116]	; (800795c <HAL_TIM_PWM_Start+0x160>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d018      	beq.n	800791e <HAL_TIM_PWM_Start+0x122>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a1b      	ldr	r2, [pc, #108]	; (8007960 <HAL_TIM_PWM_Start+0x164>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d013      	beq.n	800791e <HAL_TIM_PWM_Start+0x122>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078fe:	d00e      	beq.n	800791e <HAL_TIM_PWM_Start+0x122>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a17      	ldr	r2, [pc, #92]	; (8007964 <HAL_TIM_PWM_Start+0x168>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d009      	beq.n	800791e <HAL_TIM_PWM_Start+0x122>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a16      	ldr	r2, [pc, #88]	; (8007968 <HAL_TIM_PWM_Start+0x16c>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d004      	beq.n	800791e <HAL_TIM_PWM_Start+0x122>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a14      	ldr	r2, [pc, #80]	; (800796c <HAL_TIM_PWM_Start+0x170>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d111      	bne.n	8007942 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f003 0307 	and.w	r3, r3, #7
 8007928:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2b06      	cmp	r3, #6
 800792e:	d010      	beq.n	8007952 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f042 0201 	orr.w	r2, r2, #1
 800793e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007940:	e007      	b.n	8007952 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f042 0201 	orr.w	r2, r2, #1
 8007950:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007952:	2300      	movs	r3, #0
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40012c00 	.word	0x40012c00
 8007960:	40013400 	.word	0x40013400
 8007964:	40000400 	.word	0x40000400
 8007968:	40000800 	.word	0x40000800
 800796c:	40000c00 	.word	0x40000c00

08007970 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b082      	sub	sp, #8
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	f003 0302 	and.w	r3, r3, #2
 8007982:	2b02      	cmp	r3, #2
 8007984:	d122      	bne.n	80079cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	f003 0302 	and.w	r3, r3, #2
 8007990:	2b02      	cmp	r3, #2
 8007992:	d11b      	bne.n	80079cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f06f 0202 	mvn.w	r2, #2
 800799c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	f003 0303 	and.w	r3, r3, #3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 fa6f 	bl	8007e96 <HAL_TIM_IC_CaptureCallback>
 80079b8:	e005      	b.n	80079c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 fa62 	bl	8007e84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 fa71 	bl	8007ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	691b      	ldr	r3, [r3, #16]
 80079d2:	f003 0304 	and.w	r3, r3, #4
 80079d6:	2b04      	cmp	r3, #4
 80079d8:	d122      	bne.n	8007a20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	f003 0304 	and.w	r3, r3, #4
 80079e4:	2b04      	cmp	r3, #4
 80079e6:	d11b      	bne.n	8007a20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f06f 0204 	mvn.w	r2, #4
 80079f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2202      	movs	r2, #2
 80079f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	699b      	ldr	r3, [r3, #24]
 80079fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d003      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f000 fa45 	bl	8007e96 <HAL_TIM_IC_CaptureCallback>
 8007a0c:	e005      	b.n	8007a1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fa38 	bl	8007e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 fa47 	bl	8007ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	f003 0308 	and.w	r3, r3, #8
 8007a2a:	2b08      	cmp	r3, #8
 8007a2c:	d122      	bne.n	8007a74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68db      	ldr	r3, [r3, #12]
 8007a34:	f003 0308 	and.w	r3, r3, #8
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d11b      	bne.n	8007a74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	f06f 0208 	mvn.w	r2, #8
 8007a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2204      	movs	r2, #4
 8007a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	69db      	ldr	r3, [r3, #28]
 8007a52:	f003 0303 	and.w	r3, r3, #3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d003      	beq.n	8007a62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 fa1b 	bl	8007e96 <HAL_TIM_IC_CaptureCallback>
 8007a60:	e005      	b.n	8007a6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fa0e 	bl	8007e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa1d 	bl	8007ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	f003 0310 	and.w	r3, r3, #16
 8007a7e:	2b10      	cmp	r3, #16
 8007a80:	d122      	bne.n	8007ac8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68db      	ldr	r3, [r3, #12]
 8007a88:	f003 0310 	and.w	r3, r3, #16
 8007a8c:	2b10      	cmp	r3, #16
 8007a8e:	d11b      	bne.n	8007ac8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f06f 0210 	mvn.w	r2, #16
 8007a98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	69db      	ldr	r3, [r3, #28]
 8007aa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f9f1 	bl	8007e96 <HAL_TIM_IC_CaptureCallback>
 8007ab4:	e005      	b.n	8007ac2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f9e4 	bl	8007e84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 f9f3 	bl	8007ea8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	2b01      	cmp	r3, #1
 8007ad4:	d10e      	bne.n	8007af4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	f003 0301 	and.w	r3, r3, #1
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	d107      	bne.n	8007af4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f06f 0201 	mvn.w	r2, #1
 8007aec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7fc fe5a 	bl	80047a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007afe:	2b80      	cmp	r3, #128	; 0x80
 8007b00:	d10e      	bne.n	8007b20 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b0c:	2b80      	cmp	r3, #128	; 0x80
 8007b0e:	d107      	bne.n	8007b20 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fd2b 	bl	8008576 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b2a:	2b40      	cmp	r3, #64	; 0x40
 8007b2c:	d10e      	bne.n	8007b4c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b38:	2b40      	cmp	r3, #64	; 0x40
 8007b3a:	d107      	bne.n	8007b4c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007b44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f000 f9b7 	bl	8007eba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	691b      	ldr	r3, [r3, #16]
 8007b52:	f003 0320 	and.w	r3, r3, #32
 8007b56:	2b20      	cmp	r3, #32
 8007b58:	d10e      	bne.n	8007b78 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	f003 0320 	and.w	r3, r3, #32
 8007b64:	2b20      	cmp	r3, #32
 8007b66:	d107      	bne.n	8007b78 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f06f 0220 	mvn.w	r2, #32
 8007b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 fcf6 	bl	8008564 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b78:	bf00      	nop
 8007b7a:	3708      	adds	r7, #8
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b92:	2b01      	cmp	r3, #1
 8007b94:	d101      	bne.n	8007b9a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007b96:	2302      	movs	r3, #2
 8007b98:	e0ac      	b.n	8007cf4 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2b0c      	cmp	r3, #12
 8007ba6:	f200 809f 	bhi.w	8007ce8 <HAL_TIM_PWM_ConfigChannel+0x168>
 8007baa:	a201      	add	r2, pc, #4	; (adr r2, 8007bb0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bb0:	08007be5 	.word	0x08007be5
 8007bb4:	08007ce9 	.word	0x08007ce9
 8007bb8:	08007ce9 	.word	0x08007ce9
 8007bbc:	08007ce9 	.word	0x08007ce9
 8007bc0:	08007c25 	.word	0x08007c25
 8007bc4:	08007ce9 	.word	0x08007ce9
 8007bc8:	08007ce9 	.word	0x08007ce9
 8007bcc:	08007ce9 	.word	0x08007ce9
 8007bd0:	08007c67 	.word	0x08007c67
 8007bd4:	08007ce9 	.word	0x08007ce9
 8007bd8:	08007ce9 	.word	0x08007ce9
 8007bdc:	08007ce9 	.word	0x08007ce9
 8007be0:	08007ca7 	.word	0x08007ca7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68b9      	ldr	r1, [r7, #8]
 8007bea:	4618      	mov	r0, r3
 8007bec:	f000 f9e8 	bl	8007fc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	699a      	ldr	r2, [r3, #24]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f042 0208 	orr.w	r2, r2, #8
 8007bfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	699a      	ldr	r2, [r3, #24]
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f022 0204 	bic.w	r2, r2, #4
 8007c0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	6999      	ldr	r1, [r3, #24]
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	619a      	str	r2, [r3, #24]
      break;
 8007c22:	e062      	b.n	8007cea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68b9      	ldr	r1, [r7, #8]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 fa38 	bl	80080a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	699a      	ldr	r2, [r3, #24]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699a      	ldr	r2, [r3, #24]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6999      	ldr	r1, [r3, #24]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	691b      	ldr	r3, [r3, #16]
 8007c5a:	021a      	lsls	r2, r3, #8
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	430a      	orrs	r2, r1
 8007c62:	619a      	str	r2, [r3, #24]
      break;
 8007c64:	e041      	b.n	8007cea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68b9      	ldr	r1, [r7, #8]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f000 fa8b 	bl	8008188 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69da      	ldr	r2, [r3, #28]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f042 0208 	orr.w	r2, r2, #8
 8007c80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	69da      	ldr	r2, [r3, #28]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f022 0204 	bic.w	r2, r2, #4
 8007c90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69d9      	ldr	r1, [r3, #28]
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	691a      	ldr	r2, [r3, #16]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	61da      	str	r2, [r3, #28]
      break;
 8007ca4:	e021      	b.n	8007cea <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68b9      	ldr	r1, [r7, #8]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f000 fadf 	bl	8008270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	69da      	ldr	r2, [r3, #28]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	69d9      	ldr	r1, [r3, #28]
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	021a      	lsls	r2, r3, #8
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	61da      	str	r2, [r3, #28]
      break;
 8007ce6:	e000      	b.n	8007cea <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007ce8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3710      	adds	r7, #16
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b084      	sub	sp, #16
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
 8007d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d101      	bne.n	8007d14 <HAL_TIM_ConfigClockSource+0x18>
 8007d10:	2302      	movs	r3, #2
 8007d12:	e0b3      	b.n	8007e7c <HAL_TIM_ConfigClockSource+0x180>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2202      	movs	r2, #2
 8007d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d3a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d4c:	d03e      	beq.n	8007dcc <HAL_TIM_ConfigClockSource+0xd0>
 8007d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d52:	f200 8087 	bhi.w	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d5a:	f000 8085 	beq.w	8007e68 <HAL_TIM_ConfigClockSource+0x16c>
 8007d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d62:	d87f      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d64:	2b70      	cmp	r3, #112	; 0x70
 8007d66:	d01a      	beq.n	8007d9e <HAL_TIM_ConfigClockSource+0xa2>
 8007d68:	2b70      	cmp	r3, #112	; 0x70
 8007d6a:	d87b      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d6c:	2b60      	cmp	r3, #96	; 0x60
 8007d6e:	d050      	beq.n	8007e12 <HAL_TIM_ConfigClockSource+0x116>
 8007d70:	2b60      	cmp	r3, #96	; 0x60
 8007d72:	d877      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d74:	2b50      	cmp	r3, #80	; 0x50
 8007d76:	d03c      	beq.n	8007df2 <HAL_TIM_ConfigClockSource+0xf6>
 8007d78:	2b50      	cmp	r3, #80	; 0x50
 8007d7a:	d873      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d7c:	2b40      	cmp	r3, #64	; 0x40
 8007d7e:	d058      	beq.n	8007e32 <HAL_TIM_ConfigClockSource+0x136>
 8007d80:	2b40      	cmp	r3, #64	; 0x40
 8007d82:	d86f      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d84:	2b30      	cmp	r3, #48	; 0x30
 8007d86:	d064      	beq.n	8007e52 <HAL_TIM_ConfigClockSource+0x156>
 8007d88:	2b30      	cmp	r3, #48	; 0x30
 8007d8a:	d86b      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d8c:	2b20      	cmp	r3, #32
 8007d8e:	d060      	beq.n	8007e52 <HAL_TIM_ConfigClockSource+0x156>
 8007d90:	2b20      	cmp	r3, #32
 8007d92:	d867      	bhi.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d05c      	beq.n	8007e52 <HAL_TIM_ConfigClockSource+0x156>
 8007d98:	2b10      	cmp	r3, #16
 8007d9a:	d05a      	beq.n	8007e52 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007d9c:	e062      	b.n	8007e64 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6818      	ldr	r0, [r3, #0]
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	6899      	ldr	r1, [r3, #8]
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	685a      	ldr	r2, [r3, #4]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	f000 fb2a 	bl	8008406 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007dc0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68fa      	ldr	r2, [r7, #12]
 8007dc8:	609a      	str	r2, [r3, #8]
      break;
 8007dca:	e04e      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6818      	ldr	r0, [r3, #0]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	6899      	ldr	r1, [r3, #8]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	685a      	ldr	r2, [r3, #4]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	68db      	ldr	r3, [r3, #12]
 8007ddc:	f000 fb13 	bl	8008406 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	689a      	ldr	r2, [r3, #8]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007dee:	609a      	str	r2, [r3, #8]
      break;
 8007df0:	e03b      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6818      	ldr	r0, [r3, #0]
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	6859      	ldr	r1, [r3, #4]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	461a      	mov	r2, r3
 8007e00:	f000 fa8a 	bl	8008318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2150      	movs	r1, #80	; 0x50
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f000 fae1 	bl	80083d2 <TIM_ITRx_SetConfig>
      break;
 8007e10:	e02b      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6818      	ldr	r0, [r3, #0]
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	6859      	ldr	r1, [r3, #4]
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	f000 faa8 	bl	8008374 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2160      	movs	r1, #96	; 0x60
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f000 fad1 	bl	80083d2 <TIM_ITRx_SetConfig>
      break;
 8007e30:	e01b      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6818      	ldr	r0, [r3, #0]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	6859      	ldr	r1, [r3, #4]
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	f000 fa6a 	bl	8008318 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2140      	movs	r1, #64	; 0x40
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f000 fac1 	bl	80083d2 <TIM_ITRx_SetConfig>
      break;
 8007e50:	e00b      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f000 fab8 	bl	80083d2 <TIM_ITRx_SetConfig>
        break;
 8007e62:	e002      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007e64:	bf00      	nop
 8007e66:	e000      	b.n	8007e6a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007e68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2201      	movs	r2, #1
 8007e6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bc80      	pop	{r7}
 8007e94:	4770      	bx	lr

08007e96 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e96:	b480      	push	{r7}
 8007e98:	b083      	sub	sp, #12
 8007e9a:	af00      	add	r7, sp, #0
 8007e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e9e:	bf00      	nop
 8007ea0:	370c      	adds	r7, #12
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bc80      	pop	{r7}
 8007ea6:	4770      	bx	lr

08007ea8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b083      	sub	sp, #12
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007eb0:	bf00      	nop
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bc80      	pop	{r7}
 8007eb8:	4770      	bx	lr

08007eba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	b083      	sub	sp, #12
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ec2:	bf00      	nop
 8007ec4:	370c      	adds	r7, #12
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bc80      	pop	{r7}
 8007eca:	4770      	bx	lr

08007ecc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b085      	sub	sp, #20
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	4a33      	ldr	r2, [pc, #204]	; (8007fac <TIM_Base_SetConfig+0xe0>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d013      	beq.n	8007f0c <TIM_Base_SetConfig+0x40>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a32      	ldr	r2, [pc, #200]	; (8007fb0 <TIM_Base_SetConfig+0xe4>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d00f      	beq.n	8007f0c <TIM_Base_SetConfig+0x40>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef2:	d00b      	beq.n	8007f0c <TIM_Base_SetConfig+0x40>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	4a2f      	ldr	r2, [pc, #188]	; (8007fb4 <TIM_Base_SetConfig+0xe8>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d007      	beq.n	8007f0c <TIM_Base_SetConfig+0x40>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	4a2e      	ldr	r2, [pc, #184]	; (8007fb8 <TIM_Base_SetConfig+0xec>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d003      	beq.n	8007f0c <TIM_Base_SetConfig+0x40>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a2d      	ldr	r2, [pc, #180]	; (8007fbc <TIM_Base_SetConfig+0xf0>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d108      	bne.n	8007f1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	68fa      	ldr	r2, [r7, #12]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a22      	ldr	r2, [pc, #136]	; (8007fac <TIM_Base_SetConfig+0xe0>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d013      	beq.n	8007f4e <TIM_Base_SetConfig+0x82>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a21      	ldr	r2, [pc, #132]	; (8007fb0 <TIM_Base_SetConfig+0xe4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d00f      	beq.n	8007f4e <TIM_Base_SetConfig+0x82>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f34:	d00b      	beq.n	8007f4e <TIM_Base_SetConfig+0x82>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a1e      	ldr	r2, [pc, #120]	; (8007fb4 <TIM_Base_SetConfig+0xe8>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d007      	beq.n	8007f4e <TIM_Base_SetConfig+0x82>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a1d      	ldr	r2, [pc, #116]	; (8007fb8 <TIM_Base_SetConfig+0xec>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d003      	beq.n	8007f4e <TIM_Base_SetConfig+0x82>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	4a1c      	ldr	r2, [pc, #112]	; (8007fbc <TIM_Base_SetConfig+0xf0>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d108      	bne.n	8007f60 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	695b      	ldr	r3, [r3, #20]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	68fa      	ldr	r2, [r7, #12]
 8007f72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	689a      	ldr	r2, [r3, #8]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a09      	ldr	r2, [pc, #36]	; (8007fac <TIM_Base_SetConfig+0xe0>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d003      	beq.n	8007f94 <TIM_Base_SetConfig+0xc8>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a08      	ldr	r2, [pc, #32]	; (8007fb0 <TIM_Base_SetConfig+0xe4>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d103      	bne.n	8007f9c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	691a      	ldr	r2, [r3, #16]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	615a      	str	r2, [r3, #20]
}
 8007fa2:	bf00      	nop
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bc80      	pop	{r7}
 8007faa:	4770      	bx	lr
 8007fac:	40012c00 	.word	0x40012c00
 8007fb0:	40013400 	.word	0x40013400
 8007fb4:	40000400 	.word	0x40000400
 8007fb8:	40000800 	.word	0x40000800
 8007fbc:	40000c00 	.word	0x40000c00

08007fc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a1b      	ldr	r3, [r3, #32]
 8007fce:	f023 0201 	bic.w	r2, r3, #1
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6a1b      	ldr	r3, [r3, #32]
 8007fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	699b      	ldr	r3, [r3, #24]
 8007fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f023 0303 	bic.w	r3, r3, #3
 8007ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f023 0302 	bic.w	r3, r3, #2
 8008008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	4a20      	ldr	r2, [pc, #128]	; (8008098 <TIM_OC1_SetConfig+0xd8>)
 8008018:	4293      	cmp	r3, r2
 800801a:	d003      	beq.n	8008024 <TIM_OC1_SetConfig+0x64>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	4a1f      	ldr	r2, [pc, #124]	; (800809c <TIM_OC1_SetConfig+0xdc>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d10c      	bne.n	800803e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f023 0308 	bic.w	r3, r3, #8
 800802a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	4313      	orrs	r3, r2
 8008034:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	f023 0304 	bic.w	r3, r3, #4
 800803c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a15      	ldr	r2, [pc, #84]	; (8008098 <TIM_OC1_SetConfig+0xd8>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d003      	beq.n	800804e <TIM_OC1_SetConfig+0x8e>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a14      	ldr	r2, [pc, #80]	; (800809c <TIM_OC1_SetConfig+0xdc>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d111      	bne.n	8008072 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008054:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800805c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	4313      	orrs	r3, r2
 8008066:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	699b      	ldr	r3, [r3, #24]
 800806c:	693a      	ldr	r2, [r7, #16]
 800806e:	4313      	orrs	r3, r2
 8008070:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	693a      	ldr	r2, [r7, #16]
 8008076:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	697a      	ldr	r2, [r7, #20]
 800808a:	621a      	str	r2, [r3, #32]
}
 800808c:	bf00      	nop
 800808e:	371c      	adds	r7, #28
 8008090:	46bd      	mov	sp, r7
 8008092:	bc80      	pop	{r7}
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	40012c00 	.word	0x40012c00
 800809c:	40013400 	.word	0x40013400

080080a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b087      	sub	sp, #28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a1b      	ldr	r3, [r3, #32]
 80080ae:	f023 0210 	bic.w	r2, r3, #16
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a1b      	ldr	r3, [r3, #32]
 80080ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	685b      	ldr	r3, [r3, #4]
 80080c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	021b      	lsls	r3, r3, #8
 80080de:	68fa      	ldr	r2, [r7, #12]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	f023 0320 	bic.w	r3, r3, #32
 80080ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	011b      	lsls	r3, r3, #4
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	4313      	orrs	r3, r2
 80080f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a21      	ldr	r2, [pc, #132]	; (8008180 <TIM_OC2_SetConfig+0xe0>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d003      	beq.n	8008108 <TIM_OC2_SetConfig+0x68>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a20      	ldr	r2, [pc, #128]	; (8008184 <TIM_OC2_SetConfig+0xe4>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d10d      	bne.n	8008124 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800810e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	011b      	lsls	r3, r3, #4
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	4313      	orrs	r3, r2
 800811a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008122:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a16      	ldr	r2, [pc, #88]	; (8008180 <TIM_OC2_SetConfig+0xe0>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d003      	beq.n	8008134 <TIM_OC2_SetConfig+0x94>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a15      	ldr	r2, [pc, #84]	; (8008184 <TIM_OC2_SetConfig+0xe4>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d113      	bne.n	800815c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800813a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008142:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	695b      	ldr	r3, [r3, #20]
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	693a      	ldr	r2, [r7, #16]
 800814c:	4313      	orrs	r3, r2
 800814e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	4313      	orrs	r3, r2
 800815a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	621a      	str	r2, [r3, #32]
}
 8008176:	bf00      	nop
 8008178:	371c      	adds	r7, #28
 800817a:	46bd      	mov	sp, r7
 800817c:	bc80      	pop	{r7}
 800817e:	4770      	bx	lr
 8008180:	40012c00 	.word	0x40012c00
 8008184:	40013400 	.word	0x40013400

08008188 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a1b      	ldr	r3, [r3, #32]
 8008196:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a1b      	ldr	r3, [r3, #32]
 80081a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f023 0303 	bic.w	r3, r3, #3
 80081be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68fa      	ldr	r2, [r7, #12]
 80081c6:	4313      	orrs	r3, r2
 80081c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80081d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	021b      	lsls	r3, r3, #8
 80081d8:	697a      	ldr	r2, [r7, #20]
 80081da:	4313      	orrs	r3, r2
 80081dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a21      	ldr	r2, [pc, #132]	; (8008268 <TIM_OC3_SetConfig+0xe0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d003      	beq.n	80081ee <TIM_OC3_SetConfig+0x66>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a20      	ldr	r2, [pc, #128]	; (800826c <TIM_OC3_SetConfig+0xe4>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d10d      	bne.n	800820a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80081f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	021b      	lsls	r3, r3, #8
 80081fc:	697a      	ldr	r2, [r7, #20]
 80081fe:	4313      	orrs	r3, r2
 8008200:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008208:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a16      	ldr	r2, [pc, #88]	; (8008268 <TIM_OC3_SetConfig+0xe0>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d003      	beq.n	800821a <TIM_OC3_SetConfig+0x92>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a15      	ldr	r2, [pc, #84]	; (800826c <TIM_OC3_SetConfig+0xe4>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d113      	bne.n	8008242 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	695b      	ldr	r3, [r3, #20]
 800822e:	011b      	lsls	r3, r3, #4
 8008230:	693a      	ldr	r2, [r7, #16]
 8008232:	4313      	orrs	r3, r2
 8008234:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	699b      	ldr	r3, [r3, #24]
 800823a:	011b      	lsls	r3, r3, #4
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	4313      	orrs	r3, r2
 8008240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	693a      	ldr	r2, [r7, #16]
 8008246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	685a      	ldr	r2, [r3, #4]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	697a      	ldr	r2, [r7, #20]
 800825a:	621a      	str	r2, [r3, #32]
}
 800825c:	bf00      	nop
 800825e:	371c      	adds	r7, #28
 8008260:	46bd      	mov	sp, r7
 8008262:	bc80      	pop	{r7}
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	40012c00 	.word	0x40012c00
 800826c:	40013400 	.word	0x40013400

08008270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008270:	b480      	push	{r7}
 8008272:	b087      	sub	sp, #28
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6a1b      	ldr	r3, [r3, #32]
 800827e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6a1b      	ldr	r3, [r3, #32]
 800828a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	685b      	ldr	r3, [r3, #4]
 8008290:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	69db      	ldr	r3, [r3, #28]
 8008296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800829e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	021b      	lsls	r3, r3, #8
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80082ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	031b      	lsls	r3, r3, #12
 80082c2:	693a      	ldr	r2, [r7, #16]
 80082c4:	4313      	orrs	r3, r2
 80082c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a11      	ldr	r2, [pc, #68]	; (8008310 <TIM_OC4_SetConfig+0xa0>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d003      	beq.n	80082d8 <TIM_OC4_SetConfig+0x68>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a10      	ldr	r2, [pc, #64]	; (8008314 <TIM_OC4_SetConfig+0xa4>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d109      	bne.n	80082ec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	695b      	ldr	r3, [r3, #20]
 80082e4:	019b      	lsls	r3, r3, #6
 80082e6:	697a      	ldr	r2, [r7, #20]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	697a      	ldr	r2, [r7, #20]
 80082f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	685a      	ldr	r2, [r3, #4]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	693a      	ldr	r2, [r7, #16]
 8008304:	621a      	str	r2, [r3, #32]
}
 8008306:	bf00      	nop
 8008308:	371c      	adds	r7, #28
 800830a:	46bd      	mov	sp, r7
 800830c:	bc80      	pop	{r7}
 800830e:	4770      	bx	lr
 8008310:	40012c00 	.word	0x40012c00
 8008314:	40013400 	.word	0x40013400

08008318 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6a1b      	ldr	r3, [r3, #32]
 8008328:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	f023 0201 	bic.w	r2, r3, #1
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	699b      	ldr	r3, [r3, #24]
 800833a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008342:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	011b      	lsls	r3, r3, #4
 8008348:	693a      	ldr	r2, [r7, #16]
 800834a:	4313      	orrs	r3, r2
 800834c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800834e:	697b      	ldr	r3, [r7, #20]
 8008350:	f023 030a 	bic.w	r3, r3, #10
 8008354:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008356:	697a      	ldr	r2, [r7, #20]
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	4313      	orrs	r3, r2
 800835c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	621a      	str	r2, [r3, #32]
}
 800836a:	bf00      	nop
 800836c:	371c      	adds	r7, #28
 800836e:	46bd      	mov	sp, r7
 8008370:	bc80      	pop	{r7}
 8008372:	4770      	bx	lr

08008374 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008374:	b480      	push	{r7}
 8008376:	b087      	sub	sp, #28
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	6a1b      	ldr	r3, [r3, #32]
 8008384:	f023 0210 	bic.w	r2, r3, #16
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	699b      	ldr	r3, [r3, #24]
 8008390:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800839e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	031b      	lsls	r3, r3, #12
 80083a4:	697a      	ldr	r2, [r7, #20]
 80083a6:	4313      	orrs	r3, r2
 80083a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083aa:	693b      	ldr	r3, [r7, #16]
 80083ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	011b      	lsls	r3, r3, #4
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	697a      	ldr	r2, [r7, #20]
 80083c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	621a      	str	r2, [r3, #32]
}
 80083c8:	bf00      	nop
 80083ca:	371c      	adds	r7, #28
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bc80      	pop	{r7}
 80083d0:	4770      	bx	lr

080083d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b085      	sub	sp, #20
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
 80083da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80083ea:	683a      	ldr	r2, [r7, #0]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	f043 0307 	orr.w	r3, r3, #7
 80083f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	609a      	str	r2, [r3, #8]
}
 80083fc:	bf00      	nop
 80083fe:	3714      	adds	r7, #20
 8008400:	46bd      	mov	sp, r7
 8008402:	bc80      	pop	{r7}
 8008404:	4770      	bx	lr

08008406 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008406:	b480      	push	{r7}
 8008408:	b087      	sub	sp, #28
 800840a:	af00      	add	r7, sp, #0
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	607a      	str	r2, [r7, #4]
 8008412:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008420:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	021a      	lsls	r2, r3, #8
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	431a      	orrs	r2, r3
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	4313      	orrs	r3, r2
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	4313      	orrs	r3, r2
 8008432:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	697a      	ldr	r2, [r7, #20]
 8008438:	609a      	str	r2, [r3, #8]
}
 800843a:	bf00      	nop
 800843c:	371c      	adds	r7, #28
 800843e:	46bd      	mov	sp, r7
 8008440:	bc80      	pop	{r7}
 8008442:	4770      	bx	lr

08008444 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008444:	b480      	push	{r7}
 8008446:	b087      	sub	sp, #28
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	f003 031f 	and.w	r3, r3, #31
 8008456:	2201      	movs	r2, #1
 8008458:	fa02 f303 	lsl.w	r3, r2, r3
 800845c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6a1a      	ldr	r2, [r3, #32]
 8008462:	697b      	ldr	r3, [r7, #20]
 8008464:	43db      	mvns	r3, r3
 8008466:	401a      	ands	r2, r3
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6a1a      	ldr	r2, [r3, #32]
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	f003 031f 	and.w	r3, r3, #31
 8008476:	6879      	ldr	r1, [r7, #4]
 8008478:	fa01 f303 	lsl.w	r3, r1, r3
 800847c:	431a      	orrs	r2, r3
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	621a      	str	r2, [r3, #32]
}
 8008482:	bf00      	nop
 8008484:	371c      	adds	r7, #28
 8008486:	46bd      	mov	sp, r7
 8008488:	bc80      	pop	{r7}
 800848a:	4770      	bx	lr

0800848c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800848c:	b480      	push	{r7}
 800848e:	b085      	sub	sp, #20
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800849c:	2b01      	cmp	r3, #1
 800849e:	d101      	bne.n	80084a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80084a0:	2302      	movs	r3, #2
 80084a2:	e050      	b.n	8008546 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2201      	movs	r2, #1
 80084a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2202      	movs	r2, #2
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68fa      	ldr	r2, [r7, #12]
 80084d2:	4313      	orrs	r3, r2
 80084d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a1b      	ldr	r2, [pc, #108]	; (8008550 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d018      	beq.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a19      	ldr	r2, [pc, #100]	; (8008554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d013      	beq.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084fa:	d00e      	beq.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a15      	ldr	r2, [pc, #84]	; (8008558 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d009      	beq.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a14      	ldr	r2, [pc, #80]	; (800855c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d004      	beq.n	800851a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a12      	ldr	r2, [pc, #72]	; (8008560 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d10c      	bne.n	8008534 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008520:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	68ba      	ldr	r2, [r7, #8]
 8008528:	4313      	orrs	r3, r2
 800852a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	3714      	adds	r7, #20
 800854a:	46bd      	mov	sp, r7
 800854c:	bc80      	pop	{r7}
 800854e:	4770      	bx	lr
 8008550:	40012c00 	.word	0x40012c00
 8008554:	40013400 	.word	0x40013400
 8008558:	40000400 	.word	0x40000400
 800855c:	40000800 	.word	0x40000800
 8008560:	40000c00 	.word	0x40000c00

08008564 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	bc80      	pop	{r7}
 8008574:	4770      	bx	lr

08008576 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008576:	b480      	push	{r7}
 8008578:	b083      	sub	sp, #12
 800857a:	af00      	add	r7, sp, #0
 800857c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800857e:	bf00      	nop
 8008580:	370c      	adds	r7, #12
 8008582:	46bd      	mov	sp, r7
 8008584:	bc80      	pop	{r7}
 8008586:	4770      	bx	lr

08008588 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008596:	2301      	movs	r3, #1
 8008598:	e03f      	b.n	800861a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d106      	bne.n	80085b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7fc f9a6 	bl	8004900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2224      	movs	r2, #36	; 0x24
 80085b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68da      	ldr	r2, [r3, #12]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fcc7 	bl	8008f60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	691a      	ldr	r2, [r3, #16]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	695a      	ldr	r2, [r3, #20]
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	68da      	ldr	r2, [r3, #12]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008600:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2220      	movs	r2, #32
 800860c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2220      	movs	r2, #32
 8008614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008618:	2300      	movs	r3, #0
}
 800861a:	4618      	mov	r0, r3
 800861c:	3708      	adds	r7, #8
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}

08008622 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008622:	b580      	push	{r7, lr}
 8008624:	b08a      	sub	sp, #40	; 0x28
 8008626:	af02      	add	r7, sp, #8
 8008628:	60f8      	str	r0, [r7, #12]
 800862a:	60b9      	str	r1, [r7, #8]
 800862c:	603b      	str	r3, [r7, #0]
 800862e:	4613      	mov	r3, r2
 8008630:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008632:	2300      	movs	r3, #0
 8008634:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b20      	cmp	r3, #32
 8008640:	d17c      	bne.n	800873c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d002      	beq.n	800864e <HAL_UART_Transmit+0x2c>
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e075      	b.n	800873e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008658:	2b01      	cmp	r3, #1
 800865a:	d101      	bne.n	8008660 <HAL_UART_Transmit+0x3e>
 800865c:	2302      	movs	r3, #2
 800865e:	e06e      	b.n	800873e <HAL_UART_Transmit+0x11c>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2200      	movs	r2, #0
 800866c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2221      	movs	r2, #33	; 0x21
 8008672:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008676:	f7fc fa89 	bl	8004b8c <HAL_GetTick>
 800867a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	88fa      	ldrh	r2, [r7, #6]
 8008680:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	88fa      	ldrh	r2, [r7, #6]
 8008686:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008690:	d108      	bne.n	80086a4 <HAL_UART_Transmit+0x82>
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	691b      	ldr	r3, [r3, #16]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d104      	bne.n	80086a4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	61bb      	str	r3, [r7, #24]
 80086a2:	e003      	b.n	80086ac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086a8:	2300      	movs	r3, #0
 80086aa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2200      	movs	r2, #0
 80086b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80086b4:	e02a      	b.n	800870c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	9300      	str	r3, [sp, #0]
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	2200      	movs	r2, #0
 80086be:	2180      	movs	r1, #128	; 0x80
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f000 fab3 	bl	8008c2c <UART_WaitOnFlagUntilTimeout>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d001      	beq.n	80086d0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e036      	b.n	800873e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d10b      	bne.n	80086ee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	881b      	ldrh	r3, [r3, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086e4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	3302      	adds	r3, #2
 80086ea:	61bb      	str	r3, [r7, #24]
 80086ec:	e007      	b.n	80086fe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80086ee:	69fb      	ldr	r3, [r7, #28]
 80086f0:	781a      	ldrb	r2, [r3, #0]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	3301      	adds	r3, #1
 80086fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008702:	b29b      	uxth	r3, r3
 8008704:	3b01      	subs	r3, #1
 8008706:	b29a      	uxth	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008710:	b29b      	uxth	r3, r3
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1cf      	bne.n	80086b6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2200      	movs	r2, #0
 800871e:	2140      	movs	r1, #64	; 0x40
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 fa83 	bl	8008c2c <UART_WaitOnFlagUntilTimeout>
 8008726:	4603      	mov	r3, r0
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800872c:	2303      	movs	r3, #3
 800872e:	e006      	b.n	800873e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2220      	movs	r2, #32
 8008734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008738:	2300      	movs	r3, #0
 800873a:	e000      	b.n	800873e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800873c:	2302      	movs	r3, #2
  }
}
 800873e:	4618      	mov	r0, r3
 8008740:	3720      	adds	r7, #32
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}

08008746 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008746:	b580      	push	{r7, lr}
 8008748:	b08a      	sub	sp, #40	; 0x28
 800874a:	af02      	add	r7, sp, #8
 800874c:	60f8      	str	r0, [r7, #12]
 800874e:	60b9      	str	r1, [r7, #8]
 8008750:	603b      	str	r3, [r7, #0]
 8008752:	4613      	mov	r3, r2
 8008754:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008756:	2300      	movs	r3, #0
 8008758:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008760:	b2db      	uxtb	r3, r3
 8008762:	2b20      	cmp	r3, #32
 8008764:	f040 808c 	bne.w	8008880 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <HAL_UART_Receive+0x2e>
 800876e:	88fb      	ldrh	r3, [r7, #6]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d101      	bne.n	8008778 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	e084      	b.n	8008882 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_UART_Receive+0x40>
 8008782:	2302      	movs	r3, #2
 8008784:	e07d      	b.n	8008882 <HAL_UART_Receive+0x13c>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2222      	movs	r2, #34	; 0x22
 8008798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80087a2:	f7fc f9f3 	bl	8004b8c <HAL_GetTick>
 80087a6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	88fa      	ldrh	r2, [r7, #6]
 80087ac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	88fa      	ldrh	r2, [r7, #6]
 80087b2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087bc:	d108      	bne.n	80087d0 <HAL_UART_Receive+0x8a>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	691b      	ldr	r3, [r3, #16]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d104      	bne.n	80087d0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80087c6:	2300      	movs	r3, #0
 80087c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	61bb      	str	r3, [r7, #24]
 80087ce:	e003      	b.n	80087d8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80087d4:	2300      	movs	r3, #0
 80087d6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80087e0:	e043      	b.n	800886a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	9300      	str	r3, [sp, #0]
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	2200      	movs	r2, #0
 80087ea:	2120      	movs	r1, #32
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 fa1d 	bl	8008c2c <UART_WaitOnFlagUntilTimeout>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d001      	beq.n	80087fc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80087f8:	2303      	movs	r3, #3
 80087fa:	e042      	b.n	8008882 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d10c      	bne.n	800881c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	b29b      	uxth	r3, r3
 800880a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800880e:	b29a      	uxth	r2, r3
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008814:	69bb      	ldr	r3, [r7, #24]
 8008816:	3302      	adds	r3, #2
 8008818:	61bb      	str	r3, [r7, #24]
 800881a:	e01f      	b.n	800885c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	689b      	ldr	r3, [r3, #8]
 8008820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008824:	d007      	beq.n	8008836 <HAL_UART_Receive+0xf0>
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	689b      	ldr	r3, [r3, #8]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10a      	bne.n	8008844 <HAL_UART_Receive+0xfe>
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d106      	bne.n	8008844 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	b2da      	uxtb	r2, r3
 800883e:	69fb      	ldr	r3, [r7, #28]
 8008840:	701a      	strb	r2, [r3, #0]
 8008842:	e008      	b.n	8008856 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	b2db      	uxtb	r3, r3
 800884c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008850:	b2da      	uxtb	r2, r3
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	3301      	adds	r3, #1
 800885a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008860:	b29b      	uxth	r3, r3
 8008862:	3b01      	subs	r3, #1
 8008864:	b29a      	uxth	r2, r3
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800886e:	b29b      	uxth	r3, r3
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1b6      	bne.n	80087e2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2220      	movs	r2, #32
 8008878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800887c:	2300      	movs	r3, #0
 800887e:	e000      	b.n	8008882 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8008880:	2302      	movs	r3, #2
  }
}
 8008882:	4618      	mov	r0, r3
 8008884:	3720      	adds	r7, #32
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
	...

0800888c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b08a      	sub	sp, #40	; 0x28
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	695b      	ldr	r3, [r3, #20]
 80088aa:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80088ac:	2300      	movs	r3, #0
 80088ae:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80088b0:	2300      	movs	r3, #0
 80088b2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80088b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b6:	f003 030f 	and.w	r3, r3, #15
 80088ba:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d10d      	bne.n	80088de <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c4:	f003 0320 	and.w	r3, r3, #32
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d008      	beq.n	80088de <HAL_UART_IRQHandler+0x52>
 80088cc:	6a3b      	ldr	r3, [r7, #32]
 80088ce:	f003 0320 	and.w	r3, r3, #32
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d003      	beq.n	80088de <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fa99 	bl	8008e0e <UART_Receive_IT>
      return;
 80088dc:	e17b      	b.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 80b1 	beq.w	8008a48 <HAL_UART_IRQHandler+0x1bc>
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	f003 0301 	and.w	r3, r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d105      	bne.n	80088fc <HAL_UART_IRQHandler+0x70>
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f000 80a6 	beq.w	8008a48 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80088fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d00a      	beq.n	800891c <HAL_UART_IRQHandler+0x90>
 8008906:	6a3b      	ldr	r3, [r7, #32]
 8008908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800890c:	2b00      	cmp	r3, #0
 800890e:	d005      	beq.n	800891c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008914:	f043 0201 	orr.w	r2, r3, #1
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800891c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800891e:	f003 0304 	and.w	r3, r3, #4
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00a      	beq.n	800893c <HAL_UART_IRQHandler+0xb0>
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	d005      	beq.n	800893c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008934:	f043 0202 	orr.w	r2, r3, #2
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800893c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00a      	beq.n	800895c <HAL_UART_IRQHandler+0xd0>
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d005      	beq.n	800895c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008954:	f043 0204 	orr.w	r2, r3, #4
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800895c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800895e:	f003 0308 	and.w	r3, r3, #8
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00f      	beq.n	8008986 <HAL_UART_IRQHandler+0xfa>
 8008966:	6a3b      	ldr	r3, [r7, #32]
 8008968:	f003 0320 	and.w	r3, r3, #32
 800896c:	2b00      	cmp	r3, #0
 800896e:	d104      	bne.n	800897a <HAL_UART_IRQHandler+0xee>
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	f003 0301 	and.w	r3, r3, #1
 8008976:	2b00      	cmp	r3, #0
 8008978:	d005      	beq.n	8008986 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	f043 0208 	orr.w	r2, r3, #8
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 811e 	beq.w	8008bcc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008992:	f003 0320 	and.w	r3, r3, #32
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <HAL_UART_IRQHandler+0x11e>
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	f003 0320 	and.w	r3, r3, #32
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d002      	beq.n	80089aa <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 fa32 	bl	8008e0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	695b      	ldr	r3, [r3, #20]
 80089b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	bf14      	ite	ne
 80089b8:	2301      	movne	r3, #1
 80089ba:	2300      	moveq	r3, #0
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c4:	f003 0308 	and.w	r3, r3, #8
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d102      	bne.n	80089d2 <HAL_UART_IRQHandler+0x146>
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d031      	beq.n	8008a36 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 f974 	bl	8008cc0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d023      	beq.n	8008a2e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	695a      	ldr	r2, [r3, #20]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089f4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d013      	beq.n	8008a26 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a02:	4a76      	ldr	r2, [pc, #472]	; (8008bdc <HAL_UART_IRQHandler+0x350>)
 8008a04:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fc ffcc 	bl	80059a8 <HAL_DMA_Abort_IT>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d016      	beq.n	8008a44 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a20:	4610      	mov	r0, r2
 8008a22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a24:	e00e      	b.n	8008a44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 f8ec 	bl	8008c04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a2c:	e00a      	b.n	8008a44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 f8e8 	bl	8008c04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a34:	e006      	b.n	8008a44 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f8e4 	bl	8008c04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008a42:	e0c3      	b.n	8008bcc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a44:	bf00      	nop
    return;
 8008a46:	e0c1      	b.n	8008bcc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	f040 80a1 	bne.w	8008b94 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8008a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a54:	f003 0310 	and.w	r3, r3, #16
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f000 809b 	beq.w	8008b94 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8008a5e:	6a3b      	ldr	r3, [r7, #32]
 8008a60:	f003 0310 	and.w	r3, r3, #16
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f000 8095 	beq.w	8008b94 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	60fb      	str	r3, [r7, #12]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	60fb      	str	r3, [r7, #12]
 8008a7e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d04e      	beq.n	8008b2c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8008a98:	8a3b      	ldrh	r3, [r7, #16]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	f000 8098 	beq.w	8008bd0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008aa4:	8a3a      	ldrh	r2, [r7, #16]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	f080 8092 	bcs.w	8008bd0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	8a3a      	ldrh	r2, [r7, #16]
 8008ab0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	2b20      	cmp	r3, #32
 8008aba:	d02b      	beq.n	8008b14 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	68da      	ldr	r2, [r3, #12]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008aca:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	695a      	ldr	r2, [r3, #20]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f022 0201 	bic.w	r2, r2, #1
 8008ada:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	695a      	ldr	r2, [r3, #20]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008aea:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2220      	movs	r2, #32
 8008af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68da      	ldr	r2, [r3, #12]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f022 0210 	bic.w	r2, r2, #16
 8008b08:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7fc ff0f 	bl	8005932 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b1c:	b29b      	uxth	r3, r3
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	b29b      	uxth	r3, r3
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f876 	bl	8008c16 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008b2a:	e051      	b.n	8008bd0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	1ad3      	subs	r3, r2, r3
 8008b38:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d047      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8008b44:	8a7b      	ldrh	r3, [r7, #18]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d044      	beq.n	8008bd4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b58:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	695a      	ldr	r2, [r3, #20]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f022 0201 	bic.w	r2, r2, #1
 8008b68:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2220      	movs	r2, #32
 8008b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68da      	ldr	r2, [r3, #12]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0210 	bic.w	r2, r2, #16
 8008b86:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b88:	8a7b      	ldrh	r3, [r7, #18]
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 f842 	bl	8008c16 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008b92:	e01f      	b.n	8008bd4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d008      	beq.n	8008bb0 <HAL_UART_IRQHandler+0x324>
 8008b9e:	6a3b      	ldr	r3, [r7, #32]
 8008ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d003      	beq.n	8008bb0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f000 f8c9 	bl	8008d40 <UART_Transmit_IT>
    return;
 8008bae:	e012      	b.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00d      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
 8008bba:	6a3b      	ldr	r3, [r7, #32]
 8008bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d008      	beq.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f90a 	bl	8008dde <UART_EndTransmit_IT>
    return;
 8008bca:	e004      	b.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
    return;
 8008bcc:	bf00      	nop
 8008bce:	e002      	b.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
      return;
 8008bd0:	bf00      	nop
 8008bd2:	e000      	b.n	8008bd6 <HAL_UART_IRQHandler+0x34a>
      return;
 8008bd4:	bf00      	nop
  }
}
 8008bd6:	3728      	adds	r7, #40	; 0x28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	08008d19 	.word	0x08008d19

08008be0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b083      	sub	sp, #12
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008be8:	bf00      	nop
 8008bea:	370c      	adds	r7, #12
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bc80      	pop	{r7}
 8008bf0:	4770      	bx	lr

08008bf2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b083      	sub	sp, #12
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008bfa:	bf00      	nop
 8008bfc:	370c      	adds	r7, #12
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bc80      	pop	{r7}
 8008c02:	4770      	bx	lr

08008c04 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bc80      	pop	{r7}
 8008c14:	4770      	bx	lr

08008c16 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c16:	b480      	push	{r7}
 8008c18:	b083      	sub	sp, #12
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c22:	bf00      	nop
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bc80      	pop	{r7}
 8008c2a:	4770      	bx	lr

08008c2c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	603b      	str	r3, [r7, #0]
 8008c38:	4613      	mov	r3, r2
 8008c3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c3c:	e02c      	b.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c44:	d028      	beq.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d007      	beq.n	8008c5c <UART_WaitOnFlagUntilTimeout+0x30>
 8008c4c:	f7fb ff9e 	bl	8004b8c <HAL_GetTick>
 8008c50:	4602      	mov	r2, r0
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	1ad3      	subs	r3, r2, r3
 8008c56:	69ba      	ldr	r2, [r7, #24]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d21d      	bcs.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	68da      	ldr	r2, [r3, #12]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008c6a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	695a      	ldr	r2, [r3, #20]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f022 0201 	bic.w	r2, r2, #1
 8008c7a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2220      	movs	r2, #32
 8008c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e00f      	b.n	8008cb8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	681a      	ldr	r2, [r3, #0]
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	bf0c      	ite	eq
 8008ca8:	2301      	moveq	r3, #1
 8008caa:	2300      	movne	r3, #0
 8008cac:	b2db      	uxtb	r3, r3
 8008cae:	461a      	mov	r2, r3
 8008cb0:	79fb      	ldrb	r3, [r7, #7]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d0c3      	beq.n	8008c3e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	68da      	ldr	r2, [r3, #12]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cd6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	695a      	ldr	r2, [r3, #20]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f022 0201 	bic.w	r2, r2, #1
 8008ce6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d107      	bne.n	8008d00 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	68da      	ldr	r2, [r3, #12]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f022 0210 	bic.w	r2, r2, #16
 8008cfe:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2220      	movs	r2, #32
 8008d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008d0e:	bf00      	nop
 8008d10:	370c      	adds	r7, #12
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bc80      	pop	{r7}
 8008d16:	4770      	bx	lr

08008d18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	2200      	movs	r2, #0
 8008d30:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d32:	68f8      	ldr	r0, [r7, #12]
 8008d34:	f7ff ff66 	bl	8008c04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d38:	bf00      	nop
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	2b21      	cmp	r3, #33	; 0x21
 8008d52:	d13e      	bne.n	8008dd2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d5c:	d114      	bne.n	8008d88 <UART_Transmit_IT+0x48>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d110      	bne.n	8008d88 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	881b      	ldrh	r3, [r3, #0]
 8008d70:	461a      	mov	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	1c9a      	adds	r2, r3, #2
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	621a      	str	r2, [r3, #32]
 8008d86:	e008      	b.n	8008d9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	1c59      	adds	r1, r3, #1
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	6211      	str	r1, [r2, #32]
 8008d92:	781a      	ldrb	r2, [r3, #0]
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	3b01      	subs	r3, #1
 8008da2:	b29b      	uxth	r3, r3
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	4619      	mov	r1, r3
 8008da8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d10f      	bne.n	8008dce <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68da      	ldr	r2, [r3, #12]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dbc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	68da      	ldr	r2, [r3, #12]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dcc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e000      	b.n	8008dd4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008dd2:	2302      	movs	r3, #2
  }
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3714      	adds	r7, #20
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bc80      	pop	{r7}
 8008ddc:	4770      	bx	lr

08008dde <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b082      	sub	sp, #8
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68da      	ldr	r2, [r3, #12]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008df4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2220      	movs	r2, #32
 8008dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f7ff feee 	bl	8008be0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b086      	sub	sp, #24
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	2b22      	cmp	r3, #34	; 0x22
 8008e20:	f040 8099 	bne.w	8008f56 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e2c:	d117      	bne.n	8008e5e <UART_Receive_IT+0x50>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	691b      	ldr	r3, [r3, #16]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d113      	bne.n	8008e5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008e36:	2300      	movs	r3, #0
 8008e38:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e3e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	b29b      	uxth	r3, r3
 8008e48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e4c:	b29a      	uxth	r2, r3
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e56:	1c9a      	adds	r2, r3, #2
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	629a      	str	r2, [r3, #40]	; 0x28
 8008e5c:	e026      	b.n	8008eac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e62:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8008e64:	2300      	movs	r3, #0
 8008e66:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e70:	d007      	beq.n	8008e82 <UART_Receive_IT+0x74>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	689b      	ldr	r3, [r3, #8]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d10a      	bne.n	8008e90 <UART_Receive_IT+0x82>
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	691b      	ldr	r3, [r3, #16]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d106      	bne.n	8008e90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	b2da      	uxtb	r2, r3
 8008e8a:	697b      	ldr	r3, [r7, #20]
 8008e8c:	701a      	strb	r2, [r3, #0]
 8008e8e:	e008      	b.n	8008ea2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e9c:	b2da      	uxtb	r2, r3
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea6:	1c5a      	adds	r2, r3, #1
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	4619      	mov	r1, r3
 8008eba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d148      	bne.n	8008f52 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0220 	bic.w	r2, r2, #32
 8008ece:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	68da      	ldr	r2, [r3, #12]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ede:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	695a      	ldr	r2, [r3, #20]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f022 0201 	bic.w	r2, r2, #1
 8008eee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2220      	movs	r2, #32
 8008ef4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d123      	bne.n	8008f48 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	68da      	ldr	r2, [r3, #12]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0210 	bic.w	r2, r2, #16
 8008f14:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f003 0310 	and.w	r3, r3, #16
 8008f20:	2b10      	cmp	r3, #16
 8008f22:	d10a      	bne.n	8008f3a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f24:	2300      	movs	r3, #0
 8008f26:	60fb      	str	r3, [r7, #12]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	60fb      	str	r3, [r7, #12]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	60fb      	str	r3, [r7, #12]
 8008f38:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008f3e:	4619      	mov	r1, r3
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7ff fe68 	bl	8008c16 <HAL_UARTEx_RxEventCallback>
 8008f46:	e002      	b.n	8008f4e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f7ff fe52 	bl	8008bf2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	e002      	b.n	8008f58 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8008f52:	2300      	movs	r3, #0
 8008f54:	e000      	b.n	8008f58 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8008f56:	2302      	movs	r3, #2
  }
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	68da      	ldr	r2, [r3, #12]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	430a      	orrs	r2, r1
 8008f7c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	689a      	ldr	r2, [r3, #8]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	431a      	orrs	r2, r3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	68db      	ldr	r3, [r3, #12]
 8008f96:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008f9a:	f023 030c 	bic.w	r3, r3, #12
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	6812      	ldr	r2, [r2, #0]
 8008fa2:	68b9      	ldr	r1, [r7, #8]
 8008fa4:	430b      	orrs	r3, r1
 8008fa6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	695b      	ldr	r3, [r3, #20]
 8008fae:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	699a      	ldr	r2, [r3, #24]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	430a      	orrs	r2, r1
 8008fbc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a2c      	ldr	r2, [pc, #176]	; (8009074 <UART_SetConfig+0x114>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d103      	bne.n	8008fd0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008fc8:	f7fe f800 	bl	8006fcc <HAL_RCC_GetPCLK2Freq>
 8008fcc:	60f8      	str	r0, [r7, #12]
 8008fce:	e002      	b.n	8008fd6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008fd0:	f7fd ffe8 	bl	8006fa4 <HAL_RCC_GetPCLK1Freq>
 8008fd4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	4613      	mov	r3, r2
 8008fda:	009b      	lsls	r3, r3, #2
 8008fdc:	4413      	add	r3, r2
 8008fde:	009a      	lsls	r2, r3, #2
 8008fe0:	441a      	add	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fec:	4a22      	ldr	r2, [pc, #136]	; (8009078 <UART_SetConfig+0x118>)
 8008fee:	fba2 2303 	umull	r2, r3, r2, r3
 8008ff2:	095b      	lsrs	r3, r3, #5
 8008ff4:	0119      	lsls	r1, r3, #4
 8008ff6:	68fa      	ldr	r2, [r7, #12]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4413      	add	r3, r2
 8008ffe:	009a      	lsls	r2, r3, #2
 8009000:	441a      	add	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	009b      	lsls	r3, r3, #2
 8009008:	fbb2 f2f3 	udiv	r2, r2, r3
 800900c:	4b1a      	ldr	r3, [pc, #104]	; (8009078 <UART_SetConfig+0x118>)
 800900e:	fba3 0302 	umull	r0, r3, r3, r2
 8009012:	095b      	lsrs	r3, r3, #5
 8009014:	2064      	movs	r0, #100	; 0x64
 8009016:	fb00 f303 	mul.w	r3, r0, r3
 800901a:	1ad3      	subs	r3, r2, r3
 800901c:	011b      	lsls	r3, r3, #4
 800901e:	3332      	adds	r3, #50	; 0x32
 8009020:	4a15      	ldr	r2, [pc, #84]	; (8009078 <UART_SetConfig+0x118>)
 8009022:	fba2 2303 	umull	r2, r3, r2, r3
 8009026:	095b      	lsrs	r3, r3, #5
 8009028:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800902c:	4419      	add	r1, r3
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	4613      	mov	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	009a      	lsls	r2, r3, #2
 8009038:	441a      	add	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	fbb2 f2f3 	udiv	r2, r2, r3
 8009044:	4b0c      	ldr	r3, [pc, #48]	; (8009078 <UART_SetConfig+0x118>)
 8009046:	fba3 0302 	umull	r0, r3, r3, r2
 800904a:	095b      	lsrs	r3, r3, #5
 800904c:	2064      	movs	r0, #100	; 0x64
 800904e:	fb00 f303 	mul.w	r3, r0, r3
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	011b      	lsls	r3, r3, #4
 8009056:	3332      	adds	r3, #50	; 0x32
 8009058:	4a07      	ldr	r2, [pc, #28]	; (8009078 <UART_SetConfig+0x118>)
 800905a:	fba2 2303 	umull	r2, r3, r2, r3
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	f003 020f 	and.w	r2, r3, #15
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	440a      	add	r2, r1
 800906a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800906c:	bf00      	nop
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}
 8009074:	40013800 	.word	0x40013800
 8009078:	51eb851f 	.word	0x51eb851f

0800907c <__errno>:
 800907c:	4b01      	ldr	r3, [pc, #4]	; (8009084 <__errno+0x8>)
 800907e:	6818      	ldr	r0, [r3, #0]
 8009080:	4770      	bx	lr
 8009082:	bf00      	nop
 8009084:	20000010 	.word	0x20000010

08009088 <__libc_init_array>:
 8009088:	b570      	push	{r4, r5, r6, lr}
 800908a:	2600      	movs	r6, #0
 800908c:	4d0c      	ldr	r5, [pc, #48]	; (80090c0 <__libc_init_array+0x38>)
 800908e:	4c0d      	ldr	r4, [pc, #52]	; (80090c4 <__libc_init_array+0x3c>)
 8009090:	1b64      	subs	r4, r4, r5
 8009092:	10a4      	asrs	r4, r4, #2
 8009094:	42a6      	cmp	r6, r4
 8009096:	d109      	bne.n	80090ac <__libc_init_array+0x24>
 8009098:	f004 fc2a 	bl	800d8f0 <_init>
 800909c:	2600      	movs	r6, #0
 800909e:	4d0a      	ldr	r5, [pc, #40]	; (80090c8 <__libc_init_array+0x40>)
 80090a0:	4c0a      	ldr	r4, [pc, #40]	; (80090cc <__libc_init_array+0x44>)
 80090a2:	1b64      	subs	r4, r4, r5
 80090a4:	10a4      	asrs	r4, r4, #2
 80090a6:	42a6      	cmp	r6, r4
 80090a8:	d105      	bne.n	80090b6 <__libc_init_array+0x2e>
 80090aa:	bd70      	pop	{r4, r5, r6, pc}
 80090ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80090b0:	4798      	blx	r3
 80090b2:	3601      	adds	r6, #1
 80090b4:	e7ee      	b.n	8009094 <__libc_init_array+0xc>
 80090b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80090ba:	4798      	blx	r3
 80090bc:	3601      	adds	r6, #1
 80090be:	e7f2      	b.n	80090a6 <__libc_init_array+0x1e>
 80090c0:	0800df14 	.word	0x0800df14
 80090c4:	0800df14 	.word	0x0800df14
 80090c8:	0800df14 	.word	0x0800df14
 80090cc:	0800df18 	.word	0x0800df18

080090d0 <memcpy>:
 80090d0:	440a      	add	r2, r1
 80090d2:	4291      	cmp	r1, r2
 80090d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80090d8:	d100      	bne.n	80090dc <memcpy+0xc>
 80090da:	4770      	bx	lr
 80090dc:	b510      	push	{r4, lr}
 80090de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090e2:	4291      	cmp	r1, r2
 80090e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090e8:	d1f9      	bne.n	80090de <memcpy+0xe>
 80090ea:	bd10      	pop	{r4, pc}

080090ec <memset>:
 80090ec:	4603      	mov	r3, r0
 80090ee:	4402      	add	r2, r0
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d100      	bne.n	80090f6 <memset+0xa>
 80090f4:	4770      	bx	lr
 80090f6:	f803 1b01 	strb.w	r1, [r3], #1
 80090fa:	e7f9      	b.n	80090f0 <memset+0x4>

080090fc <__cvt>:
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009102:	461f      	mov	r7, r3
 8009104:	bfbb      	ittet	lt
 8009106:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800910a:	461f      	movlt	r7, r3
 800910c:	2300      	movge	r3, #0
 800910e:	232d      	movlt	r3, #45	; 0x2d
 8009110:	b088      	sub	sp, #32
 8009112:	4614      	mov	r4, r2
 8009114:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009116:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009118:	7013      	strb	r3, [r2, #0]
 800911a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800911c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009120:	f023 0820 	bic.w	r8, r3, #32
 8009124:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009128:	d005      	beq.n	8009136 <__cvt+0x3a>
 800912a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800912e:	d100      	bne.n	8009132 <__cvt+0x36>
 8009130:	3501      	adds	r5, #1
 8009132:	2302      	movs	r3, #2
 8009134:	e000      	b.n	8009138 <__cvt+0x3c>
 8009136:	2303      	movs	r3, #3
 8009138:	aa07      	add	r2, sp, #28
 800913a:	9204      	str	r2, [sp, #16]
 800913c:	aa06      	add	r2, sp, #24
 800913e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009142:	e9cd 3500 	strd	r3, r5, [sp]
 8009146:	4622      	mov	r2, r4
 8009148:	463b      	mov	r3, r7
 800914a:	f001 fda1 	bl	800ac90 <_dtoa_r>
 800914e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009152:	4606      	mov	r6, r0
 8009154:	d102      	bne.n	800915c <__cvt+0x60>
 8009156:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009158:	07db      	lsls	r3, r3, #31
 800915a:	d522      	bpl.n	80091a2 <__cvt+0xa6>
 800915c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009160:	eb06 0905 	add.w	r9, r6, r5
 8009164:	d110      	bne.n	8009188 <__cvt+0x8c>
 8009166:	7833      	ldrb	r3, [r6, #0]
 8009168:	2b30      	cmp	r3, #48	; 0x30
 800916a:	d10a      	bne.n	8009182 <__cvt+0x86>
 800916c:	2200      	movs	r2, #0
 800916e:	2300      	movs	r3, #0
 8009170:	4620      	mov	r0, r4
 8009172:	4639      	mov	r1, r7
 8009174:	f7f7 fc84 	bl	8000a80 <__aeabi_dcmpeq>
 8009178:	b918      	cbnz	r0, 8009182 <__cvt+0x86>
 800917a:	f1c5 0501 	rsb	r5, r5, #1
 800917e:	f8ca 5000 	str.w	r5, [sl]
 8009182:	f8da 3000 	ldr.w	r3, [sl]
 8009186:	4499      	add	r9, r3
 8009188:	2200      	movs	r2, #0
 800918a:	2300      	movs	r3, #0
 800918c:	4620      	mov	r0, r4
 800918e:	4639      	mov	r1, r7
 8009190:	f7f7 fc76 	bl	8000a80 <__aeabi_dcmpeq>
 8009194:	b108      	cbz	r0, 800919a <__cvt+0x9e>
 8009196:	f8cd 901c 	str.w	r9, [sp, #28]
 800919a:	2230      	movs	r2, #48	; 0x30
 800919c:	9b07      	ldr	r3, [sp, #28]
 800919e:	454b      	cmp	r3, r9
 80091a0:	d307      	bcc.n	80091b2 <__cvt+0xb6>
 80091a2:	4630      	mov	r0, r6
 80091a4:	9b07      	ldr	r3, [sp, #28]
 80091a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80091a8:	1b9b      	subs	r3, r3, r6
 80091aa:	6013      	str	r3, [r2, #0]
 80091ac:	b008      	add	sp, #32
 80091ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091b2:	1c59      	adds	r1, r3, #1
 80091b4:	9107      	str	r1, [sp, #28]
 80091b6:	701a      	strb	r2, [r3, #0]
 80091b8:	e7f0      	b.n	800919c <__cvt+0xa0>

080091ba <__exponent>:
 80091ba:	4603      	mov	r3, r0
 80091bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091be:	2900      	cmp	r1, #0
 80091c0:	f803 2b02 	strb.w	r2, [r3], #2
 80091c4:	bfb6      	itet	lt
 80091c6:	222d      	movlt	r2, #45	; 0x2d
 80091c8:	222b      	movge	r2, #43	; 0x2b
 80091ca:	4249      	neglt	r1, r1
 80091cc:	2909      	cmp	r1, #9
 80091ce:	7042      	strb	r2, [r0, #1]
 80091d0:	dd2b      	ble.n	800922a <__exponent+0x70>
 80091d2:	f10d 0407 	add.w	r4, sp, #7
 80091d6:	46a4      	mov	ip, r4
 80091d8:	270a      	movs	r7, #10
 80091da:	fb91 f6f7 	sdiv	r6, r1, r7
 80091de:	460a      	mov	r2, r1
 80091e0:	46a6      	mov	lr, r4
 80091e2:	fb07 1516 	mls	r5, r7, r6, r1
 80091e6:	2a63      	cmp	r2, #99	; 0x63
 80091e8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80091ec:	4631      	mov	r1, r6
 80091ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80091f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80091f6:	dcf0      	bgt.n	80091da <__exponent+0x20>
 80091f8:	3130      	adds	r1, #48	; 0x30
 80091fa:	f1ae 0502 	sub.w	r5, lr, #2
 80091fe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009202:	4629      	mov	r1, r5
 8009204:	1c44      	adds	r4, r0, #1
 8009206:	4561      	cmp	r1, ip
 8009208:	d30a      	bcc.n	8009220 <__exponent+0x66>
 800920a:	f10d 0209 	add.w	r2, sp, #9
 800920e:	eba2 020e 	sub.w	r2, r2, lr
 8009212:	4565      	cmp	r5, ip
 8009214:	bf88      	it	hi
 8009216:	2200      	movhi	r2, #0
 8009218:	4413      	add	r3, r2
 800921a:	1a18      	subs	r0, r3, r0
 800921c:	b003      	add	sp, #12
 800921e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009220:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009224:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009228:	e7ed      	b.n	8009206 <__exponent+0x4c>
 800922a:	2330      	movs	r3, #48	; 0x30
 800922c:	3130      	adds	r1, #48	; 0x30
 800922e:	7083      	strb	r3, [r0, #2]
 8009230:	70c1      	strb	r1, [r0, #3]
 8009232:	1d03      	adds	r3, r0, #4
 8009234:	e7f1      	b.n	800921a <__exponent+0x60>
	...

08009238 <_printf_float>:
 8009238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800923c:	b091      	sub	sp, #68	; 0x44
 800923e:	460c      	mov	r4, r1
 8009240:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009244:	4616      	mov	r6, r2
 8009246:	461f      	mov	r7, r3
 8009248:	4605      	mov	r5, r0
 800924a:	f002 fe75 	bl	800bf38 <_localeconv_r>
 800924e:	6803      	ldr	r3, [r0, #0]
 8009250:	4618      	mov	r0, r3
 8009252:	9309      	str	r3, [sp, #36]	; 0x24
 8009254:	f7f6 ffe8 	bl	8000228 <strlen>
 8009258:	2300      	movs	r3, #0
 800925a:	930e      	str	r3, [sp, #56]	; 0x38
 800925c:	f8d8 3000 	ldr.w	r3, [r8]
 8009260:	900a      	str	r0, [sp, #40]	; 0x28
 8009262:	3307      	adds	r3, #7
 8009264:	f023 0307 	bic.w	r3, r3, #7
 8009268:	f103 0208 	add.w	r2, r3, #8
 800926c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009270:	f8d4 b000 	ldr.w	fp, [r4]
 8009274:	f8c8 2000 	str.w	r2, [r8]
 8009278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009280:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8009284:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009288:	930b      	str	r3, [sp, #44]	; 0x2c
 800928a:	f04f 32ff 	mov.w	r2, #4294967295
 800928e:	4640      	mov	r0, r8
 8009290:	4b9c      	ldr	r3, [pc, #624]	; (8009504 <_printf_float+0x2cc>)
 8009292:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009294:	f7f7 fc26 	bl	8000ae4 <__aeabi_dcmpun>
 8009298:	bb70      	cbnz	r0, 80092f8 <_printf_float+0xc0>
 800929a:	f04f 32ff 	mov.w	r2, #4294967295
 800929e:	4640      	mov	r0, r8
 80092a0:	4b98      	ldr	r3, [pc, #608]	; (8009504 <_printf_float+0x2cc>)
 80092a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092a4:	f7f7 fc00 	bl	8000aa8 <__aeabi_dcmple>
 80092a8:	bb30      	cbnz	r0, 80092f8 <_printf_float+0xc0>
 80092aa:	2200      	movs	r2, #0
 80092ac:	2300      	movs	r3, #0
 80092ae:	4640      	mov	r0, r8
 80092b0:	4651      	mov	r1, sl
 80092b2:	f7f7 fbef 	bl	8000a94 <__aeabi_dcmplt>
 80092b6:	b110      	cbz	r0, 80092be <_printf_float+0x86>
 80092b8:	232d      	movs	r3, #45	; 0x2d
 80092ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092be:	4b92      	ldr	r3, [pc, #584]	; (8009508 <_printf_float+0x2d0>)
 80092c0:	4892      	ldr	r0, [pc, #584]	; (800950c <_printf_float+0x2d4>)
 80092c2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80092c6:	bf94      	ite	ls
 80092c8:	4698      	movls	r8, r3
 80092ca:	4680      	movhi	r8, r0
 80092cc:	2303      	movs	r3, #3
 80092ce:	f04f 0a00 	mov.w	sl, #0
 80092d2:	6123      	str	r3, [r4, #16]
 80092d4:	f02b 0304 	bic.w	r3, fp, #4
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	4633      	mov	r3, r6
 80092dc:	4621      	mov	r1, r4
 80092de:	4628      	mov	r0, r5
 80092e0:	9700      	str	r7, [sp, #0]
 80092e2:	aa0f      	add	r2, sp, #60	; 0x3c
 80092e4:	f000 f9d4 	bl	8009690 <_printf_common>
 80092e8:	3001      	adds	r0, #1
 80092ea:	f040 8090 	bne.w	800940e <_printf_float+0x1d6>
 80092ee:	f04f 30ff 	mov.w	r0, #4294967295
 80092f2:	b011      	add	sp, #68	; 0x44
 80092f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092f8:	4642      	mov	r2, r8
 80092fa:	4653      	mov	r3, sl
 80092fc:	4640      	mov	r0, r8
 80092fe:	4651      	mov	r1, sl
 8009300:	f7f7 fbf0 	bl	8000ae4 <__aeabi_dcmpun>
 8009304:	b148      	cbz	r0, 800931a <_printf_float+0xe2>
 8009306:	f1ba 0f00 	cmp.w	sl, #0
 800930a:	bfb8      	it	lt
 800930c:	232d      	movlt	r3, #45	; 0x2d
 800930e:	4880      	ldr	r0, [pc, #512]	; (8009510 <_printf_float+0x2d8>)
 8009310:	bfb8      	it	lt
 8009312:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009316:	4b7f      	ldr	r3, [pc, #508]	; (8009514 <_printf_float+0x2dc>)
 8009318:	e7d3      	b.n	80092c2 <_printf_float+0x8a>
 800931a:	6863      	ldr	r3, [r4, #4]
 800931c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009320:	1c5a      	adds	r2, r3, #1
 8009322:	d142      	bne.n	80093aa <_printf_float+0x172>
 8009324:	2306      	movs	r3, #6
 8009326:	6063      	str	r3, [r4, #4]
 8009328:	2200      	movs	r2, #0
 800932a:	9206      	str	r2, [sp, #24]
 800932c:	aa0e      	add	r2, sp, #56	; 0x38
 800932e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009332:	aa0d      	add	r2, sp, #52	; 0x34
 8009334:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009338:	9203      	str	r2, [sp, #12]
 800933a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800933e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009342:	6023      	str	r3, [r4, #0]
 8009344:	6863      	ldr	r3, [r4, #4]
 8009346:	4642      	mov	r2, r8
 8009348:	9300      	str	r3, [sp, #0]
 800934a:	4628      	mov	r0, r5
 800934c:	4653      	mov	r3, sl
 800934e:	910b      	str	r1, [sp, #44]	; 0x2c
 8009350:	f7ff fed4 	bl	80090fc <__cvt>
 8009354:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009356:	4680      	mov	r8, r0
 8009358:	2947      	cmp	r1, #71	; 0x47
 800935a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800935c:	d108      	bne.n	8009370 <_printf_float+0x138>
 800935e:	1cc8      	adds	r0, r1, #3
 8009360:	db02      	blt.n	8009368 <_printf_float+0x130>
 8009362:	6863      	ldr	r3, [r4, #4]
 8009364:	4299      	cmp	r1, r3
 8009366:	dd40      	ble.n	80093ea <_printf_float+0x1b2>
 8009368:	f1a9 0902 	sub.w	r9, r9, #2
 800936c:	fa5f f989 	uxtb.w	r9, r9
 8009370:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009374:	d81f      	bhi.n	80093b6 <_printf_float+0x17e>
 8009376:	464a      	mov	r2, r9
 8009378:	3901      	subs	r1, #1
 800937a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800937e:	910d      	str	r1, [sp, #52]	; 0x34
 8009380:	f7ff ff1b 	bl	80091ba <__exponent>
 8009384:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009386:	4682      	mov	sl, r0
 8009388:	1813      	adds	r3, r2, r0
 800938a:	2a01      	cmp	r2, #1
 800938c:	6123      	str	r3, [r4, #16]
 800938e:	dc02      	bgt.n	8009396 <_printf_float+0x15e>
 8009390:	6822      	ldr	r2, [r4, #0]
 8009392:	07d2      	lsls	r2, r2, #31
 8009394:	d501      	bpl.n	800939a <_printf_float+0x162>
 8009396:	3301      	adds	r3, #1
 8009398:	6123      	str	r3, [r4, #16]
 800939a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d09b      	beq.n	80092da <_printf_float+0xa2>
 80093a2:	232d      	movs	r3, #45	; 0x2d
 80093a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80093a8:	e797      	b.n	80092da <_printf_float+0xa2>
 80093aa:	2947      	cmp	r1, #71	; 0x47
 80093ac:	d1bc      	bne.n	8009328 <_printf_float+0xf0>
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d1ba      	bne.n	8009328 <_printf_float+0xf0>
 80093b2:	2301      	movs	r3, #1
 80093b4:	e7b7      	b.n	8009326 <_printf_float+0xee>
 80093b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80093ba:	d118      	bne.n	80093ee <_printf_float+0x1b6>
 80093bc:	2900      	cmp	r1, #0
 80093be:	6863      	ldr	r3, [r4, #4]
 80093c0:	dd0b      	ble.n	80093da <_printf_float+0x1a2>
 80093c2:	6121      	str	r1, [r4, #16]
 80093c4:	b913      	cbnz	r3, 80093cc <_printf_float+0x194>
 80093c6:	6822      	ldr	r2, [r4, #0]
 80093c8:	07d0      	lsls	r0, r2, #31
 80093ca:	d502      	bpl.n	80093d2 <_printf_float+0x19a>
 80093cc:	3301      	adds	r3, #1
 80093ce:	440b      	add	r3, r1
 80093d0:	6123      	str	r3, [r4, #16]
 80093d2:	f04f 0a00 	mov.w	sl, #0
 80093d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80093d8:	e7df      	b.n	800939a <_printf_float+0x162>
 80093da:	b913      	cbnz	r3, 80093e2 <_printf_float+0x1aa>
 80093dc:	6822      	ldr	r2, [r4, #0]
 80093de:	07d2      	lsls	r2, r2, #31
 80093e0:	d501      	bpl.n	80093e6 <_printf_float+0x1ae>
 80093e2:	3302      	adds	r3, #2
 80093e4:	e7f4      	b.n	80093d0 <_printf_float+0x198>
 80093e6:	2301      	movs	r3, #1
 80093e8:	e7f2      	b.n	80093d0 <_printf_float+0x198>
 80093ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80093ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093f0:	4299      	cmp	r1, r3
 80093f2:	db05      	blt.n	8009400 <_printf_float+0x1c8>
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	6121      	str	r1, [r4, #16]
 80093f8:	07d8      	lsls	r0, r3, #31
 80093fa:	d5ea      	bpl.n	80093d2 <_printf_float+0x19a>
 80093fc:	1c4b      	adds	r3, r1, #1
 80093fe:	e7e7      	b.n	80093d0 <_printf_float+0x198>
 8009400:	2900      	cmp	r1, #0
 8009402:	bfcc      	ite	gt
 8009404:	2201      	movgt	r2, #1
 8009406:	f1c1 0202 	rsble	r2, r1, #2
 800940a:	4413      	add	r3, r2
 800940c:	e7e0      	b.n	80093d0 <_printf_float+0x198>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	055a      	lsls	r2, r3, #21
 8009412:	d407      	bmi.n	8009424 <_printf_float+0x1ec>
 8009414:	6923      	ldr	r3, [r4, #16]
 8009416:	4642      	mov	r2, r8
 8009418:	4631      	mov	r1, r6
 800941a:	4628      	mov	r0, r5
 800941c:	47b8      	blx	r7
 800941e:	3001      	adds	r0, #1
 8009420:	d12b      	bne.n	800947a <_printf_float+0x242>
 8009422:	e764      	b.n	80092ee <_printf_float+0xb6>
 8009424:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009428:	f240 80dd 	bls.w	80095e6 <_printf_float+0x3ae>
 800942c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009430:	2200      	movs	r2, #0
 8009432:	2300      	movs	r3, #0
 8009434:	f7f7 fb24 	bl	8000a80 <__aeabi_dcmpeq>
 8009438:	2800      	cmp	r0, #0
 800943a:	d033      	beq.n	80094a4 <_printf_float+0x26c>
 800943c:	2301      	movs	r3, #1
 800943e:	4631      	mov	r1, r6
 8009440:	4628      	mov	r0, r5
 8009442:	4a35      	ldr	r2, [pc, #212]	; (8009518 <_printf_float+0x2e0>)
 8009444:	47b8      	blx	r7
 8009446:	3001      	adds	r0, #1
 8009448:	f43f af51 	beq.w	80092ee <_printf_float+0xb6>
 800944c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009450:	429a      	cmp	r2, r3
 8009452:	db02      	blt.n	800945a <_printf_float+0x222>
 8009454:	6823      	ldr	r3, [r4, #0]
 8009456:	07d8      	lsls	r0, r3, #31
 8009458:	d50f      	bpl.n	800947a <_printf_float+0x242>
 800945a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800945e:	4631      	mov	r1, r6
 8009460:	4628      	mov	r0, r5
 8009462:	47b8      	blx	r7
 8009464:	3001      	adds	r0, #1
 8009466:	f43f af42 	beq.w	80092ee <_printf_float+0xb6>
 800946a:	f04f 0800 	mov.w	r8, #0
 800946e:	f104 091a 	add.w	r9, r4, #26
 8009472:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009474:	3b01      	subs	r3, #1
 8009476:	4543      	cmp	r3, r8
 8009478:	dc09      	bgt.n	800948e <_printf_float+0x256>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	079b      	lsls	r3, r3, #30
 800947e:	f100 8102 	bmi.w	8009686 <_printf_float+0x44e>
 8009482:	68e0      	ldr	r0, [r4, #12]
 8009484:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009486:	4298      	cmp	r0, r3
 8009488:	bfb8      	it	lt
 800948a:	4618      	movlt	r0, r3
 800948c:	e731      	b.n	80092f2 <_printf_float+0xba>
 800948e:	2301      	movs	r3, #1
 8009490:	464a      	mov	r2, r9
 8009492:	4631      	mov	r1, r6
 8009494:	4628      	mov	r0, r5
 8009496:	47b8      	blx	r7
 8009498:	3001      	adds	r0, #1
 800949a:	f43f af28 	beq.w	80092ee <_printf_float+0xb6>
 800949e:	f108 0801 	add.w	r8, r8, #1
 80094a2:	e7e6      	b.n	8009472 <_printf_float+0x23a>
 80094a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	dc38      	bgt.n	800951c <_printf_float+0x2e4>
 80094aa:	2301      	movs	r3, #1
 80094ac:	4631      	mov	r1, r6
 80094ae:	4628      	mov	r0, r5
 80094b0:	4a19      	ldr	r2, [pc, #100]	; (8009518 <_printf_float+0x2e0>)
 80094b2:	47b8      	blx	r7
 80094b4:	3001      	adds	r0, #1
 80094b6:	f43f af1a 	beq.w	80092ee <_printf_float+0xb6>
 80094ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80094be:	4313      	orrs	r3, r2
 80094c0:	d102      	bne.n	80094c8 <_printf_float+0x290>
 80094c2:	6823      	ldr	r3, [r4, #0]
 80094c4:	07d9      	lsls	r1, r3, #31
 80094c6:	d5d8      	bpl.n	800947a <_printf_float+0x242>
 80094c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80094cc:	4631      	mov	r1, r6
 80094ce:	4628      	mov	r0, r5
 80094d0:	47b8      	blx	r7
 80094d2:	3001      	adds	r0, #1
 80094d4:	f43f af0b 	beq.w	80092ee <_printf_float+0xb6>
 80094d8:	f04f 0900 	mov.w	r9, #0
 80094dc:	f104 0a1a 	add.w	sl, r4, #26
 80094e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094e2:	425b      	negs	r3, r3
 80094e4:	454b      	cmp	r3, r9
 80094e6:	dc01      	bgt.n	80094ec <_printf_float+0x2b4>
 80094e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094ea:	e794      	b.n	8009416 <_printf_float+0x1de>
 80094ec:	2301      	movs	r3, #1
 80094ee:	4652      	mov	r2, sl
 80094f0:	4631      	mov	r1, r6
 80094f2:	4628      	mov	r0, r5
 80094f4:	47b8      	blx	r7
 80094f6:	3001      	adds	r0, #1
 80094f8:	f43f aef9 	beq.w	80092ee <_printf_float+0xb6>
 80094fc:	f109 0901 	add.w	r9, r9, #1
 8009500:	e7ee      	b.n	80094e0 <_printf_float+0x2a8>
 8009502:	bf00      	nop
 8009504:	7fefffff 	.word	0x7fefffff
 8009508:	0800da60 	.word	0x0800da60
 800950c:	0800da64 	.word	0x0800da64
 8009510:	0800da6c 	.word	0x0800da6c
 8009514:	0800da68 	.word	0x0800da68
 8009518:	0800da70 	.word	0x0800da70
 800951c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800951e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009520:	429a      	cmp	r2, r3
 8009522:	bfa8      	it	ge
 8009524:	461a      	movge	r2, r3
 8009526:	2a00      	cmp	r2, #0
 8009528:	4691      	mov	r9, r2
 800952a:	dc37      	bgt.n	800959c <_printf_float+0x364>
 800952c:	f04f 0b00 	mov.w	fp, #0
 8009530:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009534:	f104 021a 	add.w	r2, r4, #26
 8009538:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800953c:	ebaa 0309 	sub.w	r3, sl, r9
 8009540:	455b      	cmp	r3, fp
 8009542:	dc33      	bgt.n	80095ac <_printf_float+0x374>
 8009544:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009548:	429a      	cmp	r2, r3
 800954a:	db3b      	blt.n	80095c4 <_printf_float+0x38c>
 800954c:	6823      	ldr	r3, [r4, #0]
 800954e:	07da      	lsls	r2, r3, #31
 8009550:	d438      	bmi.n	80095c4 <_printf_float+0x38c>
 8009552:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009554:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009556:	eba2 030a 	sub.w	r3, r2, sl
 800955a:	eba2 0901 	sub.w	r9, r2, r1
 800955e:	4599      	cmp	r9, r3
 8009560:	bfa8      	it	ge
 8009562:	4699      	movge	r9, r3
 8009564:	f1b9 0f00 	cmp.w	r9, #0
 8009568:	dc34      	bgt.n	80095d4 <_printf_float+0x39c>
 800956a:	f04f 0800 	mov.w	r8, #0
 800956e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009572:	f104 0a1a 	add.w	sl, r4, #26
 8009576:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800957a:	1a9b      	subs	r3, r3, r2
 800957c:	eba3 0309 	sub.w	r3, r3, r9
 8009580:	4543      	cmp	r3, r8
 8009582:	f77f af7a 	ble.w	800947a <_printf_float+0x242>
 8009586:	2301      	movs	r3, #1
 8009588:	4652      	mov	r2, sl
 800958a:	4631      	mov	r1, r6
 800958c:	4628      	mov	r0, r5
 800958e:	47b8      	blx	r7
 8009590:	3001      	adds	r0, #1
 8009592:	f43f aeac 	beq.w	80092ee <_printf_float+0xb6>
 8009596:	f108 0801 	add.w	r8, r8, #1
 800959a:	e7ec      	b.n	8009576 <_printf_float+0x33e>
 800959c:	4613      	mov	r3, r2
 800959e:	4631      	mov	r1, r6
 80095a0:	4642      	mov	r2, r8
 80095a2:	4628      	mov	r0, r5
 80095a4:	47b8      	blx	r7
 80095a6:	3001      	adds	r0, #1
 80095a8:	d1c0      	bne.n	800952c <_printf_float+0x2f4>
 80095aa:	e6a0      	b.n	80092ee <_printf_float+0xb6>
 80095ac:	2301      	movs	r3, #1
 80095ae:	4631      	mov	r1, r6
 80095b0:	4628      	mov	r0, r5
 80095b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80095b4:	47b8      	blx	r7
 80095b6:	3001      	adds	r0, #1
 80095b8:	f43f ae99 	beq.w	80092ee <_printf_float+0xb6>
 80095bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80095be:	f10b 0b01 	add.w	fp, fp, #1
 80095c2:	e7b9      	b.n	8009538 <_printf_float+0x300>
 80095c4:	4631      	mov	r1, r6
 80095c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80095ca:	4628      	mov	r0, r5
 80095cc:	47b8      	blx	r7
 80095ce:	3001      	adds	r0, #1
 80095d0:	d1bf      	bne.n	8009552 <_printf_float+0x31a>
 80095d2:	e68c      	b.n	80092ee <_printf_float+0xb6>
 80095d4:	464b      	mov	r3, r9
 80095d6:	4631      	mov	r1, r6
 80095d8:	4628      	mov	r0, r5
 80095da:	eb08 020a 	add.w	r2, r8, sl
 80095de:	47b8      	blx	r7
 80095e0:	3001      	adds	r0, #1
 80095e2:	d1c2      	bne.n	800956a <_printf_float+0x332>
 80095e4:	e683      	b.n	80092ee <_printf_float+0xb6>
 80095e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095e8:	2a01      	cmp	r2, #1
 80095ea:	dc01      	bgt.n	80095f0 <_printf_float+0x3b8>
 80095ec:	07db      	lsls	r3, r3, #31
 80095ee:	d537      	bpl.n	8009660 <_printf_float+0x428>
 80095f0:	2301      	movs	r3, #1
 80095f2:	4642      	mov	r2, r8
 80095f4:	4631      	mov	r1, r6
 80095f6:	4628      	mov	r0, r5
 80095f8:	47b8      	blx	r7
 80095fa:	3001      	adds	r0, #1
 80095fc:	f43f ae77 	beq.w	80092ee <_printf_float+0xb6>
 8009600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009604:	4631      	mov	r1, r6
 8009606:	4628      	mov	r0, r5
 8009608:	47b8      	blx	r7
 800960a:	3001      	adds	r0, #1
 800960c:	f43f ae6f 	beq.w	80092ee <_printf_float+0xb6>
 8009610:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009614:	2200      	movs	r2, #0
 8009616:	2300      	movs	r3, #0
 8009618:	f7f7 fa32 	bl	8000a80 <__aeabi_dcmpeq>
 800961c:	b9d8      	cbnz	r0, 8009656 <_printf_float+0x41e>
 800961e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009620:	f108 0201 	add.w	r2, r8, #1
 8009624:	3b01      	subs	r3, #1
 8009626:	4631      	mov	r1, r6
 8009628:	4628      	mov	r0, r5
 800962a:	47b8      	blx	r7
 800962c:	3001      	adds	r0, #1
 800962e:	d10e      	bne.n	800964e <_printf_float+0x416>
 8009630:	e65d      	b.n	80092ee <_printf_float+0xb6>
 8009632:	2301      	movs	r3, #1
 8009634:	464a      	mov	r2, r9
 8009636:	4631      	mov	r1, r6
 8009638:	4628      	mov	r0, r5
 800963a:	47b8      	blx	r7
 800963c:	3001      	adds	r0, #1
 800963e:	f43f ae56 	beq.w	80092ee <_printf_float+0xb6>
 8009642:	f108 0801 	add.w	r8, r8, #1
 8009646:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009648:	3b01      	subs	r3, #1
 800964a:	4543      	cmp	r3, r8
 800964c:	dcf1      	bgt.n	8009632 <_printf_float+0x3fa>
 800964e:	4653      	mov	r3, sl
 8009650:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009654:	e6e0      	b.n	8009418 <_printf_float+0x1e0>
 8009656:	f04f 0800 	mov.w	r8, #0
 800965a:	f104 091a 	add.w	r9, r4, #26
 800965e:	e7f2      	b.n	8009646 <_printf_float+0x40e>
 8009660:	2301      	movs	r3, #1
 8009662:	4642      	mov	r2, r8
 8009664:	e7df      	b.n	8009626 <_printf_float+0x3ee>
 8009666:	2301      	movs	r3, #1
 8009668:	464a      	mov	r2, r9
 800966a:	4631      	mov	r1, r6
 800966c:	4628      	mov	r0, r5
 800966e:	47b8      	blx	r7
 8009670:	3001      	adds	r0, #1
 8009672:	f43f ae3c 	beq.w	80092ee <_printf_float+0xb6>
 8009676:	f108 0801 	add.w	r8, r8, #1
 800967a:	68e3      	ldr	r3, [r4, #12]
 800967c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800967e:	1a5b      	subs	r3, r3, r1
 8009680:	4543      	cmp	r3, r8
 8009682:	dcf0      	bgt.n	8009666 <_printf_float+0x42e>
 8009684:	e6fd      	b.n	8009482 <_printf_float+0x24a>
 8009686:	f04f 0800 	mov.w	r8, #0
 800968a:	f104 0919 	add.w	r9, r4, #25
 800968e:	e7f4      	b.n	800967a <_printf_float+0x442>

08009690 <_printf_common>:
 8009690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009694:	4616      	mov	r6, r2
 8009696:	4699      	mov	r9, r3
 8009698:	688a      	ldr	r2, [r1, #8]
 800969a:	690b      	ldr	r3, [r1, #16]
 800969c:	4607      	mov	r7, r0
 800969e:	4293      	cmp	r3, r2
 80096a0:	bfb8      	it	lt
 80096a2:	4613      	movlt	r3, r2
 80096a4:	6033      	str	r3, [r6, #0]
 80096a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80096aa:	460c      	mov	r4, r1
 80096ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80096b0:	b10a      	cbz	r2, 80096b6 <_printf_common+0x26>
 80096b2:	3301      	adds	r3, #1
 80096b4:	6033      	str	r3, [r6, #0]
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	0699      	lsls	r1, r3, #26
 80096ba:	bf42      	ittt	mi
 80096bc:	6833      	ldrmi	r3, [r6, #0]
 80096be:	3302      	addmi	r3, #2
 80096c0:	6033      	strmi	r3, [r6, #0]
 80096c2:	6825      	ldr	r5, [r4, #0]
 80096c4:	f015 0506 	ands.w	r5, r5, #6
 80096c8:	d106      	bne.n	80096d8 <_printf_common+0x48>
 80096ca:	f104 0a19 	add.w	sl, r4, #25
 80096ce:	68e3      	ldr	r3, [r4, #12]
 80096d0:	6832      	ldr	r2, [r6, #0]
 80096d2:	1a9b      	subs	r3, r3, r2
 80096d4:	42ab      	cmp	r3, r5
 80096d6:	dc28      	bgt.n	800972a <_printf_common+0x9a>
 80096d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80096dc:	1e13      	subs	r3, r2, #0
 80096de:	6822      	ldr	r2, [r4, #0]
 80096e0:	bf18      	it	ne
 80096e2:	2301      	movne	r3, #1
 80096e4:	0692      	lsls	r2, r2, #26
 80096e6:	d42d      	bmi.n	8009744 <_printf_common+0xb4>
 80096e8:	4649      	mov	r1, r9
 80096ea:	4638      	mov	r0, r7
 80096ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80096f0:	47c0      	blx	r8
 80096f2:	3001      	adds	r0, #1
 80096f4:	d020      	beq.n	8009738 <_printf_common+0xa8>
 80096f6:	6823      	ldr	r3, [r4, #0]
 80096f8:	68e5      	ldr	r5, [r4, #12]
 80096fa:	f003 0306 	and.w	r3, r3, #6
 80096fe:	2b04      	cmp	r3, #4
 8009700:	bf18      	it	ne
 8009702:	2500      	movne	r5, #0
 8009704:	6832      	ldr	r2, [r6, #0]
 8009706:	f04f 0600 	mov.w	r6, #0
 800970a:	68a3      	ldr	r3, [r4, #8]
 800970c:	bf08      	it	eq
 800970e:	1aad      	subeq	r5, r5, r2
 8009710:	6922      	ldr	r2, [r4, #16]
 8009712:	bf08      	it	eq
 8009714:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009718:	4293      	cmp	r3, r2
 800971a:	bfc4      	itt	gt
 800971c:	1a9b      	subgt	r3, r3, r2
 800971e:	18ed      	addgt	r5, r5, r3
 8009720:	341a      	adds	r4, #26
 8009722:	42b5      	cmp	r5, r6
 8009724:	d11a      	bne.n	800975c <_printf_common+0xcc>
 8009726:	2000      	movs	r0, #0
 8009728:	e008      	b.n	800973c <_printf_common+0xac>
 800972a:	2301      	movs	r3, #1
 800972c:	4652      	mov	r2, sl
 800972e:	4649      	mov	r1, r9
 8009730:	4638      	mov	r0, r7
 8009732:	47c0      	blx	r8
 8009734:	3001      	adds	r0, #1
 8009736:	d103      	bne.n	8009740 <_printf_common+0xb0>
 8009738:	f04f 30ff 	mov.w	r0, #4294967295
 800973c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009740:	3501      	adds	r5, #1
 8009742:	e7c4      	b.n	80096ce <_printf_common+0x3e>
 8009744:	2030      	movs	r0, #48	; 0x30
 8009746:	18e1      	adds	r1, r4, r3
 8009748:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800974c:	1c5a      	adds	r2, r3, #1
 800974e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009752:	4422      	add	r2, r4
 8009754:	3302      	adds	r3, #2
 8009756:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800975a:	e7c5      	b.n	80096e8 <_printf_common+0x58>
 800975c:	2301      	movs	r3, #1
 800975e:	4622      	mov	r2, r4
 8009760:	4649      	mov	r1, r9
 8009762:	4638      	mov	r0, r7
 8009764:	47c0      	blx	r8
 8009766:	3001      	adds	r0, #1
 8009768:	d0e6      	beq.n	8009738 <_printf_common+0xa8>
 800976a:	3601      	adds	r6, #1
 800976c:	e7d9      	b.n	8009722 <_printf_common+0x92>
	...

08009770 <_printf_i>:
 8009770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009774:	460c      	mov	r4, r1
 8009776:	7e27      	ldrb	r7, [r4, #24]
 8009778:	4691      	mov	r9, r2
 800977a:	2f78      	cmp	r7, #120	; 0x78
 800977c:	4680      	mov	r8, r0
 800977e:	469a      	mov	sl, r3
 8009780:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009782:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009786:	d807      	bhi.n	8009798 <_printf_i+0x28>
 8009788:	2f62      	cmp	r7, #98	; 0x62
 800978a:	d80a      	bhi.n	80097a2 <_printf_i+0x32>
 800978c:	2f00      	cmp	r7, #0
 800978e:	f000 80d9 	beq.w	8009944 <_printf_i+0x1d4>
 8009792:	2f58      	cmp	r7, #88	; 0x58
 8009794:	f000 80a4 	beq.w	80098e0 <_printf_i+0x170>
 8009798:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800979c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80097a0:	e03a      	b.n	8009818 <_printf_i+0xa8>
 80097a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80097a6:	2b15      	cmp	r3, #21
 80097a8:	d8f6      	bhi.n	8009798 <_printf_i+0x28>
 80097aa:	a001      	add	r0, pc, #4	; (adr r0, 80097b0 <_printf_i+0x40>)
 80097ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80097b0:	08009809 	.word	0x08009809
 80097b4:	0800981d 	.word	0x0800981d
 80097b8:	08009799 	.word	0x08009799
 80097bc:	08009799 	.word	0x08009799
 80097c0:	08009799 	.word	0x08009799
 80097c4:	08009799 	.word	0x08009799
 80097c8:	0800981d 	.word	0x0800981d
 80097cc:	08009799 	.word	0x08009799
 80097d0:	08009799 	.word	0x08009799
 80097d4:	08009799 	.word	0x08009799
 80097d8:	08009799 	.word	0x08009799
 80097dc:	0800992b 	.word	0x0800992b
 80097e0:	0800984d 	.word	0x0800984d
 80097e4:	0800990d 	.word	0x0800990d
 80097e8:	08009799 	.word	0x08009799
 80097ec:	08009799 	.word	0x08009799
 80097f0:	0800994d 	.word	0x0800994d
 80097f4:	08009799 	.word	0x08009799
 80097f8:	0800984d 	.word	0x0800984d
 80097fc:	08009799 	.word	0x08009799
 8009800:	08009799 	.word	0x08009799
 8009804:	08009915 	.word	0x08009915
 8009808:	680b      	ldr	r3, [r1, #0]
 800980a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800980e:	1d1a      	adds	r2, r3, #4
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	600a      	str	r2, [r1, #0]
 8009814:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009818:	2301      	movs	r3, #1
 800981a:	e0a4      	b.n	8009966 <_printf_i+0x1f6>
 800981c:	6825      	ldr	r5, [r4, #0]
 800981e:	6808      	ldr	r0, [r1, #0]
 8009820:	062e      	lsls	r6, r5, #24
 8009822:	f100 0304 	add.w	r3, r0, #4
 8009826:	d50a      	bpl.n	800983e <_printf_i+0xce>
 8009828:	6805      	ldr	r5, [r0, #0]
 800982a:	600b      	str	r3, [r1, #0]
 800982c:	2d00      	cmp	r5, #0
 800982e:	da03      	bge.n	8009838 <_printf_i+0xc8>
 8009830:	232d      	movs	r3, #45	; 0x2d
 8009832:	426d      	negs	r5, r5
 8009834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009838:	230a      	movs	r3, #10
 800983a:	485e      	ldr	r0, [pc, #376]	; (80099b4 <_printf_i+0x244>)
 800983c:	e019      	b.n	8009872 <_printf_i+0x102>
 800983e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009842:	6805      	ldr	r5, [r0, #0]
 8009844:	600b      	str	r3, [r1, #0]
 8009846:	bf18      	it	ne
 8009848:	b22d      	sxthne	r5, r5
 800984a:	e7ef      	b.n	800982c <_printf_i+0xbc>
 800984c:	680b      	ldr	r3, [r1, #0]
 800984e:	6825      	ldr	r5, [r4, #0]
 8009850:	1d18      	adds	r0, r3, #4
 8009852:	6008      	str	r0, [r1, #0]
 8009854:	0628      	lsls	r0, r5, #24
 8009856:	d501      	bpl.n	800985c <_printf_i+0xec>
 8009858:	681d      	ldr	r5, [r3, #0]
 800985a:	e002      	b.n	8009862 <_printf_i+0xf2>
 800985c:	0669      	lsls	r1, r5, #25
 800985e:	d5fb      	bpl.n	8009858 <_printf_i+0xe8>
 8009860:	881d      	ldrh	r5, [r3, #0]
 8009862:	2f6f      	cmp	r7, #111	; 0x6f
 8009864:	bf0c      	ite	eq
 8009866:	2308      	moveq	r3, #8
 8009868:	230a      	movne	r3, #10
 800986a:	4852      	ldr	r0, [pc, #328]	; (80099b4 <_printf_i+0x244>)
 800986c:	2100      	movs	r1, #0
 800986e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009872:	6866      	ldr	r6, [r4, #4]
 8009874:	2e00      	cmp	r6, #0
 8009876:	bfa8      	it	ge
 8009878:	6821      	ldrge	r1, [r4, #0]
 800987a:	60a6      	str	r6, [r4, #8]
 800987c:	bfa4      	itt	ge
 800987e:	f021 0104 	bicge.w	r1, r1, #4
 8009882:	6021      	strge	r1, [r4, #0]
 8009884:	b90d      	cbnz	r5, 800988a <_printf_i+0x11a>
 8009886:	2e00      	cmp	r6, #0
 8009888:	d04d      	beq.n	8009926 <_printf_i+0x1b6>
 800988a:	4616      	mov	r6, r2
 800988c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009890:	fb03 5711 	mls	r7, r3, r1, r5
 8009894:	5dc7      	ldrb	r7, [r0, r7]
 8009896:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800989a:	462f      	mov	r7, r5
 800989c:	42bb      	cmp	r3, r7
 800989e:	460d      	mov	r5, r1
 80098a0:	d9f4      	bls.n	800988c <_printf_i+0x11c>
 80098a2:	2b08      	cmp	r3, #8
 80098a4:	d10b      	bne.n	80098be <_printf_i+0x14e>
 80098a6:	6823      	ldr	r3, [r4, #0]
 80098a8:	07df      	lsls	r7, r3, #31
 80098aa:	d508      	bpl.n	80098be <_printf_i+0x14e>
 80098ac:	6923      	ldr	r3, [r4, #16]
 80098ae:	6861      	ldr	r1, [r4, #4]
 80098b0:	4299      	cmp	r1, r3
 80098b2:	bfde      	ittt	le
 80098b4:	2330      	movle	r3, #48	; 0x30
 80098b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80098ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80098be:	1b92      	subs	r2, r2, r6
 80098c0:	6122      	str	r2, [r4, #16]
 80098c2:	464b      	mov	r3, r9
 80098c4:	4621      	mov	r1, r4
 80098c6:	4640      	mov	r0, r8
 80098c8:	f8cd a000 	str.w	sl, [sp]
 80098cc:	aa03      	add	r2, sp, #12
 80098ce:	f7ff fedf 	bl	8009690 <_printf_common>
 80098d2:	3001      	adds	r0, #1
 80098d4:	d14c      	bne.n	8009970 <_printf_i+0x200>
 80098d6:	f04f 30ff 	mov.w	r0, #4294967295
 80098da:	b004      	add	sp, #16
 80098dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e0:	4834      	ldr	r0, [pc, #208]	; (80099b4 <_printf_i+0x244>)
 80098e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80098e6:	680e      	ldr	r6, [r1, #0]
 80098e8:	6823      	ldr	r3, [r4, #0]
 80098ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80098ee:	061f      	lsls	r7, r3, #24
 80098f0:	600e      	str	r6, [r1, #0]
 80098f2:	d514      	bpl.n	800991e <_printf_i+0x1ae>
 80098f4:	07d9      	lsls	r1, r3, #31
 80098f6:	bf44      	itt	mi
 80098f8:	f043 0320 	orrmi.w	r3, r3, #32
 80098fc:	6023      	strmi	r3, [r4, #0]
 80098fe:	b91d      	cbnz	r5, 8009908 <_printf_i+0x198>
 8009900:	6823      	ldr	r3, [r4, #0]
 8009902:	f023 0320 	bic.w	r3, r3, #32
 8009906:	6023      	str	r3, [r4, #0]
 8009908:	2310      	movs	r3, #16
 800990a:	e7af      	b.n	800986c <_printf_i+0xfc>
 800990c:	6823      	ldr	r3, [r4, #0]
 800990e:	f043 0320 	orr.w	r3, r3, #32
 8009912:	6023      	str	r3, [r4, #0]
 8009914:	2378      	movs	r3, #120	; 0x78
 8009916:	4828      	ldr	r0, [pc, #160]	; (80099b8 <_printf_i+0x248>)
 8009918:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800991c:	e7e3      	b.n	80098e6 <_printf_i+0x176>
 800991e:	065e      	lsls	r6, r3, #25
 8009920:	bf48      	it	mi
 8009922:	b2ad      	uxthmi	r5, r5
 8009924:	e7e6      	b.n	80098f4 <_printf_i+0x184>
 8009926:	4616      	mov	r6, r2
 8009928:	e7bb      	b.n	80098a2 <_printf_i+0x132>
 800992a:	680b      	ldr	r3, [r1, #0]
 800992c:	6826      	ldr	r6, [r4, #0]
 800992e:	1d1d      	adds	r5, r3, #4
 8009930:	6960      	ldr	r0, [r4, #20]
 8009932:	600d      	str	r5, [r1, #0]
 8009934:	0635      	lsls	r5, r6, #24
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	d501      	bpl.n	800993e <_printf_i+0x1ce>
 800993a:	6018      	str	r0, [r3, #0]
 800993c:	e002      	b.n	8009944 <_printf_i+0x1d4>
 800993e:	0671      	lsls	r1, r6, #25
 8009940:	d5fb      	bpl.n	800993a <_printf_i+0x1ca>
 8009942:	8018      	strh	r0, [r3, #0]
 8009944:	2300      	movs	r3, #0
 8009946:	4616      	mov	r6, r2
 8009948:	6123      	str	r3, [r4, #16]
 800994a:	e7ba      	b.n	80098c2 <_printf_i+0x152>
 800994c:	680b      	ldr	r3, [r1, #0]
 800994e:	1d1a      	adds	r2, r3, #4
 8009950:	600a      	str	r2, [r1, #0]
 8009952:	681e      	ldr	r6, [r3, #0]
 8009954:	2100      	movs	r1, #0
 8009956:	4630      	mov	r0, r6
 8009958:	6862      	ldr	r2, [r4, #4]
 800995a:	f002 fb0b 	bl	800bf74 <memchr>
 800995e:	b108      	cbz	r0, 8009964 <_printf_i+0x1f4>
 8009960:	1b80      	subs	r0, r0, r6
 8009962:	6060      	str	r0, [r4, #4]
 8009964:	6863      	ldr	r3, [r4, #4]
 8009966:	6123      	str	r3, [r4, #16]
 8009968:	2300      	movs	r3, #0
 800996a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800996e:	e7a8      	b.n	80098c2 <_printf_i+0x152>
 8009970:	4632      	mov	r2, r6
 8009972:	4649      	mov	r1, r9
 8009974:	4640      	mov	r0, r8
 8009976:	6923      	ldr	r3, [r4, #16]
 8009978:	47d0      	blx	sl
 800997a:	3001      	adds	r0, #1
 800997c:	d0ab      	beq.n	80098d6 <_printf_i+0x166>
 800997e:	6823      	ldr	r3, [r4, #0]
 8009980:	079b      	lsls	r3, r3, #30
 8009982:	d413      	bmi.n	80099ac <_printf_i+0x23c>
 8009984:	68e0      	ldr	r0, [r4, #12]
 8009986:	9b03      	ldr	r3, [sp, #12]
 8009988:	4298      	cmp	r0, r3
 800998a:	bfb8      	it	lt
 800998c:	4618      	movlt	r0, r3
 800998e:	e7a4      	b.n	80098da <_printf_i+0x16a>
 8009990:	2301      	movs	r3, #1
 8009992:	4632      	mov	r2, r6
 8009994:	4649      	mov	r1, r9
 8009996:	4640      	mov	r0, r8
 8009998:	47d0      	blx	sl
 800999a:	3001      	adds	r0, #1
 800999c:	d09b      	beq.n	80098d6 <_printf_i+0x166>
 800999e:	3501      	adds	r5, #1
 80099a0:	68e3      	ldr	r3, [r4, #12]
 80099a2:	9903      	ldr	r1, [sp, #12]
 80099a4:	1a5b      	subs	r3, r3, r1
 80099a6:	42ab      	cmp	r3, r5
 80099a8:	dcf2      	bgt.n	8009990 <_printf_i+0x220>
 80099aa:	e7eb      	b.n	8009984 <_printf_i+0x214>
 80099ac:	2500      	movs	r5, #0
 80099ae:	f104 0619 	add.w	r6, r4, #25
 80099b2:	e7f5      	b.n	80099a0 <_printf_i+0x230>
 80099b4:	0800da72 	.word	0x0800da72
 80099b8:	0800da83 	.word	0x0800da83

080099bc <_scanf_float>:
 80099bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099c0:	b087      	sub	sp, #28
 80099c2:	9303      	str	r3, [sp, #12]
 80099c4:	688b      	ldr	r3, [r1, #8]
 80099c6:	4617      	mov	r7, r2
 80099c8:	1e5a      	subs	r2, r3, #1
 80099ca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80099ce:	bf85      	ittet	hi
 80099d0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80099d4:	195b      	addhi	r3, r3, r5
 80099d6:	2300      	movls	r3, #0
 80099d8:	9302      	strhi	r3, [sp, #8]
 80099da:	bf88      	it	hi
 80099dc:	f240 135d 	movwhi	r3, #349	; 0x15d
 80099e0:	468b      	mov	fp, r1
 80099e2:	f04f 0500 	mov.w	r5, #0
 80099e6:	bf8c      	ite	hi
 80099e8:	608b      	strhi	r3, [r1, #8]
 80099ea:	9302      	strls	r3, [sp, #8]
 80099ec:	680b      	ldr	r3, [r1, #0]
 80099ee:	4680      	mov	r8, r0
 80099f0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80099f4:	f84b 3b1c 	str.w	r3, [fp], #28
 80099f8:	460c      	mov	r4, r1
 80099fa:	465e      	mov	r6, fp
 80099fc:	46aa      	mov	sl, r5
 80099fe:	46a9      	mov	r9, r5
 8009a00:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009a04:	9501      	str	r5, [sp, #4]
 8009a06:	68a2      	ldr	r2, [r4, #8]
 8009a08:	b152      	cbz	r2, 8009a20 <_scanf_float+0x64>
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	2b4e      	cmp	r3, #78	; 0x4e
 8009a10:	d864      	bhi.n	8009adc <_scanf_float+0x120>
 8009a12:	2b40      	cmp	r3, #64	; 0x40
 8009a14:	d83c      	bhi.n	8009a90 <_scanf_float+0xd4>
 8009a16:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009a1a:	b2c8      	uxtb	r0, r1
 8009a1c:	280e      	cmp	r0, #14
 8009a1e:	d93a      	bls.n	8009a96 <_scanf_float+0xda>
 8009a20:	f1b9 0f00 	cmp.w	r9, #0
 8009a24:	d003      	beq.n	8009a2e <_scanf_float+0x72>
 8009a26:	6823      	ldr	r3, [r4, #0]
 8009a28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a2c:	6023      	str	r3, [r4, #0]
 8009a2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009a32:	f1ba 0f01 	cmp.w	sl, #1
 8009a36:	f200 8113 	bhi.w	8009c60 <_scanf_float+0x2a4>
 8009a3a:	455e      	cmp	r6, fp
 8009a3c:	f200 8105 	bhi.w	8009c4a <_scanf_float+0x28e>
 8009a40:	2501      	movs	r5, #1
 8009a42:	4628      	mov	r0, r5
 8009a44:	b007      	add	sp, #28
 8009a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a4a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009a4e:	2a0d      	cmp	r2, #13
 8009a50:	d8e6      	bhi.n	8009a20 <_scanf_float+0x64>
 8009a52:	a101      	add	r1, pc, #4	; (adr r1, 8009a58 <_scanf_float+0x9c>)
 8009a54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009a58:	08009b97 	.word	0x08009b97
 8009a5c:	08009a21 	.word	0x08009a21
 8009a60:	08009a21 	.word	0x08009a21
 8009a64:	08009a21 	.word	0x08009a21
 8009a68:	08009bf7 	.word	0x08009bf7
 8009a6c:	08009bcf 	.word	0x08009bcf
 8009a70:	08009a21 	.word	0x08009a21
 8009a74:	08009a21 	.word	0x08009a21
 8009a78:	08009ba5 	.word	0x08009ba5
 8009a7c:	08009a21 	.word	0x08009a21
 8009a80:	08009a21 	.word	0x08009a21
 8009a84:	08009a21 	.word	0x08009a21
 8009a88:	08009a21 	.word	0x08009a21
 8009a8c:	08009b5d 	.word	0x08009b5d
 8009a90:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009a94:	e7db      	b.n	8009a4e <_scanf_float+0x92>
 8009a96:	290e      	cmp	r1, #14
 8009a98:	d8c2      	bhi.n	8009a20 <_scanf_float+0x64>
 8009a9a:	a001      	add	r0, pc, #4	; (adr r0, 8009aa0 <_scanf_float+0xe4>)
 8009a9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009aa0:	08009b4f 	.word	0x08009b4f
 8009aa4:	08009a21 	.word	0x08009a21
 8009aa8:	08009b4f 	.word	0x08009b4f
 8009aac:	08009be3 	.word	0x08009be3
 8009ab0:	08009a21 	.word	0x08009a21
 8009ab4:	08009afd 	.word	0x08009afd
 8009ab8:	08009b39 	.word	0x08009b39
 8009abc:	08009b39 	.word	0x08009b39
 8009ac0:	08009b39 	.word	0x08009b39
 8009ac4:	08009b39 	.word	0x08009b39
 8009ac8:	08009b39 	.word	0x08009b39
 8009acc:	08009b39 	.word	0x08009b39
 8009ad0:	08009b39 	.word	0x08009b39
 8009ad4:	08009b39 	.word	0x08009b39
 8009ad8:	08009b39 	.word	0x08009b39
 8009adc:	2b6e      	cmp	r3, #110	; 0x6e
 8009ade:	d809      	bhi.n	8009af4 <_scanf_float+0x138>
 8009ae0:	2b60      	cmp	r3, #96	; 0x60
 8009ae2:	d8b2      	bhi.n	8009a4a <_scanf_float+0x8e>
 8009ae4:	2b54      	cmp	r3, #84	; 0x54
 8009ae6:	d077      	beq.n	8009bd8 <_scanf_float+0x21c>
 8009ae8:	2b59      	cmp	r3, #89	; 0x59
 8009aea:	d199      	bne.n	8009a20 <_scanf_float+0x64>
 8009aec:	2d07      	cmp	r5, #7
 8009aee:	d197      	bne.n	8009a20 <_scanf_float+0x64>
 8009af0:	2508      	movs	r5, #8
 8009af2:	e029      	b.n	8009b48 <_scanf_float+0x18c>
 8009af4:	2b74      	cmp	r3, #116	; 0x74
 8009af6:	d06f      	beq.n	8009bd8 <_scanf_float+0x21c>
 8009af8:	2b79      	cmp	r3, #121	; 0x79
 8009afa:	e7f6      	b.n	8009aea <_scanf_float+0x12e>
 8009afc:	6821      	ldr	r1, [r4, #0]
 8009afe:	05c8      	lsls	r0, r1, #23
 8009b00:	d51a      	bpl.n	8009b38 <_scanf_float+0x17c>
 8009b02:	9b02      	ldr	r3, [sp, #8]
 8009b04:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009b08:	6021      	str	r1, [r4, #0]
 8009b0a:	f109 0901 	add.w	r9, r9, #1
 8009b0e:	b11b      	cbz	r3, 8009b18 <_scanf_float+0x15c>
 8009b10:	3b01      	subs	r3, #1
 8009b12:	3201      	adds	r2, #1
 8009b14:	9302      	str	r3, [sp, #8]
 8009b16:	60a2      	str	r2, [r4, #8]
 8009b18:	68a3      	ldr	r3, [r4, #8]
 8009b1a:	3b01      	subs	r3, #1
 8009b1c:	60a3      	str	r3, [r4, #8]
 8009b1e:	6923      	ldr	r3, [r4, #16]
 8009b20:	3301      	adds	r3, #1
 8009b22:	6123      	str	r3, [r4, #16]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	3b01      	subs	r3, #1
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	607b      	str	r3, [r7, #4]
 8009b2c:	f340 8084 	ble.w	8009c38 <_scanf_float+0x27c>
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	3301      	adds	r3, #1
 8009b34:	603b      	str	r3, [r7, #0]
 8009b36:	e766      	b.n	8009a06 <_scanf_float+0x4a>
 8009b38:	eb1a 0f05 	cmn.w	sl, r5
 8009b3c:	f47f af70 	bne.w	8009a20 <_scanf_float+0x64>
 8009b40:	6822      	ldr	r2, [r4, #0]
 8009b42:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009b46:	6022      	str	r2, [r4, #0]
 8009b48:	f806 3b01 	strb.w	r3, [r6], #1
 8009b4c:	e7e4      	b.n	8009b18 <_scanf_float+0x15c>
 8009b4e:	6822      	ldr	r2, [r4, #0]
 8009b50:	0610      	lsls	r0, r2, #24
 8009b52:	f57f af65 	bpl.w	8009a20 <_scanf_float+0x64>
 8009b56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009b5a:	e7f4      	b.n	8009b46 <_scanf_float+0x18a>
 8009b5c:	f1ba 0f00 	cmp.w	sl, #0
 8009b60:	d10e      	bne.n	8009b80 <_scanf_float+0x1c4>
 8009b62:	f1b9 0f00 	cmp.w	r9, #0
 8009b66:	d10e      	bne.n	8009b86 <_scanf_float+0x1ca>
 8009b68:	6822      	ldr	r2, [r4, #0]
 8009b6a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009b6e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009b72:	d108      	bne.n	8009b86 <_scanf_float+0x1ca>
 8009b74:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009b78:	f04f 0a01 	mov.w	sl, #1
 8009b7c:	6022      	str	r2, [r4, #0]
 8009b7e:	e7e3      	b.n	8009b48 <_scanf_float+0x18c>
 8009b80:	f1ba 0f02 	cmp.w	sl, #2
 8009b84:	d055      	beq.n	8009c32 <_scanf_float+0x276>
 8009b86:	2d01      	cmp	r5, #1
 8009b88:	d002      	beq.n	8009b90 <_scanf_float+0x1d4>
 8009b8a:	2d04      	cmp	r5, #4
 8009b8c:	f47f af48 	bne.w	8009a20 <_scanf_float+0x64>
 8009b90:	3501      	adds	r5, #1
 8009b92:	b2ed      	uxtb	r5, r5
 8009b94:	e7d8      	b.n	8009b48 <_scanf_float+0x18c>
 8009b96:	f1ba 0f01 	cmp.w	sl, #1
 8009b9a:	f47f af41 	bne.w	8009a20 <_scanf_float+0x64>
 8009b9e:	f04f 0a02 	mov.w	sl, #2
 8009ba2:	e7d1      	b.n	8009b48 <_scanf_float+0x18c>
 8009ba4:	b97d      	cbnz	r5, 8009bc6 <_scanf_float+0x20a>
 8009ba6:	f1b9 0f00 	cmp.w	r9, #0
 8009baa:	f47f af3c 	bne.w	8009a26 <_scanf_float+0x6a>
 8009bae:	6822      	ldr	r2, [r4, #0]
 8009bb0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009bb4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009bb8:	f47f af39 	bne.w	8009a2e <_scanf_float+0x72>
 8009bbc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009bc0:	2501      	movs	r5, #1
 8009bc2:	6022      	str	r2, [r4, #0]
 8009bc4:	e7c0      	b.n	8009b48 <_scanf_float+0x18c>
 8009bc6:	2d03      	cmp	r5, #3
 8009bc8:	d0e2      	beq.n	8009b90 <_scanf_float+0x1d4>
 8009bca:	2d05      	cmp	r5, #5
 8009bcc:	e7de      	b.n	8009b8c <_scanf_float+0x1d0>
 8009bce:	2d02      	cmp	r5, #2
 8009bd0:	f47f af26 	bne.w	8009a20 <_scanf_float+0x64>
 8009bd4:	2503      	movs	r5, #3
 8009bd6:	e7b7      	b.n	8009b48 <_scanf_float+0x18c>
 8009bd8:	2d06      	cmp	r5, #6
 8009bda:	f47f af21 	bne.w	8009a20 <_scanf_float+0x64>
 8009bde:	2507      	movs	r5, #7
 8009be0:	e7b2      	b.n	8009b48 <_scanf_float+0x18c>
 8009be2:	6822      	ldr	r2, [r4, #0]
 8009be4:	0591      	lsls	r1, r2, #22
 8009be6:	f57f af1b 	bpl.w	8009a20 <_scanf_float+0x64>
 8009bea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009bee:	6022      	str	r2, [r4, #0]
 8009bf0:	f8cd 9004 	str.w	r9, [sp, #4]
 8009bf4:	e7a8      	b.n	8009b48 <_scanf_float+0x18c>
 8009bf6:	6822      	ldr	r2, [r4, #0]
 8009bf8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009bfc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009c00:	d006      	beq.n	8009c10 <_scanf_float+0x254>
 8009c02:	0550      	lsls	r0, r2, #21
 8009c04:	f57f af0c 	bpl.w	8009a20 <_scanf_float+0x64>
 8009c08:	f1b9 0f00 	cmp.w	r9, #0
 8009c0c:	f43f af0f 	beq.w	8009a2e <_scanf_float+0x72>
 8009c10:	0591      	lsls	r1, r2, #22
 8009c12:	bf58      	it	pl
 8009c14:	9901      	ldrpl	r1, [sp, #4]
 8009c16:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009c1a:	bf58      	it	pl
 8009c1c:	eba9 0101 	subpl.w	r1, r9, r1
 8009c20:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009c24:	f04f 0900 	mov.w	r9, #0
 8009c28:	bf58      	it	pl
 8009c2a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009c2e:	6022      	str	r2, [r4, #0]
 8009c30:	e78a      	b.n	8009b48 <_scanf_float+0x18c>
 8009c32:	f04f 0a03 	mov.w	sl, #3
 8009c36:	e787      	b.n	8009b48 <_scanf_float+0x18c>
 8009c38:	4639      	mov	r1, r7
 8009c3a:	4640      	mov	r0, r8
 8009c3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c40:	4798      	blx	r3
 8009c42:	2800      	cmp	r0, #0
 8009c44:	f43f aedf 	beq.w	8009a06 <_scanf_float+0x4a>
 8009c48:	e6ea      	b.n	8009a20 <_scanf_float+0x64>
 8009c4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c4e:	463a      	mov	r2, r7
 8009c50:	4640      	mov	r0, r8
 8009c52:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009c56:	4798      	blx	r3
 8009c58:	6923      	ldr	r3, [r4, #16]
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	6123      	str	r3, [r4, #16]
 8009c5e:	e6ec      	b.n	8009a3a <_scanf_float+0x7e>
 8009c60:	1e6b      	subs	r3, r5, #1
 8009c62:	2b06      	cmp	r3, #6
 8009c64:	d825      	bhi.n	8009cb2 <_scanf_float+0x2f6>
 8009c66:	2d02      	cmp	r5, #2
 8009c68:	d836      	bhi.n	8009cd8 <_scanf_float+0x31c>
 8009c6a:	455e      	cmp	r6, fp
 8009c6c:	f67f aee8 	bls.w	8009a40 <_scanf_float+0x84>
 8009c70:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c74:	463a      	mov	r2, r7
 8009c76:	4640      	mov	r0, r8
 8009c78:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009c7c:	4798      	blx	r3
 8009c7e:	6923      	ldr	r3, [r4, #16]
 8009c80:	3b01      	subs	r3, #1
 8009c82:	6123      	str	r3, [r4, #16]
 8009c84:	e7f1      	b.n	8009c6a <_scanf_float+0x2ae>
 8009c86:	9802      	ldr	r0, [sp, #8]
 8009c88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009c8c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009c90:	463a      	mov	r2, r7
 8009c92:	9002      	str	r0, [sp, #8]
 8009c94:	4640      	mov	r0, r8
 8009c96:	4798      	blx	r3
 8009c98:	6923      	ldr	r3, [r4, #16]
 8009c9a:	3b01      	subs	r3, #1
 8009c9c:	6123      	str	r3, [r4, #16]
 8009c9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ca2:	fa5f fa8a 	uxtb.w	sl, sl
 8009ca6:	f1ba 0f02 	cmp.w	sl, #2
 8009caa:	d1ec      	bne.n	8009c86 <_scanf_float+0x2ca>
 8009cac:	3d03      	subs	r5, #3
 8009cae:	b2ed      	uxtb	r5, r5
 8009cb0:	1b76      	subs	r6, r6, r5
 8009cb2:	6823      	ldr	r3, [r4, #0]
 8009cb4:	05da      	lsls	r2, r3, #23
 8009cb6:	d52f      	bpl.n	8009d18 <_scanf_float+0x35c>
 8009cb8:	055b      	lsls	r3, r3, #21
 8009cba:	d510      	bpl.n	8009cde <_scanf_float+0x322>
 8009cbc:	455e      	cmp	r6, fp
 8009cbe:	f67f aebf 	bls.w	8009a40 <_scanf_float+0x84>
 8009cc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cc6:	463a      	mov	r2, r7
 8009cc8:	4640      	mov	r0, r8
 8009cca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009cce:	4798      	blx	r3
 8009cd0:	6923      	ldr	r3, [r4, #16]
 8009cd2:	3b01      	subs	r3, #1
 8009cd4:	6123      	str	r3, [r4, #16]
 8009cd6:	e7f1      	b.n	8009cbc <_scanf_float+0x300>
 8009cd8:	46aa      	mov	sl, r5
 8009cda:	9602      	str	r6, [sp, #8]
 8009cdc:	e7df      	b.n	8009c9e <_scanf_float+0x2e2>
 8009cde:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009ce2:	6923      	ldr	r3, [r4, #16]
 8009ce4:	2965      	cmp	r1, #101	; 0x65
 8009ce6:	f103 33ff 	add.w	r3, r3, #4294967295
 8009cea:	f106 35ff 	add.w	r5, r6, #4294967295
 8009cee:	6123      	str	r3, [r4, #16]
 8009cf0:	d00c      	beq.n	8009d0c <_scanf_float+0x350>
 8009cf2:	2945      	cmp	r1, #69	; 0x45
 8009cf4:	d00a      	beq.n	8009d0c <_scanf_float+0x350>
 8009cf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009cfa:	463a      	mov	r2, r7
 8009cfc:	4640      	mov	r0, r8
 8009cfe:	4798      	blx	r3
 8009d00:	6923      	ldr	r3, [r4, #16]
 8009d02:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009d06:	3b01      	subs	r3, #1
 8009d08:	1eb5      	subs	r5, r6, #2
 8009d0a:	6123      	str	r3, [r4, #16]
 8009d0c:	463a      	mov	r2, r7
 8009d0e:	4640      	mov	r0, r8
 8009d10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d14:	4798      	blx	r3
 8009d16:	462e      	mov	r6, r5
 8009d18:	6825      	ldr	r5, [r4, #0]
 8009d1a:	f015 0510 	ands.w	r5, r5, #16
 8009d1e:	d159      	bne.n	8009dd4 <_scanf_float+0x418>
 8009d20:	7035      	strb	r5, [r6, #0]
 8009d22:	6823      	ldr	r3, [r4, #0]
 8009d24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d2c:	d11c      	bne.n	8009d68 <_scanf_float+0x3ac>
 8009d2e:	9b01      	ldr	r3, [sp, #4]
 8009d30:	454b      	cmp	r3, r9
 8009d32:	eba3 0209 	sub.w	r2, r3, r9
 8009d36:	d124      	bne.n	8009d82 <_scanf_float+0x3c6>
 8009d38:	2200      	movs	r2, #0
 8009d3a:	4659      	mov	r1, fp
 8009d3c:	4640      	mov	r0, r8
 8009d3e:	f000 fe8b 	bl	800aa58 <_strtod_r>
 8009d42:	f8d4 c000 	ldr.w	ip, [r4]
 8009d46:	9b03      	ldr	r3, [sp, #12]
 8009d48:	f01c 0f02 	tst.w	ip, #2
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	460f      	mov	r7, r1
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	d021      	beq.n	8009d98 <_scanf_float+0x3dc>
 8009d54:	9903      	ldr	r1, [sp, #12]
 8009d56:	1d1a      	adds	r2, r3, #4
 8009d58:	600a      	str	r2, [r1, #0]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	e9c3 6700 	strd	r6, r7, [r3]
 8009d60:	68e3      	ldr	r3, [r4, #12]
 8009d62:	3301      	adds	r3, #1
 8009d64:	60e3      	str	r3, [r4, #12]
 8009d66:	e66c      	b.n	8009a42 <_scanf_float+0x86>
 8009d68:	9b04      	ldr	r3, [sp, #16]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d0e4      	beq.n	8009d38 <_scanf_float+0x37c>
 8009d6e:	9905      	ldr	r1, [sp, #20]
 8009d70:	230a      	movs	r3, #10
 8009d72:	462a      	mov	r2, r5
 8009d74:	4640      	mov	r0, r8
 8009d76:	3101      	adds	r1, #1
 8009d78:	f000 fefa 	bl	800ab70 <_strtol_r>
 8009d7c:	9b04      	ldr	r3, [sp, #16]
 8009d7e:	9e05      	ldr	r6, [sp, #20]
 8009d80:	1ac2      	subs	r2, r0, r3
 8009d82:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009d86:	429e      	cmp	r6, r3
 8009d88:	bf28      	it	cs
 8009d8a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009d8e:	4630      	mov	r0, r6
 8009d90:	4911      	ldr	r1, [pc, #68]	; (8009dd8 <_scanf_float+0x41c>)
 8009d92:	f000 f829 	bl	8009de8 <siprintf>
 8009d96:	e7cf      	b.n	8009d38 <_scanf_float+0x37c>
 8009d98:	f01c 0f04 	tst.w	ip, #4
 8009d9c:	f103 0e04 	add.w	lr, r3, #4
 8009da0:	d003      	beq.n	8009daa <_scanf_float+0x3ee>
 8009da2:	9903      	ldr	r1, [sp, #12]
 8009da4:	f8c1 e000 	str.w	lr, [r1]
 8009da8:	e7d7      	b.n	8009d5a <_scanf_float+0x39e>
 8009daa:	9a03      	ldr	r2, [sp, #12]
 8009dac:	f8c2 e000 	str.w	lr, [r2]
 8009db0:	f8d3 8000 	ldr.w	r8, [r3]
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	f7f6 fe94 	bl	8000ae4 <__aeabi_dcmpun>
 8009dbc:	b128      	cbz	r0, 8009dca <_scanf_float+0x40e>
 8009dbe:	4807      	ldr	r0, [pc, #28]	; (8009ddc <_scanf_float+0x420>)
 8009dc0:	f000 f80e 	bl	8009de0 <nanf>
 8009dc4:	f8c8 0000 	str.w	r0, [r8]
 8009dc8:	e7ca      	b.n	8009d60 <_scanf_float+0x3a4>
 8009dca:	4630      	mov	r0, r6
 8009dcc:	4639      	mov	r1, r7
 8009dce:	f7f6 fee7 	bl	8000ba0 <__aeabi_d2f>
 8009dd2:	e7f7      	b.n	8009dc4 <_scanf_float+0x408>
 8009dd4:	2500      	movs	r5, #0
 8009dd6:	e634      	b.n	8009a42 <_scanf_float+0x86>
 8009dd8:	0800da94 	.word	0x0800da94
 8009ddc:	0800deb0 	.word	0x0800deb0

08009de0 <nanf>:
 8009de0:	4800      	ldr	r0, [pc, #0]	; (8009de4 <nanf+0x4>)
 8009de2:	4770      	bx	lr
 8009de4:	7fc00000 	.word	0x7fc00000

08009de8 <siprintf>:
 8009de8:	b40e      	push	{r1, r2, r3}
 8009dea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009dee:	b500      	push	{lr}
 8009df0:	b09c      	sub	sp, #112	; 0x70
 8009df2:	ab1d      	add	r3, sp, #116	; 0x74
 8009df4:	9002      	str	r0, [sp, #8]
 8009df6:	9006      	str	r0, [sp, #24]
 8009df8:	9107      	str	r1, [sp, #28]
 8009dfa:	9104      	str	r1, [sp, #16]
 8009dfc:	4808      	ldr	r0, [pc, #32]	; (8009e20 <siprintf+0x38>)
 8009dfe:	4909      	ldr	r1, [pc, #36]	; (8009e24 <siprintf+0x3c>)
 8009e00:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e04:	9105      	str	r1, [sp, #20]
 8009e06:	6800      	ldr	r0, [r0, #0]
 8009e08:	a902      	add	r1, sp, #8
 8009e0a:	9301      	str	r3, [sp, #4]
 8009e0c:	f002 fe88 	bl	800cb20 <_svfiprintf_r>
 8009e10:	2200      	movs	r2, #0
 8009e12:	9b02      	ldr	r3, [sp, #8]
 8009e14:	701a      	strb	r2, [r3, #0]
 8009e16:	b01c      	add	sp, #112	; 0x70
 8009e18:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e1c:	b003      	add	sp, #12
 8009e1e:	4770      	bx	lr
 8009e20:	20000010 	.word	0x20000010
 8009e24:	ffff0208 	.word	0xffff0208

08009e28 <sulp>:
 8009e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e2c:	460f      	mov	r7, r1
 8009e2e:	4690      	mov	r8, r2
 8009e30:	f002 fc1e 	bl	800c670 <__ulp>
 8009e34:	4604      	mov	r4, r0
 8009e36:	460d      	mov	r5, r1
 8009e38:	f1b8 0f00 	cmp.w	r8, #0
 8009e3c:	d011      	beq.n	8009e62 <sulp+0x3a>
 8009e3e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009e42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	dd0b      	ble.n	8009e62 <sulp+0x3a>
 8009e4a:	2400      	movs	r4, #0
 8009e4c:	051b      	lsls	r3, r3, #20
 8009e4e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009e52:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009e56:	4622      	mov	r2, r4
 8009e58:	462b      	mov	r3, r5
 8009e5a:	f7f6 fba9 	bl	80005b0 <__aeabi_dmul>
 8009e5e:	4604      	mov	r4, r0
 8009e60:	460d      	mov	r5, r1
 8009e62:	4620      	mov	r0, r4
 8009e64:	4629      	mov	r1, r5
 8009e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e6a:	0000      	movs	r0, r0
 8009e6c:	0000      	movs	r0, r0
	...

08009e70 <_strtod_l>:
 8009e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	469b      	mov	fp, r3
 8009e76:	2300      	movs	r3, #0
 8009e78:	b0a1      	sub	sp, #132	; 0x84
 8009e7a:	931c      	str	r3, [sp, #112]	; 0x70
 8009e7c:	4ba1      	ldr	r3, [pc, #644]	; (800a104 <_strtod_l+0x294>)
 8009e7e:	4682      	mov	sl, r0
 8009e80:	681f      	ldr	r7, [r3, #0]
 8009e82:	460e      	mov	r6, r1
 8009e84:	4638      	mov	r0, r7
 8009e86:	9217      	str	r2, [sp, #92]	; 0x5c
 8009e88:	f7f6 f9ce 	bl	8000228 <strlen>
 8009e8c:	f04f 0800 	mov.w	r8, #0
 8009e90:	4604      	mov	r4, r0
 8009e92:	f04f 0900 	mov.w	r9, #0
 8009e96:	961b      	str	r6, [sp, #108]	; 0x6c
 8009e98:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e9a:	781a      	ldrb	r2, [r3, #0]
 8009e9c:	2a2b      	cmp	r2, #43	; 0x2b
 8009e9e:	d04c      	beq.n	8009f3a <_strtod_l+0xca>
 8009ea0:	d83a      	bhi.n	8009f18 <_strtod_l+0xa8>
 8009ea2:	2a0d      	cmp	r2, #13
 8009ea4:	d833      	bhi.n	8009f0e <_strtod_l+0x9e>
 8009ea6:	2a08      	cmp	r2, #8
 8009ea8:	d833      	bhi.n	8009f12 <_strtod_l+0xa2>
 8009eaa:	2a00      	cmp	r2, #0
 8009eac:	d03d      	beq.n	8009f2a <_strtod_l+0xba>
 8009eae:	2300      	movs	r3, #0
 8009eb0:	930c      	str	r3, [sp, #48]	; 0x30
 8009eb2:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009eb4:	782b      	ldrb	r3, [r5, #0]
 8009eb6:	2b30      	cmp	r3, #48	; 0x30
 8009eb8:	f040 80af 	bne.w	800a01a <_strtod_l+0x1aa>
 8009ebc:	786b      	ldrb	r3, [r5, #1]
 8009ebe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ec2:	2b58      	cmp	r3, #88	; 0x58
 8009ec4:	d16c      	bne.n	8009fa0 <_strtod_l+0x130>
 8009ec6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ec8:	4650      	mov	r0, sl
 8009eca:	9301      	str	r3, [sp, #4]
 8009ecc:	ab1c      	add	r3, sp, #112	; 0x70
 8009ece:	9300      	str	r3, [sp, #0]
 8009ed0:	4a8d      	ldr	r2, [pc, #564]	; (800a108 <_strtod_l+0x298>)
 8009ed2:	f8cd b008 	str.w	fp, [sp, #8]
 8009ed6:	ab1d      	add	r3, sp, #116	; 0x74
 8009ed8:	a91b      	add	r1, sp, #108	; 0x6c
 8009eda:	f001 fd2f 	bl	800b93c <__gethex>
 8009ede:	f010 0607 	ands.w	r6, r0, #7
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	d005      	beq.n	8009ef2 <_strtod_l+0x82>
 8009ee6:	2e06      	cmp	r6, #6
 8009ee8:	d129      	bne.n	8009f3e <_strtod_l+0xce>
 8009eea:	2300      	movs	r3, #0
 8009eec:	3501      	adds	r5, #1
 8009eee:	951b      	str	r5, [sp, #108]	; 0x6c
 8009ef0:	930c      	str	r3, [sp, #48]	; 0x30
 8009ef2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	f040 8596 	bne.w	800aa26 <_strtod_l+0xbb6>
 8009efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009efc:	b1d3      	cbz	r3, 8009f34 <_strtod_l+0xc4>
 8009efe:	4642      	mov	r2, r8
 8009f00:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009f04:	4610      	mov	r0, r2
 8009f06:	4619      	mov	r1, r3
 8009f08:	b021      	add	sp, #132	; 0x84
 8009f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0e:	2a20      	cmp	r2, #32
 8009f10:	d1cd      	bne.n	8009eae <_strtod_l+0x3e>
 8009f12:	3301      	adds	r3, #1
 8009f14:	931b      	str	r3, [sp, #108]	; 0x6c
 8009f16:	e7bf      	b.n	8009e98 <_strtod_l+0x28>
 8009f18:	2a2d      	cmp	r2, #45	; 0x2d
 8009f1a:	d1c8      	bne.n	8009eae <_strtod_l+0x3e>
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	920c      	str	r2, [sp, #48]	; 0x30
 8009f20:	1c5a      	adds	r2, r3, #1
 8009f22:	921b      	str	r2, [sp, #108]	; 0x6c
 8009f24:	785b      	ldrb	r3, [r3, #1]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d1c3      	bne.n	8009eb2 <_strtod_l+0x42>
 8009f2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f2c:	961b      	str	r6, [sp, #108]	; 0x6c
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	f040 8577 	bne.w	800aa22 <_strtod_l+0xbb2>
 8009f34:	4642      	mov	r2, r8
 8009f36:	464b      	mov	r3, r9
 8009f38:	e7e4      	b.n	8009f04 <_strtod_l+0x94>
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	e7ef      	b.n	8009f1e <_strtod_l+0xae>
 8009f3e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009f40:	b13a      	cbz	r2, 8009f52 <_strtod_l+0xe2>
 8009f42:	2135      	movs	r1, #53	; 0x35
 8009f44:	a81e      	add	r0, sp, #120	; 0x78
 8009f46:	f002 fc97 	bl	800c878 <__copybits>
 8009f4a:	4650      	mov	r0, sl
 8009f4c:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009f4e:	f002 f85f 	bl	800c010 <_Bfree>
 8009f52:	3e01      	subs	r6, #1
 8009f54:	2e05      	cmp	r6, #5
 8009f56:	d807      	bhi.n	8009f68 <_strtod_l+0xf8>
 8009f58:	e8df f006 	tbb	[pc, r6]
 8009f5c:	1d180b0e 	.word	0x1d180b0e
 8009f60:	030e      	.short	0x030e
 8009f62:	f04f 0900 	mov.w	r9, #0
 8009f66:	46c8      	mov	r8, r9
 8009f68:	0721      	lsls	r1, r4, #28
 8009f6a:	d5c2      	bpl.n	8009ef2 <_strtod_l+0x82>
 8009f6c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8009f70:	e7bf      	b.n	8009ef2 <_strtod_l+0x82>
 8009f72:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8009f76:	e7f7      	b.n	8009f68 <_strtod_l+0xf8>
 8009f78:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009f7a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 8009f7e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009f82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009f86:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009f8a:	e7ed      	b.n	8009f68 <_strtod_l+0xf8>
 8009f8c:	f04f 0800 	mov.w	r8, #0
 8009f90:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a10c <_strtod_l+0x29c>
 8009f94:	e7e8      	b.n	8009f68 <_strtod_l+0xf8>
 8009f96:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8009f9a:	f04f 38ff 	mov.w	r8, #4294967295
 8009f9e:	e7e3      	b.n	8009f68 <_strtod_l+0xf8>
 8009fa0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fa2:	1c5a      	adds	r2, r3, #1
 8009fa4:	921b      	str	r2, [sp, #108]	; 0x6c
 8009fa6:	785b      	ldrb	r3, [r3, #1]
 8009fa8:	2b30      	cmp	r3, #48	; 0x30
 8009faa:	d0f9      	beq.n	8009fa0 <_strtod_l+0x130>
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d0a0      	beq.n	8009ef2 <_strtod_l+0x82>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	9307      	str	r3, [sp, #28]
 8009fb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fb6:	220a      	movs	r2, #10
 8009fb8:	9308      	str	r3, [sp, #32]
 8009fba:	2300      	movs	r3, #0
 8009fbc:	469b      	mov	fp, r3
 8009fbe:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8009fc2:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009fc4:	7805      	ldrb	r5, [r0, #0]
 8009fc6:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8009fca:	b2d9      	uxtb	r1, r3
 8009fcc:	2909      	cmp	r1, #9
 8009fce:	d926      	bls.n	800a01e <_strtod_l+0x1ae>
 8009fd0:	4622      	mov	r2, r4
 8009fd2:	4639      	mov	r1, r7
 8009fd4:	f002 feba 	bl	800cd4c <strncmp>
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d032      	beq.n	800a042 <_strtod_l+0x1d2>
 8009fdc:	2000      	movs	r0, #0
 8009fde:	462b      	mov	r3, r5
 8009fe0:	465c      	mov	r4, fp
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	9004      	str	r0, [sp, #16]
 8009fe6:	2b65      	cmp	r3, #101	; 0x65
 8009fe8:	d001      	beq.n	8009fee <_strtod_l+0x17e>
 8009fea:	2b45      	cmp	r3, #69	; 0x45
 8009fec:	d113      	bne.n	800a016 <_strtod_l+0x1a6>
 8009fee:	b91c      	cbnz	r4, 8009ff8 <_strtod_l+0x188>
 8009ff0:	9b07      	ldr	r3, [sp, #28]
 8009ff2:	4303      	orrs	r3, r0
 8009ff4:	d099      	beq.n	8009f2a <_strtod_l+0xba>
 8009ff6:	2400      	movs	r4, #0
 8009ff8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009ffa:	1c73      	adds	r3, r6, #1
 8009ffc:	931b      	str	r3, [sp, #108]	; 0x6c
 8009ffe:	7873      	ldrb	r3, [r6, #1]
 800a000:	2b2b      	cmp	r3, #43	; 0x2b
 800a002:	d078      	beq.n	800a0f6 <_strtod_l+0x286>
 800a004:	2b2d      	cmp	r3, #45	; 0x2d
 800a006:	d07b      	beq.n	800a100 <_strtod_l+0x290>
 800a008:	2700      	movs	r7, #0
 800a00a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a00e:	2909      	cmp	r1, #9
 800a010:	f240 8082 	bls.w	800a118 <_strtod_l+0x2a8>
 800a014:	961b      	str	r6, [sp, #108]	; 0x6c
 800a016:	2500      	movs	r5, #0
 800a018:	e09e      	b.n	800a158 <_strtod_l+0x2e8>
 800a01a:	2300      	movs	r3, #0
 800a01c:	e7c9      	b.n	8009fb2 <_strtod_l+0x142>
 800a01e:	f1bb 0f08 	cmp.w	fp, #8
 800a022:	bfd5      	itete	le
 800a024:	9906      	ldrle	r1, [sp, #24]
 800a026:	9905      	ldrgt	r1, [sp, #20]
 800a028:	fb02 3301 	mlale	r3, r2, r1, r3
 800a02c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a030:	f100 0001 	add.w	r0, r0, #1
 800a034:	bfd4      	ite	le
 800a036:	9306      	strle	r3, [sp, #24]
 800a038:	9305      	strgt	r3, [sp, #20]
 800a03a:	f10b 0b01 	add.w	fp, fp, #1
 800a03e:	901b      	str	r0, [sp, #108]	; 0x6c
 800a040:	e7bf      	b.n	8009fc2 <_strtod_l+0x152>
 800a042:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a044:	191a      	adds	r2, r3, r4
 800a046:	921b      	str	r2, [sp, #108]	; 0x6c
 800a048:	5d1b      	ldrb	r3, [r3, r4]
 800a04a:	f1bb 0f00 	cmp.w	fp, #0
 800a04e:	d036      	beq.n	800a0be <_strtod_l+0x24e>
 800a050:	465c      	mov	r4, fp
 800a052:	9004      	str	r0, [sp, #16]
 800a054:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a058:	2a09      	cmp	r2, #9
 800a05a:	d912      	bls.n	800a082 <_strtod_l+0x212>
 800a05c:	2201      	movs	r2, #1
 800a05e:	e7c2      	b.n	8009fe6 <_strtod_l+0x176>
 800a060:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a062:	3001      	adds	r0, #1
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	921b      	str	r2, [sp, #108]	; 0x6c
 800a068:	785b      	ldrb	r3, [r3, #1]
 800a06a:	2b30      	cmp	r3, #48	; 0x30
 800a06c:	d0f8      	beq.n	800a060 <_strtod_l+0x1f0>
 800a06e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a072:	2a08      	cmp	r2, #8
 800a074:	f200 84dc 	bhi.w	800aa30 <_strtod_l+0xbc0>
 800a078:	9004      	str	r0, [sp, #16]
 800a07a:	2000      	movs	r0, #0
 800a07c:	4604      	mov	r4, r0
 800a07e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a080:	9208      	str	r2, [sp, #32]
 800a082:	3b30      	subs	r3, #48	; 0x30
 800a084:	f100 0201 	add.w	r2, r0, #1
 800a088:	d013      	beq.n	800a0b2 <_strtod_l+0x242>
 800a08a:	9904      	ldr	r1, [sp, #16]
 800a08c:	1905      	adds	r5, r0, r4
 800a08e:	4411      	add	r1, r2
 800a090:	9104      	str	r1, [sp, #16]
 800a092:	4622      	mov	r2, r4
 800a094:	210a      	movs	r1, #10
 800a096:	42aa      	cmp	r2, r5
 800a098:	d113      	bne.n	800a0c2 <_strtod_l+0x252>
 800a09a:	1822      	adds	r2, r4, r0
 800a09c:	2a08      	cmp	r2, #8
 800a09e:	f104 0401 	add.w	r4, r4, #1
 800a0a2:	4404      	add	r4, r0
 800a0a4:	dc1b      	bgt.n	800a0de <_strtod_l+0x26e>
 800a0a6:	220a      	movs	r2, #10
 800a0a8:	9906      	ldr	r1, [sp, #24]
 800a0aa:	fb02 3301 	mla	r3, r2, r1, r3
 800a0ae:	9306      	str	r3, [sp, #24]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a0b4:	4610      	mov	r0, r2
 800a0b6:	1c59      	adds	r1, r3, #1
 800a0b8:	911b      	str	r1, [sp, #108]	; 0x6c
 800a0ba:	785b      	ldrb	r3, [r3, #1]
 800a0bc:	e7ca      	b.n	800a054 <_strtod_l+0x1e4>
 800a0be:	4658      	mov	r0, fp
 800a0c0:	e7d3      	b.n	800a06a <_strtod_l+0x1fa>
 800a0c2:	2a08      	cmp	r2, #8
 800a0c4:	dc04      	bgt.n	800a0d0 <_strtod_l+0x260>
 800a0c6:	9f06      	ldr	r7, [sp, #24]
 800a0c8:	434f      	muls	r7, r1
 800a0ca:	9706      	str	r7, [sp, #24]
 800a0cc:	3201      	adds	r2, #1
 800a0ce:	e7e2      	b.n	800a096 <_strtod_l+0x226>
 800a0d0:	1c57      	adds	r7, r2, #1
 800a0d2:	2f10      	cmp	r7, #16
 800a0d4:	bfde      	ittt	le
 800a0d6:	9f05      	ldrle	r7, [sp, #20]
 800a0d8:	434f      	mulle	r7, r1
 800a0da:	9705      	strle	r7, [sp, #20]
 800a0dc:	e7f6      	b.n	800a0cc <_strtod_l+0x25c>
 800a0de:	2c10      	cmp	r4, #16
 800a0e0:	bfdf      	itttt	le
 800a0e2:	220a      	movle	r2, #10
 800a0e4:	9905      	ldrle	r1, [sp, #20]
 800a0e6:	fb02 3301 	mlale	r3, r2, r1, r3
 800a0ea:	9305      	strle	r3, [sp, #20]
 800a0ec:	e7e0      	b.n	800a0b0 <_strtod_l+0x240>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	2201      	movs	r2, #1
 800a0f2:	9304      	str	r3, [sp, #16]
 800a0f4:	e77c      	b.n	8009ff0 <_strtod_l+0x180>
 800a0f6:	2700      	movs	r7, #0
 800a0f8:	1cb3      	adds	r3, r6, #2
 800a0fa:	931b      	str	r3, [sp, #108]	; 0x6c
 800a0fc:	78b3      	ldrb	r3, [r6, #2]
 800a0fe:	e784      	b.n	800a00a <_strtod_l+0x19a>
 800a100:	2701      	movs	r7, #1
 800a102:	e7f9      	b.n	800a0f8 <_strtod_l+0x288>
 800a104:	0800dcf0 	.word	0x0800dcf0
 800a108:	0800da9c 	.word	0x0800da9c
 800a10c:	7ff00000 	.word	0x7ff00000
 800a110:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a112:	1c59      	adds	r1, r3, #1
 800a114:	911b      	str	r1, [sp, #108]	; 0x6c
 800a116:	785b      	ldrb	r3, [r3, #1]
 800a118:	2b30      	cmp	r3, #48	; 0x30
 800a11a:	d0f9      	beq.n	800a110 <_strtod_l+0x2a0>
 800a11c:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800a120:	2908      	cmp	r1, #8
 800a122:	f63f af78 	bhi.w	800a016 <_strtod_l+0x1a6>
 800a126:	f04f 0e0a 	mov.w	lr, #10
 800a12a:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 800a12e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a130:	9309      	str	r3, [sp, #36]	; 0x24
 800a132:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a134:	1c59      	adds	r1, r3, #1
 800a136:	911b      	str	r1, [sp, #108]	; 0x6c
 800a138:	785b      	ldrb	r3, [r3, #1]
 800a13a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800a13e:	2d09      	cmp	r5, #9
 800a140:	d935      	bls.n	800a1ae <_strtod_l+0x33e>
 800a142:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800a144:	1b49      	subs	r1, r1, r5
 800a146:	2908      	cmp	r1, #8
 800a148:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a14c:	dc02      	bgt.n	800a154 <_strtod_l+0x2e4>
 800a14e:	4565      	cmp	r5, ip
 800a150:	bfa8      	it	ge
 800a152:	4665      	movge	r5, ip
 800a154:	b107      	cbz	r7, 800a158 <_strtod_l+0x2e8>
 800a156:	426d      	negs	r5, r5
 800a158:	2c00      	cmp	r4, #0
 800a15a:	d14c      	bne.n	800a1f6 <_strtod_l+0x386>
 800a15c:	9907      	ldr	r1, [sp, #28]
 800a15e:	4301      	orrs	r1, r0
 800a160:	f47f aec7 	bne.w	8009ef2 <_strtod_l+0x82>
 800a164:	2a00      	cmp	r2, #0
 800a166:	f47f aee0 	bne.w	8009f2a <_strtod_l+0xba>
 800a16a:	2b69      	cmp	r3, #105	; 0x69
 800a16c:	d026      	beq.n	800a1bc <_strtod_l+0x34c>
 800a16e:	dc23      	bgt.n	800a1b8 <_strtod_l+0x348>
 800a170:	2b49      	cmp	r3, #73	; 0x49
 800a172:	d023      	beq.n	800a1bc <_strtod_l+0x34c>
 800a174:	2b4e      	cmp	r3, #78	; 0x4e
 800a176:	f47f aed8 	bne.w	8009f2a <_strtod_l+0xba>
 800a17a:	499c      	ldr	r1, [pc, #624]	; (800a3ec <_strtod_l+0x57c>)
 800a17c:	a81b      	add	r0, sp, #108	; 0x6c
 800a17e:	f001 fe2b 	bl	800bdd8 <__match>
 800a182:	2800      	cmp	r0, #0
 800a184:	f43f aed1 	beq.w	8009f2a <_strtod_l+0xba>
 800a188:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a18a:	781b      	ldrb	r3, [r3, #0]
 800a18c:	2b28      	cmp	r3, #40	; 0x28
 800a18e:	d12c      	bne.n	800a1ea <_strtod_l+0x37a>
 800a190:	4997      	ldr	r1, [pc, #604]	; (800a3f0 <_strtod_l+0x580>)
 800a192:	aa1e      	add	r2, sp, #120	; 0x78
 800a194:	a81b      	add	r0, sp, #108	; 0x6c
 800a196:	f001 fe33 	bl	800be00 <__hexnan>
 800a19a:	2805      	cmp	r0, #5
 800a19c:	d125      	bne.n	800a1ea <_strtod_l+0x37a>
 800a19e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a1a0:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800a1a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a1a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a1ac:	e6a1      	b.n	8009ef2 <_strtod_l+0x82>
 800a1ae:	fb0e 3c0c 	mla	ip, lr, ip, r3
 800a1b2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800a1b6:	e7bc      	b.n	800a132 <_strtod_l+0x2c2>
 800a1b8:	2b6e      	cmp	r3, #110	; 0x6e
 800a1ba:	e7dc      	b.n	800a176 <_strtod_l+0x306>
 800a1bc:	498d      	ldr	r1, [pc, #564]	; (800a3f4 <_strtod_l+0x584>)
 800a1be:	a81b      	add	r0, sp, #108	; 0x6c
 800a1c0:	f001 fe0a 	bl	800bdd8 <__match>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	f43f aeb0 	beq.w	8009f2a <_strtod_l+0xba>
 800a1ca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a1cc:	498a      	ldr	r1, [pc, #552]	; (800a3f8 <_strtod_l+0x588>)
 800a1ce:	3b01      	subs	r3, #1
 800a1d0:	a81b      	add	r0, sp, #108	; 0x6c
 800a1d2:	931b      	str	r3, [sp, #108]	; 0x6c
 800a1d4:	f001 fe00 	bl	800bdd8 <__match>
 800a1d8:	b910      	cbnz	r0, 800a1e0 <_strtod_l+0x370>
 800a1da:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a1dc:	3301      	adds	r3, #1
 800a1de:	931b      	str	r3, [sp, #108]	; 0x6c
 800a1e0:	f04f 0800 	mov.w	r8, #0
 800a1e4:	f8df 9220 	ldr.w	r9, [pc, #544]	; 800a408 <_strtod_l+0x598>
 800a1e8:	e683      	b.n	8009ef2 <_strtod_l+0x82>
 800a1ea:	4884      	ldr	r0, [pc, #528]	; (800a3fc <_strtod_l+0x58c>)
 800a1ec:	f002 fd98 	bl	800cd20 <nan>
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	4689      	mov	r9, r1
 800a1f4:	e67d      	b.n	8009ef2 <_strtod_l+0x82>
 800a1f6:	9b04      	ldr	r3, [sp, #16]
 800a1f8:	f1bb 0f00 	cmp.w	fp, #0
 800a1fc:	bf08      	it	eq
 800a1fe:	46a3      	moveq	fp, r4
 800a200:	1aeb      	subs	r3, r5, r3
 800a202:	2c10      	cmp	r4, #16
 800a204:	9806      	ldr	r0, [sp, #24]
 800a206:	4626      	mov	r6, r4
 800a208:	9307      	str	r3, [sp, #28]
 800a20a:	bfa8      	it	ge
 800a20c:	2610      	movge	r6, #16
 800a20e:	f7f6 f955 	bl	80004bc <__aeabi_ui2d>
 800a212:	2c09      	cmp	r4, #9
 800a214:	4680      	mov	r8, r0
 800a216:	4689      	mov	r9, r1
 800a218:	dd13      	ble.n	800a242 <_strtod_l+0x3d2>
 800a21a:	4b79      	ldr	r3, [pc, #484]	; (800a400 <_strtod_l+0x590>)
 800a21c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a220:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a224:	f7f6 f9c4 	bl	80005b0 <__aeabi_dmul>
 800a228:	4680      	mov	r8, r0
 800a22a:	9805      	ldr	r0, [sp, #20]
 800a22c:	4689      	mov	r9, r1
 800a22e:	f7f6 f945 	bl	80004bc <__aeabi_ui2d>
 800a232:	4602      	mov	r2, r0
 800a234:	460b      	mov	r3, r1
 800a236:	4640      	mov	r0, r8
 800a238:	4649      	mov	r1, r9
 800a23a:	f7f6 f803 	bl	8000244 <__adddf3>
 800a23e:	4680      	mov	r8, r0
 800a240:	4689      	mov	r9, r1
 800a242:	2c0f      	cmp	r4, #15
 800a244:	dc36      	bgt.n	800a2b4 <_strtod_l+0x444>
 800a246:	9b07      	ldr	r3, [sp, #28]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f43f ae52 	beq.w	8009ef2 <_strtod_l+0x82>
 800a24e:	dd22      	ble.n	800a296 <_strtod_l+0x426>
 800a250:	2b16      	cmp	r3, #22
 800a252:	dc09      	bgt.n	800a268 <_strtod_l+0x3f8>
 800a254:	4c6a      	ldr	r4, [pc, #424]	; (800a400 <_strtod_l+0x590>)
 800a256:	4642      	mov	r2, r8
 800a258:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800a25c:	464b      	mov	r3, r9
 800a25e:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a262:	f7f6 f9a5 	bl	80005b0 <__aeabi_dmul>
 800a266:	e7c3      	b.n	800a1f0 <_strtod_l+0x380>
 800a268:	9a07      	ldr	r2, [sp, #28]
 800a26a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800a26e:	4293      	cmp	r3, r2
 800a270:	db20      	blt.n	800a2b4 <_strtod_l+0x444>
 800a272:	4d63      	ldr	r5, [pc, #396]	; (800a400 <_strtod_l+0x590>)
 800a274:	f1c4 040f 	rsb	r4, r4, #15
 800a278:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800a27c:	4642      	mov	r2, r8
 800a27e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a282:	464b      	mov	r3, r9
 800a284:	f7f6 f994 	bl	80005b0 <__aeabi_dmul>
 800a288:	9b07      	ldr	r3, [sp, #28]
 800a28a:	1b1c      	subs	r4, r3, r4
 800a28c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800a290:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a294:	e7e5      	b.n	800a262 <_strtod_l+0x3f2>
 800a296:	9b07      	ldr	r3, [sp, #28]
 800a298:	3316      	adds	r3, #22
 800a29a:	db0b      	blt.n	800a2b4 <_strtod_l+0x444>
 800a29c:	9b04      	ldr	r3, [sp, #16]
 800a29e:	4a58      	ldr	r2, [pc, #352]	; (800a400 <_strtod_l+0x590>)
 800a2a0:	1b5d      	subs	r5, r3, r5
 800a2a2:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800a2a6:	4640      	mov	r0, r8
 800a2a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a2ac:	4649      	mov	r1, r9
 800a2ae:	f7f6 faa9 	bl	8000804 <__aeabi_ddiv>
 800a2b2:	e79d      	b.n	800a1f0 <_strtod_l+0x380>
 800a2b4:	9b07      	ldr	r3, [sp, #28]
 800a2b6:	1ba6      	subs	r6, r4, r6
 800a2b8:	441e      	add	r6, r3
 800a2ba:	2e00      	cmp	r6, #0
 800a2bc:	dd71      	ble.n	800a3a2 <_strtod_l+0x532>
 800a2be:	f016 030f 	ands.w	r3, r6, #15
 800a2c2:	d00a      	beq.n	800a2da <_strtod_l+0x46a>
 800a2c4:	494e      	ldr	r1, [pc, #312]	; (800a400 <_strtod_l+0x590>)
 800a2c6:	4642      	mov	r2, r8
 800a2c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a2cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2d0:	464b      	mov	r3, r9
 800a2d2:	f7f6 f96d 	bl	80005b0 <__aeabi_dmul>
 800a2d6:	4680      	mov	r8, r0
 800a2d8:	4689      	mov	r9, r1
 800a2da:	f036 060f 	bics.w	r6, r6, #15
 800a2de:	d050      	beq.n	800a382 <_strtod_l+0x512>
 800a2e0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800a2e4:	dd27      	ble.n	800a336 <_strtod_l+0x4c6>
 800a2e6:	f04f 0b00 	mov.w	fp, #0
 800a2ea:	f8cd b010 	str.w	fp, [sp, #16]
 800a2ee:	f8cd b020 	str.w	fp, [sp, #32]
 800a2f2:	f8cd b018 	str.w	fp, [sp, #24]
 800a2f6:	2322      	movs	r3, #34	; 0x22
 800a2f8:	f04f 0800 	mov.w	r8, #0
 800a2fc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a408 <_strtod_l+0x598>
 800a300:	f8ca 3000 	str.w	r3, [sl]
 800a304:	9b08      	ldr	r3, [sp, #32]
 800a306:	2b00      	cmp	r3, #0
 800a308:	f43f adf3 	beq.w	8009ef2 <_strtod_l+0x82>
 800a30c:	4650      	mov	r0, sl
 800a30e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a310:	f001 fe7e 	bl	800c010 <_Bfree>
 800a314:	4650      	mov	r0, sl
 800a316:	9906      	ldr	r1, [sp, #24]
 800a318:	f001 fe7a 	bl	800c010 <_Bfree>
 800a31c:	4650      	mov	r0, sl
 800a31e:	9904      	ldr	r1, [sp, #16]
 800a320:	f001 fe76 	bl	800c010 <_Bfree>
 800a324:	4650      	mov	r0, sl
 800a326:	9908      	ldr	r1, [sp, #32]
 800a328:	f001 fe72 	bl	800c010 <_Bfree>
 800a32c:	4659      	mov	r1, fp
 800a32e:	4650      	mov	r0, sl
 800a330:	f001 fe6e 	bl	800c010 <_Bfree>
 800a334:	e5dd      	b.n	8009ef2 <_strtod_l+0x82>
 800a336:	2300      	movs	r3, #0
 800a338:	4640      	mov	r0, r8
 800a33a:	4649      	mov	r1, r9
 800a33c:	461f      	mov	r7, r3
 800a33e:	1136      	asrs	r6, r6, #4
 800a340:	2e01      	cmp	r6, #1
 800a342:	dc21      	bgt.n	800a388 <_strtod_l+0x518>
 800a344:	b10b      	cbz	r3, 800a34a <_strtod_l+0x4da>
 800a346:	4680      	mov	r8, r0
 800a348:	4689      	mov	r9, r1
 800a34a:	4b2e      	ldr	r3, [pc, #184]	; (800a404 <_strtod_l+0x594>)
 800a34c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a350:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a354:	4642      	mov	r2, r8
 800a356:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a35a:	464b      	mov	r3, r9
 800a35c:	f7f6 f928 	bl	80005b0 <__aeabi_dmul>
 800a360:	4b29      	ldr	r3, [pc, #164]	; (800a408 <_strtod_l+0x598>)
 800a362:	460a      	mov	r2, r1
 800a364:	400b      	ands	r3, r1
 800a366:	4929      	ldr	r1, [pc, #164]	; (800a40c <_strtod_l+0x59c>)
 800a368:	4680      	mov	r8, r0
 800a36a:	428b      	cmp	r3, r1
 800a36c:	d8bb      	bhi.n	800a2e6 <_strtod_l+0x476>
 800a36e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a372:	428b      	cmp	r3, r1
 800a374:	bf86      	itte	hi
 800a376:	f04f 38ff 	movhi.w	r8, #4294967295
 800a37a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800a410 <_strtod_l+0x5a0>
 800a37e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a382:	2300      	movs	r3, #0
 800a384:	9305      	str	r3, [sp, #20]
 800a386:	e07e      	b.n	800a486 <_strtod_l+0x616>
 800a388:	07f2      	lsls	r2, r6, #31
 800a38a:	d507      	bpl.n	800a39c <_strtod_l+0x52c>
 800a38c:	4b1d      	ldr	r3, [pc, #116]	; (800a404 <_strtod_l+0x594>)
 800a38e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a396:	f7f6 f90b 	bl	80005b0 <__aeabi_dmul>
 800a39a:	2301      	movs	r3, #1
 800a39c:	3701      	adds	r7, #1
 800a39e:	1076      	asrs	r6, r6, #1
 800a3a0:	e7ce      	b.n	800a340 <_strtod_l+0x4d0>
 800a3a2:	d0ee      	beq.n	800a382 <_strtod_l+0x512>
 800a3a4:	4276      	negs	r6, r6
 800a3a6:	f016 020f 	ands.w	r2, r6, #15
 800a3aa:	d00a      	beq.n	800a3c2 <_strtod_l+0x552>
 800a3ac:	4b14      	ldr	r3, [pc, #80]	; (800a400 <_strtod_l+0x590>)
 800a3ae:	4640      	mov	r0, r8
 800a3b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3b4:	4649      	mov	r1, r9
 800a3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ba:	f7f6 fa23 	bl	8000804 <__aeabi_ddiv>
 800a3be:	4680      	mov	r8, r0
 800a3c0:	4689      	mov	r9, r1
 800a3c2:	1136      	asrs	r6, r6, #4
 800a3c4:	d0dd      	beq.n	800a382 <_strtod_l+0x512>
 800a3c6:	2e1f      	cmp	r6, #31
 800a3c8:	dd24      	ble.n	800a414 <_strtod_l+0x5a4>
 800a3ca:	f04f 0b00 	mov.w	fp, #0
 800a3ce:	f8cd b010 	str.w	fp, [sp, #16]
 800a3d2:	f8cd b020 	str.w	fp, [sp, #32]
 800a3d6:	f8cd b018 	str.w	fp, [sp, #24]
 800a3da:	2322      	movs	r3, #34	; 0x22
 800a3dc:	f04f 0800 	mov.w	r8, #0
 800a3e0:	f04f 0900 	mov.w	r9, #0
 800a3e4:	f8ca 3000 	str.w	r3, [sl]
 800a3e8:	e78c      	b.n	800a304 <_strtod_l+0x494>
 800a3ea:	bf00      	nop
 800a3ec:	0800da6d 	.word	0x0800da6d
 800a3f0:	0800dab0 	.word	0x0800dab0
 800a3f4:	0800da65 	.word	0x0800da65
 800a3f8:	0800dbf4 	.word	0x0800dbf4
 800a3fc:	0800deb0 	.word	0x0800deb0
 800a400:	0800dd90 	.word	0x0800dd90
 800a404:	0800dd68 	.word	0x0800dd68
 800a408:	7ff00000 	.word	0x7ff00000
 800a40c:	7ca00000 	.word	0x7ca00000
 800a410:	7fefffff 	.word	0x7fefffff
 800a414:	f016 0310 	ands.w	r3, r6, #16
 800a418:	bf18      	it	ne
 800a41a:	236a      	movne	r3, #106	; 0x6a
 800a41c:	4640      	mov	r0, r8
 800a41e:	9305      	str	r3, [sp, #20]
 800a420:	4649      	mov	r1, r9
 800a422:	2300      	movs	r3, #0
 800a424:	4fb2      	ldr	r7, [pc, #712]	; (800a6f0 <_strtod_l+0x880>)
 800a426:	07f2      	lsls	r2, r6, #31
 800a428:	d504      	bpl.n	800a434 <_strtod_l+0x5c4>
 800a42a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a42e:	f7f6 f8bf 	bl	80005b0 <__aeabi_dmul>
 800a432:	2301      	movs	r3, #1
 800a434:	1076      	asrs	r6, r6, #1
 800a436:	f107 0708 	add.w	r7, r7, #8
 800a43a:	d1f4      	bne.n	800a426 <_strtod_l+0x5b6>
 800a43c:	b10b      	cbz	r3, 800a442 <_strtod_l+0x5d2>
 800a43e:	4680      	mov	r8, r0
 800a440:	4689      	mov	r9, r1
 800a442:	9b05      	ldr	r3, [sp, #20]
 800a444:	b1bb      	cbz	r3, 800a476 <_strtod_l+0x606>
 800a446:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800a44a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a44e:	2b00      	cmp	r3, #0
 800a450:	4649      	mov	r1, r9
 800a452:	dd10      	ble.n	800a476 <_strtod_l+0x606>
 800a454:	2b1f      	cmp	r3, #31
 800a456:	f340 812b 	ble.w	800a6b0 <_strtod_l+0x840>
 800a45a:	2b34      	cmp	r3, #52	; 0x34
 800a45c:	bfd8      	it	le
 800a45e:	f04f 32ff 	movle.w	r2, #4294967295
 800a462:	f04f 0800 	mov.w	r8, #0
 800a466:	bfcf      	iteee	gt
 800a468:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a46c:	3b20      	suble	r3, #32
 800a46e:	fa02 f303 	lslle.w	r3, r2, r3
 800a472:	ea03 0901 	andle.w	r9, r3, r1
 800a476:	2200      	movs	r2, #0
 800a478:	2300      	movs	r3, #0
 800a47a:	4640      	mov	r0, r8
 800a47c:	4649      	mov	r1, r9
 800a47e:	f7f6 faff 	bl	8000a80 <__aeabi_dcmpeq>
 800a482:	2800      	cmp	r0, #0
 800a484:	d1a1      	bne.n	800a3ca <_strtod_l+0x55a>
 800a486:	9b06      	ldr	r3, [sp, #24]
 800a488:	465a      	mov	r2, fp
 800a48a:	9300      	str	r3, [sp, #0]
 800a48c:	4650      	mov	r0, sl
 800a48e:	4623      	mov	r3, r4
 800a490:	9908      	ldr	r1, [sp, #32]
 800a492:	f001 fe29 	bl	800c0e8 <__s2b>
 800a496:	9008      	str	r0, [sp, #32]
 800a498:	2800      	cmp	r0, #0
 800a49a:	f43f af24 	beq.w	800a2e6 <_strtod_l+0x476>
 800a49e:	9b04      	ldr	r3, [sp, #16]
 800a4a0:	f04f 0b00 	mov.w	fp, #0
 800a4a4:	1b5d      	subs	r5, r3, r5
 800a4a6:	9b07      	ldr	r3, [sp, #28]
 800a4a8:	f8cd b010 	str.w	fp, [sp, #16]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	bfb4      	ite	lt
 800a4b0:	462b      	movlt	r3, r5
 800a4b2:	2300      	movge	r3, #0
 800a4b4:	930e      	str	r3, [sp, #56]	; 0x38
 800a4b6:	9b07      	ldr	r3, [sp, #28]
 800a4b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a4bc:	9316      	str	r3, [sp, #88]	; 0x58
 800a4be:	9b08      	ldr	r3, [sp, #32]
 800a4c0:	4650      	mov	r0, sl
 800a4c2:	6859      	ldr	r1, [r3, #4]
 800a4c4:	f001 fd64 	bl	800bf90 <_Balloc>
 800a4c8:	9006      	str	r0, [sp, #24]
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	f43f af13 	beq.w	800a2f6 <_strtod_l+0x486>
 800a4d0:	9b08      	ldr	r3, [sp, #32]
 800a4d2:	300c      	adds	r0, #12
 800a4d4:	691a      	ldr	r2, [r3, #16]
 800a4d6:	f103 010c 	add.w	r1, r3, #12
 800a4da:	3202      	adds	r2, #2
 800a4dc:	0092      	lsls	r2, r2, #2
 800a4de:	f7fe fdf7 	bl	80090d0 <memcpy>
 800a4e2:	ab1e      	add	r3, sp, #120	; 0x78
 800a4e4:	9301      	str	r3, [sp, #4]
 800a4e6:	ab1d      	add	r3, sp, #116	; 0x74
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	4642      	mov	r2, r8
 800a4ec:	464b      	mov	r3, r9
 800a4ee:	4650      	mov	r0, sl
 800a4f0:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 800a4f4:	f002 f936 	bl	800c764 <__d2b>
 800a4f8:	901c      	str	r0, [sp, #112]	; 0x70
 800a4fa:	2800      	cmp	r0, #0
 800a4fc:	f43f aefb 	beq.w	800a2f6 <_strtod_l+0x486>
 800a500:	2101      	movs	r1, #1
 800a502:	4650      	mov	r0, sl
 800a504:	f001 fe88 	bl	800c218 <__i2b>
 800a508:	4603      	mov	r3, r0
 800a50a:	9004      	str	r0, [sp, #16]
 800a50c:	2800      	cmp	r0, #0
 800a50e:	f43f aef2 	beq.w	800a2f6 <_strtod_l+0x486>
 800a512:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800a514:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a516:	2d00      	cmp	r5, #0
 800a518:	bfab      	itete	ge
 800a51a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a51c:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800a51e:	18ee      	addge	r6, r5, r3
 800a520:	1b5c      	sublt	r4, r3, r5
 800a522:	9b05      	ldr	r3, [sp, #20]
 800a524:	bfa8      	it	ge
 800a526:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 800a528:	eba5 0503 	sub.w	r5, r5, r3
 800a52c:	4415      	add	r5, r2
 800a52e:	4b71      	ldr	r3, [pc, #452]	; (800a6f4 <_strtod_l+0x884>)
 800a530:	f105 35ff 	add.w	r5, r5, #4294967295
 800a534:	bfb8      	it	lt
 800a536:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800a538:	429d      	cmp	r5, r3
 800a53a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a53e:	f280 80c9 	bge.w	800a6d4 <_strtod_l+0x864>
 800a542:	1b5b      	subs	r3, r3, r5
 800a544:	2b1f      	cmp	r3, #31
 800a546:	f04f 0701 	mov.w	r7, #1
 800a54a:	eba2 0203 	sub.w	r2, r2, r3
 800a54e:	f300 80b6 	bgt.w	800a6be <_strtod_l+0x84e>
 800a552:	2500      	movs	r5, #0
 800a554:	fa07 f303 	lsl.w	r3, r7, r3
 800a558:	930f      	str	r3, [sp, #60]	; 0x3c
 800a55a:	18b7      	adds	r7, r6, r2
 800a55c:	9b05      	ldr	r3, [sp, #20]
 800a55e:	42be      	cmp	r6, r7
 800a560:	4414      	add	r4, r2
 800a562:	441c      	add	r4, r3
 800a564:	4633      	mov	r3, r6
 800a566:	bfa8      	it	ge
 800a568:	463b      	movge	r3, r7
 800a56a:	42a3      	cmp	r3, r4
 800a56c:	bfa8      	it	ge
 800a56e:	4623      	movge	r3, r4
 800a570:	2b00      	cmp	r3, #0
 800a572:	bfc2      	ittt	gt
 800a574:	1aff      	subgt	r7, r7, r3
 800a576:	1ae4      	subgt	r4, r4, r3
 800a578:	1af6      	subgt	r6, r6, r3
 800a57a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	dd17      	ble.n	800a5b0 <_strtod_l+0x740>
 800a580:	461a      	mov	r2, r3
 800a582:	4650      	mov	r0, sl
 800a584:	9904      	ldr	r1, [sp, #16]
 800a586:	f001 ff01 	bl	800c38c <__pow5mult>
 800a58a:	9004      	str	r0, [sp, #16]
 800a58c:	2800      	cmp	r0, #0
 800a58e:	f43f aeb2 	beq.w	800a2f6 <_strtod_l+0x486>
 800a592:	4601      	mov	r1, r0
 800a594:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a596:	4650      	mov	r0, sl
 800a598:	f001 fe54 	bl	800c244 <__multiply>
 800a59c:	9009      	str	r0, [sp, #36]	; 0x24
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	f43f aea9 	beq.w	800a2f6 <_strtod_l+0x486>
 800a5a4:	4650      	mov	r0, sl
 800a5a6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a5a8:	f001 fd32 	bl	800c010 <_Bfree>
 800a5ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ae:	931c      	str	r3, [sp, #112]	; 0x70
 800a5b0:	2f00      	cmp	r7, #0
 800a5b2:	f300 8093 	bgt.w	800a6dc <_strtod_l+0x86c>
 800a5b6:	9b07      	ldr	r3, [sp, #28]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	dd08      	ble.n	800a5ce <_strtod_l+0x75e>
 800a5bc:	4650      	mov	r0, sl
 800a5be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a5c0:	9906      	ldr	r1, [sp, #24]
 800a5c2:	f001 fee3 	bl	800c38c <__pow5mult>
 800a5c6:	9006      	str	r0, [sp, #24]
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	f43f ae94 	beq.w	800a2f6 <_strtod_l+0x486>
 800a5ce:	2c00      	cmp	r4, #0
 800a5d0:	dd08      	ble.n	800a5e4 <_strtod_l+0x774>
 800a5d2:	4622      	mov	r2, r4
 800a5d4:	4650      	mov	r0, sl
 800a5d6:	9906      	ldr	r1, [sp, #24]
 800a5d8:	f001 ff32 	bl	800c440 <__lshift>
 800a5dc:	9006      	str	r0, [sp, #24]
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	f43f ae89 	beq.w	800a2f6 <_strtod_l+0x486>
 800a5e4:	2e00      	cmp	r6, #0
 800a5e6:	dd08      	ble.n	800a5fa <_strtod_l+0x78a>
 800a5e8:	4632      	mov	r2, r6
 800a5ea:	4650      	mov	r0, sl
 800a5ec:	9904      	ldr	r1, [sp, #16]
 800a5ee:	f001 ff27 	bl	800c440 <__lshift>
 800a5f2:	9004      	str	r0, [sp, #16]
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	f43f ae7e 	beq.w	800a2f6 <_strtod_l+0x486>
 800a5fa:	4650      	mov	r0, sl
 800a5fc:	9a06      	ldr	r2, [sp, #24]
 800a5fe:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a600:	f001 ffa6 	bl	800c550 <__mdiff>
 800a604:	4683      	mov	fp, r0
 800a606:	2800      	cmp	r0, #0
 800a608:	f43f ae75 	beq.w	800a2f6 <_strtod_l+0x486>
 800a60c:	2400      	movs	r4, #0
 800a60e:	68c3      	ldr	r3, [r0, #12]
 800a610:	9904      	ldr	r1, [sp, #16]
 800a612:	60c4      	str	r4, [r0, #12]
 800a614:	930d      	str	r3, [sp, #52]	; 0x34
 800a616:	f001 ff7f 	bl	800c518 <__mcmp>
 800a61a:	42a0      	cmp	r0, r4
 800a61c:	da70      	bge.n	800a700 <_strtod_l+0x890>
 800a61e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a620:	ea53 0308 	orrs.w	r3, r3, r8
 800a624:	f040 8096 	bne.w	800a754 <_strtod_l+0x8e4>
 800a628:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	f040 8091 	bne.w	800a754 <_strtod_l+0x8e4>
 800a632:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a636:	0d1b      	lsrs	r3, r3, #20
 800a638:	051b      	lsls	r3, r3, #20
 800a63a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a63e:	f240 8089 	bls.w	800a754 <_strtod_l+0x8e4>
 800a642:	f8db 3014 	ldr.w	r3, [fp, #20]
 800a646:	b923      	cbnz	r3, 800a652 <_strtod_l+0x7e2>
 800a648:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	f340 8081 	ble.w	800a754 <_strtod_l+0x8e4>
 800a652:	4659      	mov	r1, fp
 800a654:	2201      	movs	r2, #1
 800a656:	4650      	mov	r0, sl
 800a658:	f001 fef2 	bl	800c440 <__lshift>
 800a65c:	9904      	ldr	r1, [sp, #16]
 800a65e:	4683      	mov	fp, r0
 800a660:	f001 ff5a 	bl	800c518 <__mcmp>
 800a664:	2800      	cmp	r0, #0
 800a666:	dd75      	ble.n	800a754 <_strtod_l+0x8e4>
 800a668:	9905      	ldr	r1, [sp, #20]
 800a66a:	464b      	mov	r3, r9
 800a66c:	4a22      	ldr	r2, [pc, #136]	; (800a6f8 <_strtod_l+0x888>)
 800a66e:	2900      	cmp	r1, #0
 800a670:	f000 8091 	beq.w	800a796 <_strtod_l+0x926>
 800a674:	ea02 0109 	and.w	r1, r2, r9
 800a678:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a67c:	f300 808b 	bgt.w	800a796 <_strtod_l+0x926>
 800a680:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a684:	f77f aea9 	ble.w	800a3da <_strtod_l+0x56a>
 800a688:	2300      	movs	r3, #0
 800a68a:	4a1c      	ldr	r2, [pc, #112]	; (800a6fc <_strtod_l+0x88c>)
 800a68c:	4640      	mov	r0, r8
 800a68e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800a692:	4649      	mov	r1, r9
 800a694:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a698:	f7f5 ff8a 	bl	80005b0 <__aeabi_dmul>
 800a69c:	460b      	mov	r3, r1
 800a69e:	4303      	orrs	r3, r0
 800a6a0:	bf08      	it	eq
 800a6a2:	2322      	moveq	r3, #34	; 0x22
 800a6a4:	4680      	mov	r8, r0
 800a6a6:	4689      	mov	r9, r1
 800a6a8:	bf08      	it	eq
 800a6aa:	f8ca 3000 	streq.w	r3, [sl]
 800a6ae:	e62d      	b.n	800a30c <_strtod_l+0x49c>
 800a6b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6b8:	ea03 0808 	and.w	r8, r3, r8
 800a6bc:	e6db      	b.n	800a476 <_strtod_l+0x606>
 800a6be:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800a6c2:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800a6c6:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800a6ca:	35e2      	adds	r5, #226	; 0xe2
 800a6cc:	fa07 f505 	lsl.w	r5, r7, r5
 800a6d0:	970f      	str	r7, [sp, #60]	; 0x3c
 800a6d2:	e742      	b.n	800a55a <_strtod_l+0x6ea>
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	2500      	movs	r5, #0
 800a6d8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6da:	e73e      	b.n	800a55a <_strtod_l+0x6ea>
 800a6dc:	463a      	mov	r2, r7
 800a6de:	4650      	mov	r0, sl
 800a6e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a6e2:	f001 fead 	bl	800c440 <__lshift>
 800a6e6:	901c      	str	r0, [sp, #112]	; 0x70
 800a6e8:	2800      	cmp	r0, #0
 800a6ea:	f47f af64 	bne.w	800a5b6 <_strtod_l+0x746>
 800a6ee:	e602      	b.n	800a2f6 <_strtod_l+0x486>
 800a6f0:	0800dac8 	.word	0x0800dac8
 800a6f4:	fffffc02 	.word	0xfffffc02
 800a6f8:	7ff00000 	.word	0x7ff00000
 800a6fc:	39500000 	.word	0x39500000
 800a700:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a704:	d166      	bne.n	800a7d4 <_strtod_l+0x964>
 800a706:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a708:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a70c:	b35a      	cbz	r2, 800a766 <_strtod_l+0x8f6>
 800a70e:	4a9c      	ldr	r2, [pc, #624]	; (800a980 <_strtod_l+0xb10>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d12c      	bne.n	800a76e <_strtod_l+0x8fe>
 800a714:	9b05      	ldr	r3, [sp, #20]
 800a716:	4640      	mov	r0, r8
 800a718:	b303      	cbz	r3, 800a75c <_strtod_l+0x8ec>
 800a71a:	464b      	mov	r3, r9
 800a71c:	4a99      	ldr	r2, [pc, #612]	; (800a984 <_strtod_l+0xb14>)
 800a71e:	f04f 31ff 	mov.w	r1, #4294967295
 800a722:	401a      	ands	r2, r3
 800a724:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a728:	d81b      	bhi.n	800a762 <_strtod_l+0x8f2>
 800a72a:	0d12      	lsrs	r2, r2, #20
 800a72c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a730:	fa01 f303 	lsl.w	r3, r1, r3
 800a734:	4298      	cmp	r0, r3
 800a736:	d11a      	bne.n	800a76e <_strtod_l+0x8fe>
 800a738:	4b93      	ldr	r3, [pc, #588]	; (800a988 <_strtod_l+0xb18>)
 800a73a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a73c:	429a      	cmp	r2, r3
 800a73e:	d102      	bne.n	800a746 <_strtod_l+0x8d6>
 800a740:	3001      	adds	r0, #1
 800a742:	f43f add8 	beq.w	800a2f6 <_strtod_l+0x486>
 800a746:	f04f 0800 	mov.w	r8, #0
 800a74a:	4b8e      	ldr	r3, [pc, #568]	; (800a984 <_strtod_l+0xb14>)
 800a74c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a74e:	401a      	ands	r2, r3
 800a750:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800a754:	9b05      	ldr	r3, [sp, #20]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d196      	bne.n	800a688 <_strtod_l+0x818>
 800a75a:	e5d7      	b.n	800a30c <_strtod_l+0x49c>
 800a75c:	f04f 33ff 	mov.w	r3, #4294967295
 800a760:	e7e8      	b.n	800a734 <_strtod_l+0x8c4>
 800a762:	460b      	mov	r3, r1
 800a764:	e7e6      	b.n	800a734 <_strtod_l+0x8c4>
 800a766:	ea53 0308 	orrs.w	r3, r3, r8
 800a76a:	f43f af7d 	beq.w	800a668 <_strtod_l+0x7f8>
 800a76e:	b1e5      	cbz	r5, 800a7aa <_strtod_l+0x93a>
 800a770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a772:	421d      	tst	r5, r3
 800a774:	d0ee      	beq.n	800a754 <_strtod_l+0x8e4>
 800a776:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a778:	4640      	mov	r0, r8
 800a77a:	4649      	mov	r1, r9
 800a77c:	9a05      	ldr	r2, [sp, #20]
 800a77e:	b1c3      	cbz	r3, 800a7b2 <_strtod_l+0x942>
 800a780:	f7ff fb52 	bl	8009e28 <sulp>
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a78c:	f7f5 fd5a 	bl	8000244 <__adddf3>
 800a790:	4680      	mov	r8, r0
 800a792:	4689      	mov	r9, r1
 800a794:	e7de      	b.n	800a754 <_strtod_l+0x8e4>
 800a796:	4013      	ands	r3, r2
 800a798:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a79c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a7a0:	f04f 38ff 	mov.w	r8, #4294967295
 800a7a4:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a7a8:	e7d4      	b.n	800a754 <_strtod_l+0x8e4>
 800a7aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7ac:	ea13 0f08 	tst.w	r3, r8
 800a7b0:	e7e0      	b.n	800a774 <_strtod_l+0x904>
 800a7b2:	f7ff fb39 	bl	8009e28 <sulp>
 800a7b6:	4602      	mov	r2, r0
 800a7b8:	460b      	mov	r3, r1
 800a7ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a7be:	f7f5 fd3f 	bl	8000240 <__aeabi_dsub>
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	4680      	mov	r8, r0
 800a7c8:	4689      	mov	r9, r1
 800a7ca:	f7f6 f959 	bl	8000a80 <__aeabi_dcmpeq>
 800a7ce:	2800      	cmp	r0, #0
 800a7d0:	d0c0      	beq.n	800a754 <_strtod_l+0x8e4>
 800a7d2:	e602      	b.n	800a3da <_strtod_l+0x56a>
 800a7d4:	4658      	mov	r0, fp
 800a7d6:	9904      	ldr	r1, [sp, #16]
 800a7d8:	f002 f820 	bl	800c81c <__ratio>
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a7e2:	4606      	mov	r6, r0
 800a7e4:	460f      	mov	r7, r1
 800a7e6:	f7f6 f95f 	bl	8000aa8 <__aeabi_dcmple>
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	d075      	beq.n	800a8da <_strtod_l+0xa6a>
 800a7ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d047      	beq.n	800a884 <_strtod_l+0xa14>
 800a7f4:	2600      	movs	r6, #0
 800a7f6:	4f65      	ldr	r7, [pc, #404]	; (800a98c <_strtod_l+0xb1c>)
 800a7f8:	4d64      	ldr	r5, [pc, #400]	; (800a98c <_strtod_l+0xb1c>)
 800a7fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a800:	0d1b      	lsrs	r3, r3, #20
 800a802:	051b      	lsls	r3, r3, #20
 800a804:	930f      	str	r3, [sp, #60]	; 0x3c
 800a806:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a808:	4b61      	ldr	r3, [pc, #388]	; (800a990 <_strtod_l+0xb20>)
 800a80a:	429a      	cmp	r2, r3
 800a80c:	f040 80c8 	bne.w	800a9a0 <_strtod_l+0xb30>
 800a810:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a814:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a81a:	4640      	mov	r0, r8
 800a81c:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800a820:	4649      	mov	r1, r9
 800a822:	f001 ff25 	bl	800c670 <__ulp>
 800a826:	4602      	mov	r2, r0
 800a828:	460b      	mov	r3, r1
 800a82a:	4630      	mov	r0, r6
 800a82c:	4639      	mov	r1, r7
 800a82e:	f7f5 febf 	bl	80005b0 <__aeabi_dmul>
 800a832:	4642      	mov	r2, r8
 800a834:	464b      	mov	r3, r9
 800a836:	f7f5 fd05 	bl	8000244 <__adddf3>
 800a83a:	460b      	mov	r3, r1
 800a83c:	4951      	ldr	r1, [pc, #324]	; (800a984 <_strtod_l+0xb14>)
 800a83e:	4a55      	ldr	r2, [pc, #340]	; (800a994 <_strtod_l+0xb24>)
 800a840:	4019      	ands	r1, r3
 800a842:	4291      	cmp	r1, r2
 800a844:	4680      	mov	r8, r0
 800a846:	d95e      	bls.n	800a906 <_strtod_l+0xa96>
 800a848:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a84a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a84e:	4293      	cmp	r3, r2
 800a850:	d103      	bne.n	800a85a <_strtod_l+0x9ea>
 800a852:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a854:	3301      	adds	r3, #1
 800a856:	f43f ad4e 	beq.w	800a2f6 <_strtod_l+0x486>
 800a85a:	f04f 38ff 	mov.w	r8, #4294967295
 800a85e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800a988 <_strtod_l+0xb18>
 800a862:	4650      	mov	r0, sl
 800a864:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a866:	f001 fbd3 	bl	800c010 <_Bfree>
 800a86a:	4650      	mov	r0, sl
 800a86c:	9906      	ldr	r1, [sp, #24]
 800a86e:	f001 fbcf 	bl	800c010 <_Bfree>
 800a872:	4650      	mov	r0, sl
 800a874:	9904      	ldr	r1, [sp, #16]
 800a876:	f001 fbcb 	bl	800c010 <_Bfree>
 800a87a:	4659      	mov	r1, fp
 800a87c:	4650      	mov	r0, sl
 800a87e:	f001 fbc7 	bl	800c010 <_Bfree>
 800a882:	e61c      	b.n	800a4be <_strtod_l+0x64e>
 800a884:	f1b8 0f00 	cmp.w	r8, #0
 800a888:	d119      	bne.n	800a8be <_strtod_l+0xa4e>
 800a88a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a88c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a890:	b9e3      	cbnz	r3, 800a8cc <_strtod_l+0xa5c>
 800a892:	2200      	movs	r2, #0
 800a894:	4630      	mov	r0, r6
 800a896:	4639      	mov	r1, r7
 800a898:	4b3c      	ldr	r3, [pc, #240]	; (800a98c <_strtod_l+0xb1c>)
 800a89a:	f7f6 f8fb 	bl	8000a94 <__aeabi_dcmplt>
 800a89e:	b9c8      	cbnz	r0, 800a8d4 <_strtod_l+0xa64>
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	4630      	mov	r0, r6
 800a8a4:	4639      	mov	r1, r7
 800a8a6:	4b3c      	ldr	r3, [pc, #240]	; (800a998 <_strtod_l+0xb28>)
 800a8a8:	f7f5 fe82 	bl	80005b0 <__aeabi_dmul>
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	460d      	mov	r5, r1
 800a8b0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a8b4:	9418      	str	r4, [sp, #96]	; 0x60
 800a8b6:	9319      	str	r3, [sp, #100]	; 0x64
 800a8b8:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800a8bc:	e79d      	b.n	800a7fa <_strtod_l+0x98a>
 800a8be:	f1b8 0f01 	cmp.w	r8, #1
 800a8c2:	d103      	bne.n	800a8cc <_strtod_l+0xa5c>
 800a8c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	f43f ad87 	beq.w	800a3da <_strtod_l+0x56a>
 800a8cc:	2600      	movs	r6, #0
 800a8ce:	2400      	movs	r4, #0
 800a8d0:	4f32      	ldr	r7, [pc, #200]	; (800a99c <_strtod_l+0xb2c>)
 800a8d2:	e791      	b.n	800a7f8 <_strtod_l+0x988>
 800a8d4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a8d6:	4d30      	ldr	r5, [pc, #192]	; (800a998 <_strtod_l+0xb28>)
 800a8d8:	e7ea      	b.n	800a8b0 <_strtod_l+0xa40>
 800a8da:	4b2f      	ldr	r3, [pc, #188]	; (800a998 <_strtod_l+0xb28>)
 800a8dc:	2200      	movs	r2, #0
 800a8de:	4630      	mov	r0, r6
 800a8e0:	4639      	mov	r1, r7
 800a8e2:	f7f5 fe65 	bl	80005b0 <__aeabi_dmul>
 800a8e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a8e8:	4604      	mov	r4, r0
 800a8ea:	460d      	mov	r5, r1
 800a8ec:	b933      	cbnz	r3, 800a8fc <_strtod_l+0xa8c>
 800a8ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a8f2:	9010      	str	r0, [sp, #64]	; 0x40
 800a8f4:	9311      	str	r3, [sp, #68]	; 0x44
 800a8f6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a8fa:	e77e      	b.n	800a7fa <_strtod_l+0x98a>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a904:	e7f7      	b.n	800a8f6 <_strtod_l+0xa86>
 800a906:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a90a:	9b05      	ldr	r3, [sp, #20]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d1a8      	bne.n	800a862 <_strtod_l+0x9f2>
 800a910:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a914:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a916:	0d1b      	lsrs	r3, r3, #20
 800a918:	051b      	lsls	r3, r3, #20
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d1a1      	bne.n	800a862 <_strtod_l+0x9f2>
 800a91e:	4620      	mov	r0, r4
 800a920:	4629      	mov	r1, r5
 800a922:	f7f6 fc81 	bl	8001228 <__aeabi_d2lz>
 800a926:	f7f5 fe15 	bl	8000554 <__aeabi_l2d>
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	4620      	mov	r0, r4
 800a930:	4629      	mov	r1, r5
 800a932:	f7f5 fc85 	bl	8000240 <__aeabi_dsub>
 800a936:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a938:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a93c:	ea43 0308 	orr.w	r3, r3, r8
 800a940:	4313      	orrs	r3, r2
 800a942:	4604      	mov	r4, r0
 800a944:	460d      	mov	r5, r1
 800a946:	d066      	beq.n	800aa16 <_strtod_l+0xba6>
 800a948:	a309      	add	r3, pc, #36	; (adr r3, 800a970 <_strtod_l+0xb00>)
 800a94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94e:	f7f6 f8a1 	bl	8000a94 <__aeabi_dcmplt>
 800a952:	2800      	cmp	r0, #0
 800a954:	f47f acda 	bne.w	800a30c <_strtod_l+0x49c>
 800a958:	a307      	add	r3, pc, #28	; (adr r3, 800a978 <_strtod_l+0xb08>)
 800a95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95e:	4620      	mov	r0, r4
 800a960:	4629      	mov	r1, r5
 800a962:	f7f6 f8b5 	bl	8000ad0 <__aeabi_dcmpgt>
 800a966:	2800      	cmp	r0, #0
 800a968:	f43f af7b 	beq.w	800a862 <_strtod_l+0x9f2>
 800a96c:	e4ce      	b.n	800a30c <_strtod_l+0x49c>
 800a96e:	bf00      	nop
 800a970:	94a03595 	.word	0x94a03595
 800a974:	3fdfffff 	.word	0x3fdfffff
 800a978:	35afe535 	.word	0x35afe535
 800a97c:	3fe00000 	.word	0x3fe00000
 800a980:	000fffff 	.word	0x000fffff
 800a984:	7ff00000 	.word	0x7ff00000
 800a988:	7fefffff 	.word	0x7fefffff
 800a98c:	3ff00000 	.word	0x3ff00000
 800a990:	7fe00000 	.word	0x7fe00000
 800a994:	7c9fffff 	.word	0x7c9fffff
 800a998:	3fe00000 	.word	0x3fe00000
 800a99c:	bff00000 	.word	0xbff00000
 800a9a0:	9b05      	ldr	r3, [sp, #20]
 800a9a2:	b313      	cbz	r3, 800a9ea <_strtod_l+0xb7a>
 800a9a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a9a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a9aa:	d81e      	bhi.n	800a9ea <_strtod_l+0xb7a>
 800a9ac:	a326      	add	r3, pc, #152	; (adr r3, 800aa48 <_strtod_l+0xbd8>)
 800a9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b2:	4620      	mov	r0, r4
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	f7f6 f877 	bl	8000aa8 <__aeabi_dcmple>
 800a9ba:	b190      	cbz	r0, 800a9e2 <_strtod_l+0xb72>
 800a9bc:	4629      	mov	r1, r5
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f7f6 f8ce 	bl	8000b60 <__aeabi_d2uiz>
 800a9c4:	2801      	cmp	r0, #1
 800a9c6:	bf38      	it	cc
 800a9c8:	2001      	movcc	r0, #1
 800a9ca:	f7f5 fd77 	bl	80004bc <__aeabi_ui2d>
 800a9ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9d0:	4604      	mov	r4, r0
 800a9d2:	460d      	mov	r5, r1
 800a9d4:	b9d3      	cbnz	r3, 800aa0c <_strtod_l+0xb9c>
 800a9d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a9da:	9012      	str	r0, [sp, #72]	; 0x48
 800a9dc:	9313      	str	r3, [sp, #76]	; 0x4c
 800a9de:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800a9e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a9e4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800a9e8:	1a9f      	subs	r7, r3, r2
 800a9ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a9ee:	f001 fe3f 	bl	800c670 <__ulp>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	4630      	mov	r0, r6
 800a9f8:	4639      	mov	r1, r7
 800a9fa:	f7f5 fdd9 	bl	80005b0 <__aeabi_dmul>
 800a9fe:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800aa02:	f7f5 fc1f 	bl	8000244 <__adddf3>
 800aa06:	4680      	mov	r8, r0
 800aa08:	4689      	mov	r9, r1
 800aa0a:	e77e      	b.n	800a90a <_strtod_l+0xa9a>
 800aa0c:	4602      	mov	r2, r0
 800aa0e:	460b      	mov	r3, r1
 800aa10:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800aa14:	e7e3      	b.n	800a9de <_strtod_l+0xb6e>
 800aa16:	a30e      	add	r3, pc, #56	; (adr r3, 800aa50 <_strtod_l+0xbe0>)
 800aa18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1c:	f7f6 f83a 	bl	8000a94 <__aeabi_dcmplt>
 800aa20:	e7a1      	b.n	800a966 <_strtod_l+0xaf6>
 800aa22:	2300      	movs	r3, #0
 800aa24:	930c      	str	r3, [sp, #48]	; 0x30
 800aa26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800aa28:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800aa2a:	6013      	str	r3, [r2, #0]
 800aa2c:	f7ff ba65 	b.w	8009efa <_strtod_l+0x8a>
 800aa30:	2b65      	cmp	r3, #101	; 0x65
 800aa32:	f43f ab5c 	beq.w	800a0ee <_strtod_l+0x27e>
 800aa36:	2b45      	cmp	r3, #69	; 0x45
 800aa38:	f43f ab59 	beq.w	800a0ee <_strtod_l+0x27e>
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	f7ff bb8d 	b.w	800a15c <_strtod_l+0x2ec>
 800aa42:	bf00      	nop
 800aa44:	f3af 8000 	nop.w
 800aa48:	ffc00000 	.word	0xffc00000
 800aa4c:	41dfffff 	.word	0x41dfffff
 800aa50:	94a03595 	.word	0x94a03595
 800aa54:	3fcfffff 	.word	0x3fcfffff

0800aa58 <_strtod_r>:
 800aa58:	4b01      	ldr	r3, [pc, #4]	; (800aa60 <_strtod_r+0x8>)
 800aa5a:	f7ff ba09 	b.w	8009e70 <_strtod_l>
 800aa5e:	bf00      	nop
 800aa60:	20000078 	.word	0x20000078

0800aa64 <_strtol_l.isra.0>:
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa6a:	4686      	mov	lr, r0
 800aa6c:	d001      	beq.n	800aa72 <_strtol_l.isra.0+0xe>
 800aa6e:	2b24      	cmp	r3, #36	; 0x24
 800aa70:	d906      	bls.n	800aa80 <_strtol_l.isra.0+0x1c>
 800aa72:	f7fe fb03 	bl	800907c <__errno>
 800aa76:	2316      	movs	r3, #22
 800aa78:	6003      	str	r3, [r0, #0]
 800aa7a:	2000      	movs	r0, #0
 800aa7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa80:	468c      	mov	ip, r1
 800aa82:	4e3a      	ldr	r6, [pc, #232]	; (800ab6c <_strtol_l.isra.0+0x108>)
 800aa84:	4660      	mov	r0, ip
 800aa86:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800aa8a:	5da5      	ldrb	r5, [r4, r6]
 800aa8c:	f015 0508 	ands.w	r5, r5, #8
 800aa90:	d1f8      	bne.n	800aa84 <_strtol_l.isra.0+0x20>
 800aa92:	2c2d      	cmp	r4, #45	; 0x2d
 800aa94:	d133      	bne.n	800aafe <_strtol_l.isra.0+0x9a>
 800aa96:	f04f 0801 	mov.w	r8, #1
 800aa9a:	f89c 4000 	ldrb.w	r4, [ip]
 800aa9e:	f100 0c02 	add.w	ip, r0, #2
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d05d      	beq.n	800ab62 <_strtol_l.isra.0+0xfe>
 800aaa6:	2b10      	cmp	r3, #16
 800aaa8:	d10c      	bne.n	800aac4 <_strtol_l.isra.0+0x60>
 800aaaa:	2c30      	cmp	r4, #48	; 0x30
 800aaac:	d10a      	bne.n	800aac4 <_strtol_l.isra.0+0x60>
 800aaae:	f89c 0000 	ldrb.w	r0, [ip]
 800aab2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800aab6:	2858      	cmp	r0, #88	; 0x58
 800aab8:	d14e      	bne.n	800ab58 <_strtol_l.isra.0+0xf4>
 800aaba:	2310      	movs	r3, #16
 800aabc:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800aac0:	f10c 0c02 	add.w	ip, ip, #2
 800aac4:	2500      	movs	r5, #0
 800aac6:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 800aaca:	3f01      	subs	r7, #1
 800aacc:	fbb7 f9f3 	udiv	r9, r7, r3
 800aad0:	4628      	mov	r0, r5
 800aad2:	fb03 7a19 	mls	sl, r3, r9, r7
 800aad6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800aada:	2e09      	cmp	r6, #9
 800aadc:	d818      	bhi.n	800ab10 <_strtol_l.isra.0+0xac>
 800aade:	4634      	mov	r4, r6
 800aae0:	42a3      	cmp	r3, r4
 800aae2:	dd24      	ble.n	800ab2e <_strtol_l.isra.0+0xca>
 800aae4:	2d00      	cmp	r5, #0
 800aae6:	db1f      	blt.n	800ab28 <_strtol_l.isra.0+0xc4>
 800aae8:	4581      	cmp	r9, r0
 800aaea:	d31d      	bcc.n	800ab28 <_strtol_l.isra.0+0xc4>
 800aaec:	d101      	bne.n	800aaf2 <_strtol_l.isra.0+0x8e>
 800aaee:	45a2      	cmp	sl, r4
 800aaf0:	db1a      	blt.n	800ab28 <_strtol_l.isra.0+0xc4>
 800aaf2:	2501      	movs	r5, #1
 800aaf4:	fb00 4003 	mla	r0, r0, r3, r4
 800aaf8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800aafc:	e7eb      	b.n	800aad6 <_strtol_l.isra.0+0x72>
 800aafe:	2c2b      	cmp	r4, #43	; 0x2b
 800ab00:	bf08      	it	eq
 800ab02:	f89c 4000 	ldrbeq.w	r4, [ip]
 800ab06:	46a8      	mov	r8, r5
 800ab08:	bf08      	it	eq
 800ab0a:	f100 0c02 	addeq.w	ip, r0, #2
 800ab0e:	e7c8      	b.n	800aaa2 <_strtol_l.isra.0+0x3e>
 800ab10:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800ab14:	2e19      	cmp	r6, #25
 800ab16:	d801      	bhi.n	800ab1c <_strtol_l.isra.0+0xb8>
 800ab18:	3c37      	subs	r4, #55	; 0x37
 800ab1a:	e7e1      	b.n	800aae0 <_strtol_l.isra.0+0x7c>
 800ab1c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800ab20:	2e19      	cmp	r6, #25
 800ab22:	d804      	bhi.n	800ab2e <_strtol_l.isra.0+0xca>
 800ab24:	3c57      	subs	r4, #87	; 0x57
 800ab26:	e7db      	b.n	800aae0 <_strtol_l.isra.0+0x7c>
 800ab28:	f04f 35ff 	mov.w	r5, #4294967295
 800ab2c:	e7e4      	b.n	800aaf8 <_strtol_l.isra.0+0x94>
 800ab2e:	2d00      	cmp	r5, #0
 800ab30:	da08      	bge.n	800ab44 <_strtol_l.isra.0+0xe0>
 800ab32:	2322      	movs	r3, #34	; 0x22
 800ab34:	4638      	mov	r0, r7
 800ab36:	f8ce 3000 	str.w	r3, [lr]
 800ab3a:	2a00      	cmp	r2, #0
 800ab3c:	d09e      	beq.n	800aa7c <_strtol_l.isra.0+0x18>
 800ab3e:	f10c 31ff 	add.w	r1, ip, #4294967295
 800ab42:	e007      	b.n	800ab54 <_strtol_l.isra.0+0xf0>
 800ab44:	f1b8 0f00 	cmp.w	r8, #0
 800ab48:	d000      	beq.n	800ab4c <_strtol_l.isra.0+0xe8>
 800ab4a:	4240      	negs	r0, r0
 800ab4c:	2a00      	cmp	r2, #0
 800ab4e:	d095      	beq.n	800aa7c <_strtol_l.isra.0+0x18>
 800ab50:	2d00      	cmp	r5, #0
 800ab52:	d1f4      	bne.n	800ab3e <_strtol_l.isra.0+0xda>
 800ab54:	6011      	str	r1, [r2, #0]
 800ab56:	e791      	b.n	800aa7c <_strtol_l.isra.0+0x18>
 800ab58:	2430      	movs	r4, #48	; 0x30
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d1b2      	bne.n	800aac4 <_strtol_l.isra.0+0x60>
 800ab5e:	2308      	movs	r3, #8
 800ab60:	e7b0      	b.n	800aac4 <_strtol_l.isra.0+0x60>
 800ab62:	2c30      	cmp	r4, #48	; 0x30
 800ab64:	d0a3      	beq.n	800aaae <_strtol_l.isra.0+0x4a>
 800ab66:	230a      	movs	r3, #10
 800ab68:	e7ac      	b.n	800aac4 <_strtol_l.isra.0+0x60>
 800ab6a:	bf00      	nop
 800ab6c:	0800daf1 	.word	0x0800daf1

0800ab70 <_strtol_r>:
 800ab70:	f7ff bf78 	b.w	800aa64 <_strtol_l.isra.0>

0800ab74 <quorem>:
 800ab74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	6903      	ldr	r3, [r0, #16]
 800ab7a:	690c      	ldr	r4, [r1, #16]
 800ab7c:	4607      	mov	r7, r0
 800ab7e:	42a3      	cmp	r3, r4
 800ab80:	f2c0 8083 	blt.w	800ac8a <quorem+0x116>
 800ab84:	3c01      	subs	r4, #1
 800ab86:	f100 0514 	add.w	r5, r0, #20
 800ab8a:	f101 0814 	add.w	r8, r1, #20
 800ab8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab92:	9301      	str	r3, [sp, #4]
 800ab94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ab98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab9c:	3301      	adds	r3, #1
 800ab9e:	429a      	cmp	r2, r3
 800aba0:	fbb2 f6f3 	udiv	r6, r2, r3
 800aba4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800aba8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800abac:	d332      	bcc.n	800ac14 <quorem+0xa0>
 800abae:	f04f 0e00 	mov.w	lr, #0
 800abb2:	4640      	mov	r0, r8
 800abb4:	46ac      	mov	ip, r5
 800abb6:	46f2      	mov	sl, lr
 800abb8:	f850 2b04 	ldr.w	r2, [r0], #4
 800abbc:	b293      	uxth	r3, r2
 800abbe:	fb06 e303 	mla	r3, r6, r3, lr
 800abc2:	0c12      	lsrs	r2, r2, #16
 800abc4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800abc8:	fb06 e202 	mla	r2, r6, r2, lr
 800abcc:	b29b      	uxth	r3, r3
 800abce:	ebaa 0303 	sub.w	r3, sl, r3
 800abd2:	f8dc a000 	ldr.w	sl, [ip]
 800abd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800abda:	fa1f fa8a 	uxth.w	sl, sl
 800abde:	4453      	add	r3, sl
 800abe0:	fa1f fa82 	uxth.w	sl, r2
 800abe4:	f8dc 2000 	ldr.w	r2, [ip]
 800abe8:	4581      	cmp	r9, r0
 800abea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800abee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800abf8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800abfc:	f84c 3b04 	str.w	r3, [ip], #4
 800ac00:	d2da      	bcs.n	800abb8 <quorem+0x44>
 800ac02:	f855 300b 	ldr.w	r3, [r5, fp]
 800ac06:	b92b      	cbnz	r3, 800ac14 <quorem+0xa0>
 800ac08:	9b01      	ldr	r3, [sp, #4]
 800ac0a:	3b04      	subs	r3, #4
 800ac0c:	429d      	cmp	r5, r3
 800ac0e:	461a      	mov	r2, r3
 800ac10:	d32f      	bcc.n	800ac72 <quorem+0xfe>
 800ac12:	613c      	str	r4, [r7, #16]
 800ac14:	4638      	mov	r0, r7
 800ac16:	f001 fc7f 	bl	800c518 <__mcmp>
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	db25      	blt.n	800ac6a <quorem+0xf6>
 800ac1e:	4628      	mov	r0, r5
 800ac20:	f04f 0c00 	mov.w	ip, #0
 800ac24:	3601      	adds	r6, #1
 800ac26:	f858 1b04 	ldr.w	r1, [r8], #4
 800ac2a:	f8d0 e000 	ldr.w	lr, [r0]
 800ac2e:	b28b      	uxth	r3, r1
 800ac30:	ebac 0303 	sub.w	r3, ip, r3
 800ac34:	fa1f f28e 	uxth.w	r2, lr
 800ac38:	4413      	add	r3, r2
 800ac3a:	0c0a      	lsrs	r2, r1, #16
 800ac3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ac40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ac44:	b29b      	uxth	r3, r3
 800ac46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac4a:	45c1      	cmp	r9, r8
 800ac4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ac50:	f840 3b04 	str.w	r3, [r0], #4
 800ac54:	d2e7      	bcs.n	800ac26 <quorem+0xb2>
 800ac56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac5e:	b922      	cbnz	r2, 800ac6a <quorem+0xf6>
 800ac60:	3b04      	subs	r3, #4
 800ac62:	429d      	cmp	r5, r3
 800ac64:	461a      	mov	r2, r3
 800ac66:	d30a      	bcc.n	800ac7e <quorem+0x10a>
 800ac68:	613c      	str	r4, [r7, #16]
 800ac6a:	4630      	mov	r0, r6
 800ac6c:	b003      	add	sp, #12
 800ac6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac72:	6812      	ldr	r2, [r2, #0]
 800ac74:	3b04      	subs	r3, #4
 800ac76:	2a00      	cmp	r2, #0
 800ac78:	d1cb      	bne.n	800ac12 <quorem+0x9e>
 800ac7a:	3c01      	subs	r4, #1
 800ac7c:	e7c6      	b.n	800ac0c <quorem+0x98>
 800ac7e:	6812      	ldr	r2, [r2, #0]
 800ac80:	3b04      	subs	r3, #4
 800ac82:	2a00      	cmp	r2, #0
 800ac84:	d1f0      	bne.n	800ac68 <quorem+0xf4>
 800ac86:	3c01      	subs	r4, #1
 800ac88:	e7eb      	b.n	800ac62 <quorem+0xee>
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	e7ee      	b.n	800ac6c <quorem+0xf8>
	...

0800ac90 <_dtoa_r>:
 800ac90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac94:	4616      	mov	r6, r2
 800ac96:	461f      	mov	r7, r3
 800ac98:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ac9a:	b099      	sub	sp, #100	; 0x64
 800ac9c:	4605      	mov	r5, r0
 800ac9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800aca2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800aca6:	b974      	cbnz	r4, 800acc6 <_dtoa_r+0x36>
 800aca8:	2010      	movs	r0, #16
 800acaa:	f001 f949 	bl	800bf40 <malloc>
 800acae:	4602      	mov	r2, r0
 800acb0:	6268      	str	r0, [r5, #36]	; 0x24
 800acb2:	b920      	cbnz	r0, 800acbe <_dtoa_r+0x2e>
 800acb4:	21ea      	movs	r1, #234	; 0xea
 800acb6:	4bae      	ldr	r3, [pc, #696]	; (800af70 <_dtoa_r+0x2e0>)
 800acb8:	48ae      	ldr	r0, [pc, #696]	; (800af74 <_dtoa_r+0x2e4>)
 800acba:	f002 f867 	bl	800cd8c <__assert_func>
 800acbe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800acc2:	6004      	str	r4, [r0, #0]
 800acc4:	60c4      	str	r4, [r0, #12]
 800acc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800acc8:	6819      	ldr	r1, [r3, #0]
 800acca:	b151      	cbz	r1, 800ace2 <_dtoa_r+0x52>
 800accc:	685a      	ldr	r2, [r3, #4]
 800acce:	2301      	movs	r3, #1
 800acd0:	4093      	lsls	r3, r2
 800acd2:	604a      	str	r2, [r1, #4]
 800acd4:	608b      	str	r3, [r1, #8]
 800acd6:	4628      	mov	r0, r5
 800acd8:	f001 f99a 	bl	800c010 <_Bfree>
 800acdc:	2200      	movs	r2, #0
 800acde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ace0:	601a      	str	r2, [r3, #0]
 800ace2:	1e3b      	subs	r3, r7, #0
 800ace4:	bfaf      	iteee	ge
 800ace6:	2300      	movge	r3, #0
 800ace8:	2201      	movlt	r2, #1
 800acea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800acee:	9305      	strlt	r3, [sp, #20]
 800acf0:	bfa8      	it	ge
 800acf2:	f8c8 3000 	strge.w	r3, [r8]
 800acf6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800acfa:	4b9f      	ldr	r3, [pc, #636]	; (800af78 <_dtoa_r+0x2e8>)
 800acfc:	bfb8      	it	lt
 800acfe:	f8c8 2000 	strlt.w	r2, [r8]
 800ad02:	ea33 0309 	bics.w	r3, r3, r9
 800ad06:	d119      	bne.n	800ad3c <_dtoa_r+0xac>
 800ad08:	f242 730f 	movw	r3, #9999	; 0x270f
 800ad0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ad0e:	6013      	str	r3, [r2, #0]
 800ad10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad14:	4333      	orrs	r3, r6
 800ad16:	f000 8580 	beq.w	800b81a <_dtoa_r+0xb8a>
 800ad1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad1c:	b953      	cbnz	r3, 800ad34 <_dtoa_r+0xa4>
 800ad1e:	4b97      	ldr	r3, [pc, #604]	; (800af7c <_dtoa_r+0x2ec>)
 800ad20:	e022      	b.n	800ad68 <_dtoa_r+0xd8>
 800ad22:	4b97      	ldr	r3, [pc, #604]	; (800af80 <_dtoa_r+0x2f0>)
 800ad24:	9308      	str	r3, [sp, #32]
 800ad26:	3308      	adds	r3, #8
 800ad28:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ad2a:	6013      	str	r3, [r2, #0]
 800ad2c:	9808      	ldr	r0, [sp, #32]
 800ad2e:	b019      	add	sp, #100	; 0x64
 800ad30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad34:	4b91      	ldr	r3, [pc, #580]	; (800af7c <_dtoa_r+0x2ec>)
 800ad36:	9308      	str	r3, [sp, #32]
 800ad38:	3303      	adds	r3, #3
 800ad3a:	e7f5      	b.n	800ad28 <_dtoa_r+0x98>
 800ad3c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ad40:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800ad44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad48:	2200      	movs	r2, #0
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	f7f5 fe98 	bl	8000a80 <__aeabi_dcmpeq>
 800ad50:	4680      	mov	r8, r0
 800ad52:	b158      	cbz	r0, 800ad6c <_dtoa_r+0xdc>
 800ad54:	2301      	movs	r3, #1
 800ad56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ad58:	6013      	str	r3, [r2, #0]
 800ad5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f000 8559 	beq.w	800b814 <_dtoa_r+0xb84>
 800ad62:	4888      	ldr	r0, [pc, #544]	; (800af84 <_dtoa_r+0x2f4>)
 800ad64:	6018      	str	r0, [r3, #0]
 800ad66:	1e43      	subs	r3, r0, #1
 800ad68:	9308      	str	r3, [sp, #32]
 800ad6a:	e7df      	b.n	800ad2c <_dtoa_r+0x9c>
 800ad6c:	ab16      	add	r3, sp, #88	; 0x58
 800ad6e:	9301      	str	r3, [sp, #4]
 800ad70:	ab17      	add	r3, sp, #92	; 0x5c
 800ad72:	9300      	str	r3, [sp, #0]
 800ad74:	4628      	mov	r0, r5
 800ad76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ad7a:	f001 fcf3 	bl	800c764 <__d2b>
 800ad7e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ad82:	4682      	mov	sl, r0
 800ad84:	2c00      	cmp	r4, #0
 800ad86:	d07e      	beq.n	800ae86 <_dtoa_r+0x1f6>
 800ad88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ad8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad8e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ad92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ad96:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ad9a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ad9e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ada2:	2200      	movs	r2, #0
 800ada4:	4b78      	ldr	r3, [pc, #480]	; (800af88 <_dtoa_r+0x2f8>)
 800ada6:	f7f5 fa4b 	bl	8000240 <__aeabi_dsub>
 800adaa:	a36b      	add	r3, pc, #428	; (adr r3, 800af58 <_dtoa_r+0x2c8>)
 800adac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb0:	f7f5 fbfe 	bl	80005b0 <__aeabi_dmul>
 800adb4:	a36a      	add	r3, pc, #424	; (adr r3, 800af60 <_dtoa_r+0x2d0>)
 800adb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adba:	f7f5 fa43 	bl	8000244 <__adddf3>
 800adbe:	4606      	mov	r6, r0
 800adc0:	4620      	mov	r0, r4
 800adc2:	460f      	mov	r7, r1
 800adc4:	f7f5 fb8a 	bl	80004dc <__aeabi_i2d>
 800adc8:	a367      	add	r3, pc, #412	; (adr r3, 800af68 <_dtoa_r+0x2d8>)
 800adca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adce:	f7f5 fbef 	bl	80005b0 <__aeabi_dmul>
 800add2:	4602      	mov	r2, r0
 800add4:	460b      	mov	r3, r1
 800add6:	4630      	mov	r0, r6
 800add8:	4639      	mov	r1, r7
 800adda:	f7f5 fa33 	bl	8000244 <__adddf3>
 800adde:	4606      	mov	r6, r0
 800ade0:	460f      	mov	r7, r1
 800ade2:	f7f5 fe95 	bl	8000b10 <__aeabi_d2iz>
 800ade6:	2200      	movs	r2, #0
 800ade8:	4681      	mov	r9, r0
 800adea:	2300      	movs	r3, #0
 800adec:	4630      	mov	r0, r6
 800adee:	4639      	mov	r1, r7
 800adf0:	f7f5 fe50 	bl	8000a94 <__aeabi_dcmplt>
 800adf4:	b148      	cbz	r0, 800ae0a <_dtoa_r+0x17a>
 800adf6:	4648      	mov	r0, r9
 800adf8:	f7f5 fb70 	bl	80004dc <__aeabi_i2d>
 800adfc:	4632      	mov	r2, r6
 800adfe:	463b      	mov	r3, r7
 800ae00:	f7f5 fe3e 	bl	8000a80 <__aeabi_dcmpeq>
 800ae04:	b908      	cbnz	r0, 800ae0a <_dtoa_r+0x17a>
 800ae06:	f109 39ff 	add.w	r9, r9, #4294967295
 800ae0a:	f1b9 0f16 	cmp.w	r9, #22
 800ae0e:	d857      	bhi.n	800aec0 <_dtoa_r+0x230>
 800ae10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae14:	4b5d      	ldr	r3, [pc, #372]	; (800af8c <_dtoa_r+0x2fc>)
 800ae16:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800ae1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae1e:	f7f5 fe39 	bl	8000a94 <__aeabi_dcmplt>
 800ae22:	2800      	cmp	r0, #0
 800ae24:	d04e      	beq.n	800aec4 <_dtoa_r+0x234>
 800ae26:	2300      	movs	r3, #0
 800ae28:	f109 39ff 	add.w	r9, r9, #4294967295
 800ae2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ae30:	1b1c      	subs	r4, r3, r4
 800ae32:	1e63      	subs	r3, r4, #1
 800ae34:	9309      	str	r3, [sp, #36]	; 0x24
 800ae36:	bf49      	itett	mi
 800ae38:	f1c4 0301 	rsbmi	r3, r4, #1
 800ae3c:	2300      	movpl	r3, #0
 800ae3e:	9306      	strmi	r3, [sp, #24]
 800ae40:	2300      	movmi	r3, #0
 800ae42:	bf54      	ite	pl
 800ae44:	9306      	strpl	r3, [sp, #24]
 800ae46:	9309      	strmi	r3, [sp, #36]	; 0x24
 800ae48:	f1b9 0f00 	cmp.w	r9, #0
 800ae4c:	db3c      	blt.n	800aec8 <_dtoa_r+0x238>
 800ae4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae50:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800ae54:	444b      	add	r3, r9
 800ae56:	9309      	str	r3, [sp, #36]	; 0x24
 800ae58:	2300      	movs	r3, #0
 800ae5a:	930a      	str	r3, [sp, #40]	; 0x28
 800ae5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae5e:	2b09      	cmp	r3, #9
 800ae60:	d86c      	bhi.n	800af3c <_dtoa_r+0x2ac>
 800ae62:	2b05      	cmp	r3, #5
 800ae64:	bfc4      	itt	gt
 800ae66:	3b04      	subgt	r3, #4
 800ae68:	9322      	strgt	r3, [sp, #136]	; 0x88
 800ae6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae6c:	bfc8      	it	gt
 800ae6e:	2400      	movgt	r4, #0
 800ae70:	f1a3 0302 	sub.w	r3, r3, #2
 800ae74:	bfd8      	it	le
 800ae76:	2401      	movle	r4, #1
 800ae78:	2b03      	cmp	r3, #3
 800ae7a:	f200 808b 	bhi.w	800af94 <_dtoa_r+0x304>
 800ae7e:	e8df f003 	tbb	[pc, r3]
 800ae82:	4f2d      	.short	0x4f2d
 800ae84:	5b4d      	.short	0x5b4d
 800ae86:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800ae8a:	441c      	add	r4, r3
 800ae8c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800ae90:	2b20      	cmp	r3, #32
 800ae92:	bfc3      	ittte	gt
 800ae94:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ae98:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800ae9c:	fa09 f303 	lslgt.w	r3, r9, r3
 800aea0:	f1c3 0320 	rsble	r3, r3, #32
 800aea4:	bfc6      	itte	gt
 800aea6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800aeaa:	4318      	orrgt	r0, r3
 800aeac:	fa06 f003 	lslle.w	r0, r6, r3
 800aeb0:	f7f5 fb04 	bl	80004bc <__aeabi_ui2d>
 800aeb4:	2301      	movs	r3, #1
 800aeb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800aeba:	3c01      	subs	r4, #1
 800aebc:	9313      	str	r3, [sp, #76]	; 0x4c
 800aebe:	e770      	b.n	800ada2 <_dtoa_r+0x112>
 800aec0:	2301      	movs	r3, #1
 800aec2:	e7b3      	b.n	800ae2c <_dtoa_r+0x19c>
 800aec4:	900f      	str	r0, [sp, #60]	; 0x3c
 800aec6:	e7b2      	b.n	800ae2e <_dtoa_r+0x19e>
 800aec8:	9b06      	ldr	r3, [sp, #24]
 800aeca:	eba3 0309 	sub.w	r3, r3, r9
 800aece:	9306      	str	r3, [sp, #24]
 800aed0:	f1c9 0300 	rsb	r3, r9, #0
 800aed4:	930a      	str	r3, [sp, #40]	; 0x28
 800aed6:	2300      	movs	r3, #0
 800aed8:	930e      	str	r3, [sp, #56]	; 0x38
 800aeda:	e7bf      	b.n	800ae5c <_dtoa_r+0x1cc>
 800aedc:	2300      	movs	r3, #0
 800aede:	930b      	str	r3, [sp, #44]	; 0x2c
 800aee0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	dc59      	bgt.n	800af9a <_dtoa_r+0x30a>
 800aee6:	f04f 0b01 	mov.w	fp, #1
 800aeea:	465b      	mov	r3, fp
 800aeec:	f8cd b008 	str.w	fp, [sp, #8]
 800aef0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800aef4:	2200      	movs	r2, #0
 800aef6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800aef8:	6042      	str	r2, [r0, #4]
 800aefa:	2204      	movs	r2, #4
 800aefc:	f102 0614 	add.w	r6, r2, #20
 800af00:	429e      	cmp	r6, r3
 800af02:	6841      	ldr	r1, [r0, #4]
 800af04:	d94f      	bls.n	800afa6 <_dtoa_r+0x316>
 800af06:	4628      	mov	r0, r5
 800af08:	f001 f842 	bl	800bf90 <_Balloc>
 800af0c:	9008      	str	r0, [sp, #32]
 800af0e:	2800      	cmp	r0, #0
 800af10:	d14d      	bne.n	800afae <_dtoa_r+0x31e>
 800af12:	4602      	mov	r2, r0
 800af14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800af18:	4b1d      	ldr	r3, [pc, #116]	; (800af90 <_dtoa_r+0x300>)
 800af1a:	e6cd      	b.n	800acb8 <_dtoa_r+0x28>
 800af1c:	2301      	movs	r3, #1
 800af1e:	e7de      	b.n	800aede <_dtoa_r+0x24e>
 800af20:	2300      	movs	r3, #0
 800af22:	930b      	str	r3, [sp, #44]	; 0x2c
 800af24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800af26:	eb09 0b03 	add.w	fp, r9, r3
 800af2a:	f10b 0301 	add.w	r3, fp, #1
 800af2e:	2b01      	cmp	r3, #1
 800af30:	9302      	str	r3, [sp, #8]
 800af32:	bfb8      	it	lt
 800af34:	2301      	movlt	r3, #1
 800af36:	e7dd      	b.n	800aef4 <_dtoa_r+0x264>
 800af38:	2301      	movs	r3, #1
 800af3a:	e7f2      	b.n	800af22 <_dtoa_r+0x292>
 800af3c:	2401      	movs	r4, #1
 800af3e:	2300      	movs	r3, #0
 800af40:	940b      	str	r4, [sp, #44]	; 0x2c
 800af42:	9322      	str	r3, [sp, #136]	; 0x88
 800af44:	f04f 3bff 	mov.w	fp, #4294967295
 800af48:	2200      	movs	r2, #0
 800af4a:	2312      	movs	r3, #18
 800af4c:	f8cd b008 	str.w	fp, [sp, #8]
 800af50:	9223      	str	r2, [sp, #140]	; 0x8c
 800af52:	e7cf      	b.n	800aef4 <_dtoa_r+0x264>
 800af54:	f3af 8000 	nop.w
 800af58:	636f4361 	.word	0x636f4361
 800af5c:	3fd287a7 	.word	0x3fd287a7
 800af60:	8b60c8b3 	.word	0x8b60c8b3
 800af64:	3fc68a28 	.word	0x3fc68a28
 800af68:	509f79fb 	.word	0x509f79fb
 800af6c:	3fd34413 	.word	0x3fd34413
 800af70:	0800dbfe 	.word	0x0800dbfe
 800af74:	0800dc15 	.word	0x0800dc15
 800af78:	7ff00000 	.word	0x7ff00000
 800af7c:	0800dbfa 	.word	0x0800dbfa
 800af80:	0800dbf1 	.word	0x0800dbf1
 800af84:	0800da71 	.word	0x0800da71
 800af88:	3ff80000 	.word	0x3ff80000
 800af8c:	0800dd90 	.word	0x0800dd90
 800af90:	0800dc74 	.word	0x0800dc74
 800af94:	2301      	movs	r3, #1
 800af96:	930b      	str	r3, [sp, #44]	; 0x2c
 800af98:	e7d4      	b.n	800af44 <_dtoa_r+0x2b4>
 800af9a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800af9e:	465b      	mov	r3, fp
 800afa0:	f8cd b008 	str.w	fp, [sp, #8]
 800afa4:	e7a6      	b.n	800aef4 <_dtoa_r+0x264>
 800afa6:	3101      	adds	r1, #1
 800afa8:	6041      	str	r1, [r0, #4]
 800afaa:	0052      	lsls	r2, r2, #1
 800afac:	e7a6      	b.n	800aefc <_dtoa_r+0x26c>
 800afae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800afb0:	9a08      	ldr	r2, [sp, #32]
 800afb2:	601a      	str	r2, [r3, #0]
 800afb4:	9b02      	ldr	r3, [sp, #8]
 800afb6:	2b0e      	cmp	r3, #14
 800afb8:	f200 80a8 	bhi.w	800b10c <_dtoa_r+0x47c>
 800afbc:	2c00      	cmp	r4, #0
 800afbe:	f000 80a5 	beq.w	800b10c <_dtoa_r+0x47c>
 800afc2:	f1b9 0f00 	cmp.w	r9, #0
 800afc6:	dd34      	ble.n	800b032 <_dtoa_r+0x3a2>
 800afc8:	4a9a      	ldr	r2, [pc, #616]	; (800b234 <_dtoa_r+0x5a4>)
 800afca:	f009 030f 	and.w	r3, r9, #15
 800afce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800afd2:	f419 7f80 	tst.w	r9, #256	; 0x100
 800afd6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800afda:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800afde:	ea4f 1429 	mov.w	r4, r9, asr #4
 800afe2:	d016      	beq.n	800b012 <_dtoa_r+0x382>
 800afe4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800afe8:	4b93      	ldr	r3, [pc, #588]	; (800b238 <_dtoa_r+0x5a8>)
 800afea:	2703      	movs	r7, #3
 800afec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aff0:	f7f5 fc08 	bl	8000804 <__aeabi_ddiv>
 800aff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aff8:	f004 040f 	and.w	r4, r4, #15
 800affc:	4e8e      	ldr	r6, [pc, #568]	; (800b238 <_dtoa_r+0x5a8>)
 800affe:	b954      	cbnz	r4, 800b016 <_dtoa_r+0x386>
 800b000:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b004:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b008:	f7f5 fbfc 	bl	8000804 <__aeabi_ddiv>
 800b00c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b010:	e029      	b.n	800b066 <_dtoa_r+0x3d6>
 800b012:	2702      	movs	r7, #2
 800b014:	e7f2      	b.n	800affc <_dtoa_r+0x36c>
 800b016:	07e1      	lsls	r1, r4, #31
 800b018:	d508      	bpl.n	800b02c <_dtoa_r+0x39c>
 800b01a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b01e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b022:	f7f5 fac5 	bl	80005b0 <__aeabi_dmul>
 800b026:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b02a:	3701      	adds	r7, #1
 800b02c:	1064      	asrs	r4, r4, #1
 800b02e:	3608      	adds	r6, #8
 800b030:	e7e5      	b.n	800affe <_dtoa_r+0x36e>
 800b032:	f000 80a5 	beq.w	800b180 <_dtoa_r+0x4f0>
 800b036:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b03a:	f1c9 0400 	rsb	r4, r9, #0
 800b03e:	4b7d      	ldr	r3, [pc, #500]	; (800b234 <_dtoa_r+0x5a4>)
 800b040:	f004 020f 	and.w	r2, r4, #15
 800b044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04c:	f7f5 fab0 	bl	80005b0 <__aeabi_dmul>
 800b050:	2702      	movs	r7, #2
 800b052:	2300      	movs	r3, #0
 800b054:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b058:	4e77      	ldr	r6, [pc, #476]	; (800b238 <_dtoa_r+0x5a8>)
 800b05a:	1124      	asrs	r4, r4, #4
 800b05c:	2c00      	cmp	r4, #0
 800b05e:	f040 8084 	bne.w	800b16a <_dtoa_r+0x4da>
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1d2      	bne.n	800b00c <_dtoa_r+0x37c>
 800b066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b068:	2b00      	cmp	r3, #0
 800b06a:	f000 808b 	beq.w	800b184 <_dtoa_r+0x4f4>
 800b06e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b072:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b076:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b07a:	2200      	movs	r2, #0
 800b07c:	4b6f      	ldr	r3, [pc, #444]	; (800b23c <_dtoa_r+0x5ac>)
 800b07e:	f7f5 fd09 	bl	8000a94 <__aeabi_dcmplt>
 800b082:	2800      	cmp	r0, #0
 800b084:	d07e      	beq.n	800b184 <_dtoa_r+0x4f4>
 800b086:	9b02      	ldr	r3, [sp, #8]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d07b      	beq.n	800b184 <_dtoa_r+0x4f4>
 800b08c:	f1bb 0f00 	cmp.w	fp, #0
 800b090:	dd38      	ble.n	800b104 <_dtoa_r+0x474>
 800b092:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b096:	2200      	movs	r2, #0
 800b098:	4b69      	ldr	r3, [pc, #420]	; (800b240 <_dtoa_r+0x5b0>)
 800b09a:	f7f5 fa89 	bl	80005b0 <__aeabi_dmul>
 800b09e:	465c      	mov	r4, fp
 800b0a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0a4:	f109 38ff 	add.w	r8, r9, #4294967295
 800b0a8:	3701      	adds	r7, #1
 800b0aa:	4638      	mov	r0, r7
 800b0ac:	f7f5 fa16 	bl	80004dc <__aeabi_i2d>
 800b0b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0b4:	f7f5 fa7c 	bl	80005b0 <__aeabi_dmul>
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	4b62      	ldr	r3, [pc, #392]	; (800b244 <_dtoa_r+0x5b4>)
 800b0bc:	f7f5 f8c2 	bl	8000244 <__adddf3>
 800b0c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b0c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b0c8:	9611      	str	r6, [sp, #68]	; 0x44
 800b0ca:	2c00      	cmp	r4, #0
 800b0cc:	d15d      	bne.n	800b18a <_dtoa_r+0x4fa>
 800b0ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	4b5c      	ldr	r3, [pc, #368]	; (800b248 <_dtoa_r+0x5b8>)
 800b0d6:	f7f5 f8b3 	bl	8000240 <__aeabi_dsub>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	460b      	mov	r3, r1
 800b0de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0e2:	4633      	mov	r3, r6
 800b0e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0e6:	f7f5 fcf3 	bl	8000ad0 <__aeabi_dcmpgt>
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	f040 829e 	bne.w	800b62c <_dtoa_r+0x99c>
 800b0f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b0f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b0fa:	f7f5 fccb 	bl	8000a94 <__aeabi_dcmplt>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	f040 8292 	bne.w	800b628 <_dtoa_r+0x998>
 800b104:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800b108:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b10c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b10e:	2b00      	cmp	r3, #0
 800b110:	f2c0 8153 	blt.w	800b3ba <_dtoa_r+0x72a>
 800b114:	f1b9 0f0e 	cmp.w	r9, #14
 800b118:	f300 814f 	bgt.w	800b3ba <_dtoa_r+0x72a>
 800b11c:	4b45      	ldr	r3, [pc, #276]	; (800b234 <_dtoa_r+0x5a4>)
 800b11e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b122:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b126:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800b12a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	f280 80db 	bge.w	800b2e8 <_dtoa_r+0x658>
 800b132:	9b02      	ldr	r3, [sp, #8]
 800b134:	2b00      	cmp	r3, #0
 800b136:	f300 80d7 	bgt.w	800b2e8 <_dtoa_r+0x658>
 800b13a:	f040 8274 	bne.w	800b626 <_dtoa_r+0x996>
 800b13e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b142:	2200      	movs	r2, #0
 800b144:	4b40      	ldr	r3, [pc, #256]	; (800b248 <_dtoa_r+0x5b8>)
 800b146:	f7f5 fa33 	bl	80005b0 <__aeabi_dmul>
 800b14a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b14e:	f7f5 fcb5 	bl	8000abc <__aeabi_dcmpge>
 800b152:	9c02      	ldr	r4, [sp, #8]
 800b154:	4626      	mov	r6, r4
 800b156:	2800      	cmp	r0, #0
 800b158:	f040 824a 	bne.w	800b5f0 <_dtoa_r+0x960>
 800b15c:	2331      	movs	r3, #49	; 0x31
 800b15e:	9f08      	ldr	r7, [sp, #32]
 800b160:	f109 0901 	add.w	r9, r9, #1
 800b164:	f807 3b01 	strb.w	r3, [r7], #1
 800b168:	e246      	b.n	800b5f8 <_dtoa_r+0x968>
 800b16a:	07e2      	lsls	r2, r4, #31
 800b16c:	d505      	bpl.n	800b17a <_dtoa_r+0x4ea>
 800b16e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b172:	f7f5 fa1d 	bl	80005b0 <__aeabi_dmul>
 800b176:	2301      	movs	r3, #1
 800b178:	3701      	adds	r7, #1
 800b17a:	1064      	asrs	r4, r4, #1
 800b17c:	3608      	adds	r6, #8
 800b17e:	e76d      	b.n	800b05c <_dtoa_r+0x3cc>
 800b180:	2702      	movs	r7, #2
 800b182:	e770      	b.n	800b066 <_dtoa_r+0x3d6>
 800b184:	46c8      	mov	r8, r9
 800b186:	9c02      	ldr	r4, [sp, #8]
 800b188:	e78f      	b.n	800b0aa <_dtoa_r+0x41a>
 800b18a:	9908      	ldr	r1, [sp, #32]
 800b18c:	4b29      	ldr	r3, [pc, #164]	; (800b234 <_dtoa_r+0x5a4>)
 800b18e:	4421      	add	r1, r4
 800b190:	9112      	str	r1, [sp, #72]	; 0x48
 800b192:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b194:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b198:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b19c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b1a0:	2900      	cmp	r1, #0
 800b1a2:	d055      	beq.n	800b250 <_dtoa_r+0x5c0>
 800b1a4:	2000      	movs	r0, #0
 800b1a6:	4929      	ldr	r1, [pc, #164]	; (800b24c <_dtoa_r+0x5bc>)
 800b1a8:	f7f5 fb2c 	bl	8000804 <__aeabi_ddiv>
 800b1ac:	463b      	mov	r3, r7
 800b1ae:	4632      	mov	r2, r6
 800b1b0:	f7f5 f846 	bl	8000240 <__aeabi_dsub>
 800b1b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b1b8:	9f08      	ldr	r7, [sp, #32]
 800b1ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1be:	f7f5 fca7 	bl	8000b10 <__aeabi_d2iz>
 800b1c2:	4604      	mov	r4, r0
 800b1c4:	f7f5 f98a 	bl	80004dc <__aeabi_i2d>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1d0:	f7f5 f836 	bl	8000240 <__aeabi_dsub>
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	3430      	adds	r4, #48	; 0x30
 800b1da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b1e2:	f807 4b01 	strb.w	r4, [r7], #1
 800b1e6:	f7f5 fc55 	bl	8000a94 <__aeabi_dcmplt>
 800b1ea:	2800      	cmp	r0, #0
 800b1ec:	d174      	bne.n	800b2d8 <_dtoa_r+0x648>
 800b1ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1f2:	2000      	movs	r0, #0
 800b1f4:	4911      	ldr	r1, [pc, #68]	; (800b23c <_dtoa_r+0x5ac>)
 800b1f6:	f7f5 f823 	bl	8000240 <__aeabi_dsub>
 800b1fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b1fe:	f7f5 fc49 	bl	8000a94 <__aeabi_dcmplt>
 800b202:	2800      	cmp	r0, #0
 800b204:	f040 80b6 	bne.w	800b374 <_dtoa_r+0x6e4>
 800b208:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b20a:	429f      	cmp	r7, r3
 800b20c:	f43f af7a 	beq.w	800b104 <_dtoa_r+0x474>
 800b210:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b214:	2200      	movs	r2, #0
 800b216:	4b0a      	ldr	r3, [pc, #40]	; (800b240 <_dtoa_r+0x5b0>)
 800b218:	f7f5 f9ca 	bl	80005b0 <__aeabi_dmul>
 800b21c:	2200      	movs	r2, #0
 800b21e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b222:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b226:	4b06      	ldr	r3, [pc, #24]	; (800b240 <_dtoa_r+0x5b0>)
 800b228:	f7f5 f9c2 	bl	80005b0 <__aeabi_dmul>
 800b22c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b230:	e7c3      	b.n	800b1ba <_dtoa_r+0x52a>
 800b232:	bf00      	nop
 800b234:	0800dd90 	.word	0x0800dd90
 800b238:	0800dd68 	.word	0x0800dd68
 800b23c:	3ff00000 	.word	0x3ff00000
 800b240:	40240000 	.word	0x40240000
 800b244:	401c0000 	.word	0x401c0000
 800b248:	40140000 	.word	0x40140000
 800b24c:	3fe00000 	.word	0x3fe00000
 800b250:	4630      	mov	r0, r6
 800b252:	4639      	mov	r1, r7
 800b254:	f7f5 f9ac 	bl	80005b0 <__aeabi_dmul>
 800b258:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b25a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b25e:	9c08      	ldr	r4, [sp, #32]
 800b260:	9314      	str	r3, [sp, #80]	; 0x50
 800b262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b266:	f7f5 fc53 	bl	8000b10 <__aeabi_d2iz>
 800b26a:	9015      	str	r0, [sp, #84]	; 0x54
 800b26c:	f7f5 f936 	bl	80004dc <__aeabi_i2d>
 800b270:	4602      	mov	r2, r0
 800b272:	460b      	mov	r3, r1
 800b274:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b278:	f7f4 ffe2 	bl	8000240 <__aeabi_dsub>
 800b27c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b27e:	4606      	mov	r6, r0
 800b280:	3330      	adds	r3, #48	; 0x30
 800b282:	f804 3b01 	strb.w	r3, [r4], #1
 800b286:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b288:	460f      	mov	r7, r1
 800b28a:	429c      	cmp	r4, r3
 800b28c:	f04f 0200 	mov.w	r2, #0
 800b290:	d124      	bne.n	800b2dc <_dtoa_r+0x64c>
 800b292:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b296:	4bb3      	ldr	r3, [pc, #716]	; (800b564 <_dtoa_r+0x8d4>)
 800b298:	f7f4 ffd4 	bl	8000244 <__adddf3>
 800b29c:	4602      	mov	r2, r0
 800b29e:	460b      	mov	r3, r1
 800b2a0:	4630      	mov	r0, r6
 800b2a2:	4639      	mov	r1, r7
 800b2a4:	f7f5 fc14 	bl	8000ad0 <__aeabi_dcmpgt>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	d162      	bne.n	800b372 <_dtoa_r+0x6e2>
 800b2ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b2b0:	2000      	movs	r0, #0
 800b2b2:	49ac      	ldr	r1, [pc, #688]	; (800b564 <_dtoa_r+0x8d4>)
 800b2b4:	f7f4 ffc4 	bl	8000240 <__aeabi_dsub>
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	4630      	mov	r0, r6
 800b2be:	4639      	mov	r1, r7
 800b2c0:	f7f5 fbe8 	bl	8000a94 <__aeabi_dcmplt>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	f43f af1d 	beq.w	800b104 <_dtoa_r+0x474>
 800b2ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800b2cc:	1e7b      	subs	r3, r7, #1
 800b2ce:	9314      	str	r3, [sp, #80]	; 0x50
 800b2d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800b2d4:	2b30      	cmp	r3, #48	; 0x30
 800b2d6:	d0f8      	beq.n	800b2ca <_dtoa_r+0x63a>
 800b2d8:	46c1      	mov	r9, r8
 800b2da:	e03a      	b.n	800b352 <_dtoa_r+0x6c2>
 800b2dc:	4ba2      	ldr	r3, [pc, #648]	; (800b568 <_dtoa_r+0x8d8>)
 800b2de:	f7f5 f967 	bl	80005b0 <__aeabi_dmul>
 800b2e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2e6:	e7bc      	b.n	800b262 <_dtoa_r+0x5d2>
 800b2e8:	9f08      	ldr	r7, [sp, #32]
 800b2ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b2ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2f2:	f7f5 fa87 	bl	8000804 <__aeabi_ddiv>
 800b2f6:	f7f5 fc0b 	bl	8000b10 <__aeabi_d2iz>
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	f7f5 f8ee 	bl	80004dc <__aeabi_i2d>
 800b300:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b304:	f7f5 f954 	bl	80005b0 <__aeabi_dmul>
 800b308:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800b30c:	460b      	mov	r3, r1
 800b30e:	4602      	mov	r2, r0
 800b310:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b314:	f7f4 ff94 	bl	8000240 <__aeabi_dsub>
 800b318:	f807 6b01 	strb.w	r6, [r7], #1
 800b31c:	9e08      	ldr	r6, [sp, #32]
 800b31e:	9b02      	ldr	r3, [sp, #8]
 800b320:	1bbe      	subs	r6, r7, r6
 800b322:	42b3      	cmp	r3, r6
 800b324:	d13a      	bne.n	800b39c <_dtoa_r+0x70c>
 800b326:	4602      	mov	r2, r0
 800b328:	460b      	mov	r3, r1
 800b32a:	f7f4 ff8b 	bl	8000244 <__adddf3>
 800b32e:	4602      	mov	r2, r0
 800b330:	460b      	mov	r3, r1
 800b332:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b336:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b33a:	f7f5 fbc9 	bl	8000ad0 <__aeabi_dcmpgt>
 800b33e:	bb58      	cbnz	r0, 800b398 <_dtoa_r+0x708>
 800b340:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b348:	f7f5 fb9a 	bl	8000a80 <__aeabi_dcmpeq>
 800b34c:	b108      	cbz	r0, 800b352 <_dtoa_r+0x6c2>
 800b34e:	07e1      	lsls	r1, r4, #31
 800b350:	d422      	bmi.n	800b398 <_dtoa_r+0x708>
 800b352:	4628      	mov	r0, r5
 800b354:	4651      	mov	r1, sl
 800b356:	f000 fe5b 	bl	800c010 <_Bfree>
 800b35a:	2300      	movs	r3, #0
 800b35c:	703b      	strb	r3, [r7, #0]
 800b35e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b360:	f109 0001 	add.w	r0, r9, #1
 800b364:	6018      	str	r0, [r3, #0]
 800b366:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f43f acdf 	beq.w	800ad2c <_dtoa_r+0x9c>
 800b36e:	601f      	str	r7, [r3, #0]
 800b370:	e4dc      	b.n	800ad2c <_dtoa_r+0x9c>
 800b372:	4627      	mov	r7, r4
 800b374:	463b      	mov	r3, r7
 800b376:	461f      	mov	r7, r3
 800b378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b37c:	2a39      	cmp	r2, #57	; 0x39
 800b37e:	d107      	bne.n	800b390 <_dtoa_r+0x700>
 800b380:	9a08      	ldr	r2, [sp, #32]
 800b382:	429a      	cmp	r2, r3
 800b384:	d1f7      	bne.n	800b376 <_dtoa_r+0x6e6>
 800b386:	2230      	movs	r2, #48	; 0x30
 800b388:	9908      	ldr	r1, [sp, #32]
 800b38a:	f108 0801 	add.w	r8, r8, #1
 800b38e:	700a      	strb	r2, [r1, #0]
 800b390:	781a      	ldrb	r2, [r3, #0]
 800b392:	3201      	adds	r2, #1
 800b394:	701a      	strb	r2, [r3, #0]
 800b396:	e79f      	b.n	800b2d8 <_dtoa_r+0x648>
 800b398:	46c8      	mov	r8, r9
 800b39a:	e7eb      	b.n	800b374 <_dtoa_r+0x6e4>
 800b39c:	2200      	movs	r2, #0
 800b39e:	4b72      	ldr	r3, [pc, #456]	; (800b568 <_dtoa_r+0x8d8>)
 800b3a0:	f7f5 f906 	bl	80005b0 <__aeabi_dmul>
 800b3a4:	4602      	mov	r2, r0
 800b3a6:	460b      	mov	r3, r1
 800b3a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	f7f5 fb66 	bl	8000a80 <__aeabi_dcmpeq>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d098      	beq.n	800b2ea <_dtoa_r+0x65a>
 800b3b8:	e7cb      	b.n	800b352 <_dtoa_r+0x6c2>
 800b3ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b3bc:	2a00      	cmp	r2, #0
 800b3be:	f000 80cd 	beq.w	800b55c <_dtoa_r+0x8cc>
 800b3c2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b3c4:	2a01      	cmp	r2, #1
 800b3c6:	f300 80af 	bgt.w	800b528 <_dtoa_r+0x898>
 800b3ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b3cc:	2a00      	cmp	r2, #0
 800b3ce:	f000 80a7 	beq.w	800b520 <_dtoa_r+0x890>
 800b3d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b3d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b3d8:	9f06      	ldr	r7, [sp, #24]
 800b3da:	9a06      	ldr	r2, [sp, #24]
 800b3dc:	2101      	movs	r1, #1
 800b3de:	441a      	add	r2, r3
 800b3e0:	9206      	str	r2, [sp, #24]
 800b3e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	441a      	add	r2, r3
 800b3e8:	9209      	str	r2, [sp, #36]	; 0x24
 800b3ea:	f000 ff15 	bl	800c218 <__i2b>
 800b3ee:	4606      	mov	r6, r0
 800b3f0:	2f00      	cmp	r7, #0
 800b3f2:	dd0c      	ble.n	800b40e <_dtoa_r+0x77e>
 800b3f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	dd09      	ble.n	800b40e <_dtoa_r+0x77e>
 800b3fa:	42bb      	cmp	r3, r7
 800b3fc:	bfa8      	it	ge
 800b3fe:	463b      	movge	r3, r7
 800b400:	9a06      	ldr	r2, [sp, #24]
 800b402:	1aff      	subs	r7, r7, r3
 800b404:	1ad2      	subs	r2, r2, r3
 800b406:	9206      	str	r2, [sp, #24]
 800b408:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b40a:	1ad3      	subs	r3, r2, r3
 800b40c:	9309      	str	r3, [sp, #36]	; 0x24
 800b40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b410:	b1f3      	cbz	r3, 800b450 <_dtoa_r+0x7c0>
 800b412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b414:	2b00      	cmp	r3, #0
 800b416:	f000 80a9 	beq.w	800b56c <_dtoa_r+0x8dc>
 800b41a:	2c00      	cmp	r4, #0
 800b41c:	dd10      	ble.n	800b440 <_dtoa_r+0x7b0>
 800b41e:	4631      	mov	r1, r6
 800b420:	4622      	mov	r2, r4
 800b422:	4628      	mov	r0, r5
 800b424:	f000 ffb2 	bl	800c38c <__pow5mult>
 800b428:	4652      	mov	r2, sl
 800b42a:	4601      	mov	r1, r0
 800b42c:	4606      	mov	r6, r0
 800b42e:	4628      	mov	r0, r5
 800b430:	f000 ff08 	bl	800c244 <__multiply>
 800b434:	4680      	mov	r8, r0
 800b436:	4651      	mov	r1, sl
 800b438:	4628      	mov	r0, r5
 800b43a:	f000 fde9 	bl	800c010 <_Bfree>
 800b43e:	46c2      	mov	sl, r8
 800b440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b442:	1b1a      	subs	r2, r3, r4
 800b444:	d004      	beq.n	800b450 <_dtoa_r+0x7c0>
 800b446:	4651      	mov	r1, sl
 800b448:	4628      	mov	r0, r5
 800b44a:	f000 ff9f 	bl	800c38c <__pow5mult>
 800b44e:	4682      	mov	sl, r0
 800b450:	2101      	movs	r1, #1
 800b452:	4628      	mov	r0, r5
 800b454:	f000 fee0 	bl	800c218 <__i2b>
 800b458:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b45a:	4604      	mov	r4, r0
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	f340 8087 	ble.w	800b570 <_dtoa_r+0x8e0>
 800b462:	461a      	mov	r2, r3
 800b464:	4601      	mov	r1, r0
 800b466:	4628      	mov	r0, r5
 800b468:	f000 ff90 	bl	800c38c <__pow5mult>
 800b46c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b46e:	4604      	mov	r4, r0
 800b470:	2b01      	cmp	r3, #1
 800b472:	f340 8080 	ble.w	800b576 <_dtoa_r+0x8e6>
 800b476:	f04f 0800 	mov.w	r8, #0
 800b47a:	6923      	ldr	r3, [r4, #16]
 800b47c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b480:	6918      	ldr	r0, [r3, #16]
 800b482:	f000 fe7b 	bl	800c17c <__hi0bits>
 800b486:	f1c0 0020 	rsb	r0, r0, #32
 800b48a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b48c:	4418      	add	r0, r3
 800b48e:	f010 001f 	ands.w	r0, r0, #31
 800b492:	f000 8092 	beq.w	800b5ba <_dtoa_r+0x92a>
 800b496:	f1c0 0320 	rsb	r3, r0, #32
 800b49a:	2b04      	cmp	r3, #4
 800b49c:	f340 808a 	ble.w	800b5b4 <_dtoa_r+0x924>
 800b4a0:	f1c0 001c 	rsb	r0, r0, #28
 800b4a4:	9b06      	ldr	r3, [sp, #24]
 800b4a6:	4407      	add	r7, r0
 800b4a8:	4403      	add	r3, r0
 800b4aa:	9306      	str	r3, [sp, #24]
 800b4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ae:	4403      	add	r3, r0
 800b4b0:	9309      	str	r3, [sp, #36]	; 0x24
 800b4b2:	9b06      	ldr	r3, [sp, #24]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	dd05      	ble.n	800b4c4 <_dtoa_r+0x834>
 800b4b8:	4651      	mov	r1, sl
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	4628      	mov	r0, r5
 800b4be:	f000 ffbf 	bl	800c440 <__lshift>
 800b4c2:	4682      	mov	sl, r0
 800b4c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	dd05      	ble.n	800b4d6 <_dtoa_r+0x846>
 800b4ca:	4621      	mov	r1, r4
 800b4cc:	461a      	mov	r2, r3
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	f000 ffb6 	bl	800c440 <__lshift>
 800b4d4:	4604      	mov	r4, r0
 800b4d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d070      	beq.n	800b5be <_dtoa_r+0x92e>
 800b4dc:	4621      	mov	r1, r4
 800b4de:	4650      	mov	r0, sl
 800b4e0:	f001 f81a 	bl	800c518 <__mcmp>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	da6a      	bge.n	800b5be <_dtoa_r+0x92e>
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	4651      	mov	r1, sl
 800b4ec:	220a      	movs	r2, #10
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f000 fdb0 	bl	800c054 <__multadd>
 800b4f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4f6:	4682      	mov	sl, r0
 800b4f8:	f109 39ff 	add.w	r9, r9, #4294967295
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f000 8193 	beq.w	800b828 <_dtoa_r+0xb98>
 800b502:	4631      	mov	r1, r6
 800b504:	2300      	movs	r3, #0
 800b506:	220a      	movs	r2, #10
 800b508:	4628      	mov	r0, r5
 800b50a:	f000 fda3 	bl	800c054 <__multadd>
 800b50e:	f1bb 0f00 	cmp.w	fp, #0
 800b512:	4606      	mov	r6, r0
 800b514:	f300 8093 	bgt.w	800b63e <_dtoa_r+0x9ae>
 800b518:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b51a:	2b02      	cmp	r3, #2
 800b51c:	dc57      	bgt.n	800b5ce <_dtoa_r+0x93e>
 800b51e:	e08e      	b.n	800b63e <_dtoa_r+0x9ae>
 800b520:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b522:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b526:	e756      	b.n	800b3d6 <_dtoa_r+0x746>
 800b528:	9b02      	ldr	r3, [sp, #8]
 800b52a:	1e5c      	subs	r4, r3, #1
 800b52c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b52e:	42a3      	cmp	r3, r4
 800b530:	bfb7      	itett	lt
 800b532:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b534:	1b1c      	subge	r4, r3, r4
 800b536:	1ae2      	sublt	r2, r4, r3
 800b538:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b53a:	bfbe      	ittt	lt
 800b53c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b53e:	189b      	addlt	r3, r3, r2
 800b540:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b542:	9b02      	ldr	r3, [sp, #8]
 800b544:	bfb8      	it	lt
 800b546:	2400      	movlt	r4, #0
 800b548:	2b00      	cmp	r3, #0
 800b54a:	bfbb      	ittet	lt
 800b54c:	9b06      	ldrlt	r3, [sp, #24]
 800b54e:	9a02      	ldrlt	r2, [sp, #8]
 800b550:	9f06      	ldrge	r7, [sp, #24]
 800b552:	1a9f      	sublt	r7, r3, r2
 800b554:	bfac      	ite	ge
 800b556:	9b02      	ldrge	r3, [sp, #8]
 800b558:	2300      	movlt	r3, #0
 800b55a:	e73e      	b.n	800b3da <_dtoa_r+0x74a>
 800b55c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b55e:	9f06      	ldr	r7, [sp, #24]
 800b560:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b562:	e745      	b.n	800b3f0 <_dtoa_r+0x760>
 800b564:	3fe00000 	.word	0x3fe00000
 800b568:	40240000 	.word	0x40240000
 800b56c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b56e:	e76a      	b.n	800b446 <_dtoa_r+0x7b6>
 800b570:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b572:	2b01      	cmp	r3, #1
 800b574:	dc19      	bgt.n	800b5aa <_dtoa_r+0x91a>
 800b576:	9b04      	ldr	r3, [sp, #16]
 800b578:	b9bb      	cbnz	r3, 800b5aa <_dtoa_r+0x91a>
 800b57a:	9b05      	ldr	r3, [sp, #20]
 800b57c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b580:	b99b      	cbnz	r3, 800b5aa <_dtoa_r+0x91a>
 800b582:	9b05      	ldr	r3, [sp, #20]
 800b584:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b588:	0d1b      	lsrs	r3, r3, #20
 800b58a:	051b      	lsls	r3, r3, #20
 800b58c:	b183      	cbz	r3, 800b5b0 <_dtoa_r+0x920>
 800b58e:	f04f 0801 	mov.w	r8, #1
 800b592:	9b06      	ldr	r3, [sp, #24]
 800b594:	3301      	adds	r3, #1
 800b596:	9306      	str	r3, [sp, #24]
 800b598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b59a:	3301      	adds	r3, #1
 800b59c:	9309      	str	r3, [sp, #36]	; 0x24
 800b59e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f47f af6a 	bne.w	800b47a <_dtoa_r+0x7ea>
 800b5a6:	2001      	movs	r0, #1
 800b5a8:	e76f      	b.n	800b48a <_dtoa_r+0x7fa>
 800b5aa:	f04f 0800 	mov.w	r8, #0
 800b5ae:	e7f6      	b.n	800b59e <_dtoa_r+0x90e>
 800b5b0:	4698      	mov	r8, r3
 800b5b2:	e7f4      	b.n	800b59e <_dtoa_r+0x90e>
 800b5b4:	f43f af7d 	beq.w	800b4b2 <_dtoa_r+0x822>
 800b5b8:	4618      	mov	r0, r3
 800b5ba:	301c      	adds	r0, #28
 800b5bc:	e772      	b.n	800b4a4 <_dtoa_r+0x814>
 800b5be:	9b02      	ldr	r3, [sp, #8]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	dc36      	bgt.n	800b632 <_dtoa_r+0x9a2>
 800b5c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	dd33      	ble.n	800b632 <_dtoa_r+0x9a2>
 800b5ca:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b5ce:	f1bb 0f00 	cmp.w	fp, #0
 800b5d2:	d10d      	bne.n	800b5f0 <_dtoa_r+0x960>
 800b5d4:	4621      	mov	r1, r4
 800b5d6:	465b      	mov	r3, fp
 800b5d8:	2205      	movs	r2, #5
 800b5da:	4628      	mov	r0, r5
 800b5dc:	f000 fd3a 	bl	800c054 <__multadd>
 800b5e0:	4601      	mov	r1, r0
 800b5e2:	4604      	mov	r4, r0
 800b5e4:	4650      	mov	r0, sl
 800b5e6:	f000 ff97 	bl	800c518 <__mcmp>
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	f73f adb6 	bgt.w	800b15c <_dtoa_r+0x4cc>
 800b5f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b5f2:	9f08      	ldr	r7, [sp, #32]
 800b5f4:	ea6f 0903 	mvn.w	r9, r3
 800b5f8:	f04f 0800 	mov.w	r8, #0
 800b5fc:	4621      	mov	r1, r4
 800b5fe:	4628      	mov	r0, r5
 800b600:	f000 fd06 	bl	800c010 <_Bfree>
 800b604:	2e00      	cmp	r6, #0
 800b606:	f43f aea4 	beq.w	800b352 <_dtoa_r+0x6c2>
 800b60a:	f1b8 0f00 	cmp.w	r8, #0
 800b60e:	d005      	beq.n	800b61c <_dtoa_r+0x98c>
 800b610:	45b0      	cmp	r8, r6
 800b612:	d003      	beq.n	800b61c <_dtoa_r+0x98c>
 800b614:	4641      	mov	r1, r8
 800b616:	4628      	mov	r0, r5
 800b618:	f000 fcfa 	bl	800c010 <_Bfree>
 800b61c:	4631      	mov	r1, r6
 800b61e:	4628      	mov	r0, r5
 800b620:	f000 fcf6 	bl	800c010 <_Bfree>
 800b624:	e695      	b.n	800b352 <_dtoa_r+0x6c2>
 800b626:	2400      	movs	r4, #0
 800b628:	4626      	mov	r6, r4
 800b62a:	e7e1      	b.n	800b5f0 <_dtoa_r+0x960>
 800b62c:	46c1      	mov	r9, r8
 800b62e:	4626      	mov	r6, r4
 800b630:	e594      	b.n	800b15c <_dtoa_r+0x4cc>
 800b632:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b634:	f8dd b008 	ldr.w	fp, [sp, #8]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	f000 80fc 	beq.w	800b836 <_dtoa_r+0xba6>
 800b63e:	2f00      	cmp	r7, #0
 800b640:	dd05      	ble.n	800b64e <_dtoa_r+0x9be>
 800b642:	4631      	mov	r1, r6
 800b644:	463a      	mov	r2, r7
 800b646:	4628      	mov	r0, r5
 800b648:	f000 fefa 	bl	800c440 <__lshift>
 800b64c:	4606      	mov	r6, r0
 800b64e:	f1b8 0f00 	cmp.w	r8, #0
 800b652:	d05c      	beq.n	800b70e <_dtoa_r+0xa7e>
 800b654:	4628      	mov	r0, r5
 800b656:	6871      	ldr	r1, [r6, #4]
 800b658:	f000 fc9a 	bl	800bf90 <_Balloc>
 800b65c:	4607      	mov	r7, r0
 800b65e:	b928      	cbnz	r0, 800b66c <_dtoa_r+0x9dc>
 800b660:	4602      	mov	r2, r0
 800b662:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b666:	4b7e      	ldr	r3, [pc, #504]	; (800b860 <_dtoa_r+0xbd0>)
 800b668:	f7ff bb26 	b.w	800acb8 <_dtoa_r+0x28>
 800b66c:	6932      	ldr	r2, [r6, #16]
 800b66e:	f106 010c 	add.w	r1, r6, #12
 800b672:	3202      	adds	r2, #2
 800b674:	0092      	lsls	r2, r2, #2
 800b676:	300c      	adds	r0, #12
 800b678:	f7fd fd2a 	bl	80090d0 <memcpy>
 800b67c:	2201      	movs	r2, #1
 800b67e:	4639      	mov	r1, r7
 800b680:	4628      	mov	r0, r5
 800b682:	f000 fedd 	bl	800c440 <__lshift>
 800b686:	46b0      	mov	r8, r6
 800b688:	4606      	mov	r6, r0
 800b68a:	9b08      	ldr	r3, [sp, #32]
 800b68c:	3301      	adds	r3, #1
 800b68e:	9302      	str	r3, [sp, #8]
 800b690:	9b08      	ldr	r3, [sp, #32]
 800b692:	445b      	add	r3, fp
 800b694:	930a      	str	r3, [sp, #40]	; 0x28
 800b696:	9b04      	ldr	r3, [sp, #16]
 800b698:	f003 0301 	and.w	r3, r3, #1
 800b69c:	9309      	str	r3, [sp, #36]	; 0x24
 800b69e:	9b02      	ldr	r3, [sp, #8]
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	4650      	mov	r0, sl
 800b6a4:	f103 3bff 	add.w	fp, r3, #4294967295
 800b6a8:	f7ff fa64 	bl	800ab74 <quorem>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	4641      	mov	r1, r8
 800b6b0:	3330      	adds	r3, #48	; 0x30
 800b6b2:	9004      	str	r0, [sp, #16]
 800b6b4:	4650      	mov	r0, sl
 800b6b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6b8:	f000 ff2e 	bl	800c518 <__mcmp>
 800b6bc:	4632      	mov	r2, r6
 800b6be:	9006      	str	r0, [sp, #24]
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	4628      	mov	r0, r5
 800b6c4:	f000 ff44 	bl	800c550 <__mdiff>
 800b6c8:	68c2      	ldr	r2, [r0, #12]
 800b6ca:	4607      	mov	r7, r0
 800b6cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ce:	bb02      	cbnz	r2, 800b712 <_dtoa_r+0xa82>
 800b6d0:	4601      	mov	r1, r0
 800b6d2:	4650      	mov	r0, sl
 800b6d4:	f000 ff20 	bl	800c518 <__mcmp>
 800b6d8:	4602      	mov	r2, r0
 800b6da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6dc:	4639      	mov	r1, r7
 800b6de:	4628      	mov	r0, r5
 800b6e0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b6e4:	f000 fc94 	bl	800c010 <_Bfree>
 800b6e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b6ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6ec:	9f02      	ldr	r7, [sp, #8]
 800b6ee:	ea43 0102 	orr.w	r1, r3, r2
 800b6f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6f4:	430b      	orrs	r3, r1
 800b6f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6f8:	d10d      	bne.n	800b716 <_dtoa_r+0xa86>
 800b6fa:	2b39      	cmp	r3, #57	; 0x39
 800b6fc:	d027      	beq.n	800b74e <_dtoa_r+0xabe>
 800b6fe:	9a06      	ldr	r2, [sp, #24]
 800b700:	2a00      	cmp	r2, #0
 800b702:	dd01      	ble.n	800b708 <_dtoa_r+0xa78>
 800b704:	9b04      	ldr	r3, [sp, #16]
 800b706:	3331      	adds	r3, #49	; 0x31
 800b708:	f88b 3000 	strb.w	r3, [fp]
 800b70c:	e776      	b.n	800b5fc <_dtoa_r+0x96c>
 800b70e:	4630      	mov	r0, r6
 800b710:	e7b9      	b.n	800b686 <_dtoa_r+0x9f6>
 800b712:	2201      	movs	r2, #1
 800b714:	e7e2      	b.n	800b6dc <_dtoa_r+0xa4c>
 800b716:	9906      	ldr	r1, [sp, #24]
 800b718:	2900      	cmp	r1, #0
 800b71a:	db04      	blt.n	800b726 <_dtoa_r+0xa96>
 800b71c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800b71e:	4301      	orrs	r1, r0
 800b720:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b722:	4301      	orrs	r1, r0
 800b724:	d120      	bne.n	800b768 <_dtoa_r+0xad8>
 800b726:	2a00      	cmp	r2, #0
 800b728:	ddee      	ble.n	800b708 <_dtoa_r+0xa78>
 800b72a:	4651      	mov	r1, sl
 800b72c:	2201      	movs	r2, #1
 800b72e:	4628      	mov	r0, r5
 800b730:	9302      	str	r3, [sp, #8]
 800b732:	f000 fe85 	bl	800c440 <__lshift>
 800b736:	4621      	mov	r1, r4
 800b738:	4682      	mov	sl, r0
 800b73a:	f000 feed 	bl	800c518 <__mcmp>
 800b73e:	2800      	cmp	r0, #0
 800b740:	9b02      	ldr	r3, [sp, #8]
 800b742:	dc02      	bgt.n	800b74a <_dtoa_r+0xaba>
 800b744:	d1e0      	bne.n	800b708 <_dtoa_r+0xa78>
 800b746:	07da      	lsls	r2, r3, #31
 800b748:	d5de      	bpl.n	800b708 <_dtoa_r+0xa78>
 800b74a:	2b39      	cmp	r3, #57	; 0x39
 800b74c:	d1da      	bne.n	800b704 <_dtoa_r+0xa74>
 800b74e:	2339      	movs	r3, #57	; 0x39
 800b750:	f88b 3000 	strb.w	r3, [fp]
 800b754:	463b      	mov	r3, r7
 800b756:	461f      	mov	r7, r3
 800b758:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b75c:	3b01      	subs	r3, #1
 800b75e:	2a39      	cmp	r2, #57	; 0x39
 800b760:	d050      	beq.n	800b804 <_dtoa_r+0xb74>
 800b762:	3201      	adds	r2, #1
 800b764:	701a      	strb	r2, [r3, #0]
 800b766:	e749      	b.n	800b5fc <_dtoa_r+0x96c>
 800b768:	2a00      	cmp	r2, #0
 800b76a:	dd03      	ble.n	800b774 <_dtoa_r+0xae4>
 800b76c:	2b39      	cmp	r3, #57	; 0x39
 800b76e:	d0ee      	beq.n	800b74e <_dtoa_r+0xabe>
 800b770:	3301      	adds	r3, #1
 800b772:	e7c9      	b.n	800b708 <_dtoa_r+0xa78>
 800b774:	9a02      	ldr	r2, [sp, #8]
 800b776:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b778:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b77c:	428a      	cmp	r2, r1
 800b77e:	d02a      	beq.n	800b7d6 <_dtoa_r+0xb46>
 800b780:	4651      	mov	r1, sl
 800b782:	2300      	movs	r3, #0
 800b784:	220a      	movs	r2, #10
 800b786:	4628      	mov	r0, r5
 800b788:	f000 fc64 	bl	800c054 <__multadd>
 800b78c:	45b0      	cmp	r8, r6
 800b78e:	4682      	mov	sl, r0
 800b790:	f04f 0300 	mov.w	r3, #0
 800b794:	f04f 020a 	mov.w	r2, #10
 800b798:	4641      	mov	r1, r8
 800b79a:	4628      	mov	r0, r5
 800b79c:	d107      	bne.n	800b7ae <_dtoa_r+0xb1e>
 800b79e:	f000 fc59 	bl	800c054 <__multadd>
 800b7a2:	4680      	mov	r8, r0
 800b7a4:	4606      	mov	r6, r0
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	9302      	str	r3, [sp, #8]
 800b7ac:	e777      	b.n	800b69e <_dtoa_r+0xa0e>
 800b7ae:	f000 fc51 	bl	800c054 <__multadd>
 800b7b2:	4631      	mov	r1, r6
 800b7b4:	4680      	mov	r8, r0
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	220a      	movs	r2, #10
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	f000 fc4a 	bl	800c054 <__multadd>
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	e7f0      	b.n	800b7a6 <_dtoa_r+0xb16>
 800b7c4:	f1bb 0f00 	cmp.w	fp, #0
 800b7c8:	bfcc      	ite	gt
 800b7ca:	465f      	movgt	r7, fp
 800b7cc:	2701      	movle	r7, #1
 800b7ce:	f04f 0800 	mov.w	r8, #0
 800b7d2:	9a08      	ldr	r2, [sp, #32]
 800b7d4:	4417      	add	r7, r2
 800b7d6:	4651      	mov	r1, sl
 800b7d8:	2201      	movs	r2, #1
 800b7da:	4628      	mov	r0, r5
 800b7dc:	9302      	str	r3, [sp, #8]
 800b7de:	f000 fe2f 	bl	800c440 <__lshift>
 800b7e2:	4621      	mov	r1, r4
 800b7e4:	4682      	mov	sl, r0
 800b7e6:	f000 fe97 	bl	800c518 <__mcmp>
 800b7ea:	2800      	cmp	r0, #0
 800b7ec:	dcb2      	bgt.n	800b754 <_dtoa_r+0xac4>
 800b7ee:	d102      	bne.n	800b7f6 <_dtoa_r+0xb66>
 800b7f0:	9b02      	ldr	r3, [sp, #8]
 800b7f2:	07db      	lsls	r3, r3, #31
 800b7f4:	d4ae      	bmi.n	800b754 <_dtoa_r+0xac4>
 800b7f6:	463b      	mov	r3, r7
 800b7f8:	461f      	mov	r7, r3
 800b7fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7fe:	2a30      	cmp	r2, #48	; 0x30
 800b800:	d0fa      	beq.n	800b7f8 <_dtoa_r+0xb68>
 800b802:	e6fb      	b.n	800b5fc <_dtoa_r+0x96c>
 800b804:	9a08      	ldr	r2, [sp, #32]
 800b806:	429a      	cmp	r2, r3
 800b808:	d1a5      	bne.n	800b756 <_dtoa_r+0xac6>
 800b80a:	2331      	movs	r3, #49	; 0x31
 800b80c:	f109 0901 	add.w	r9, r9, #1
 800b810:	7013      	strb	r3, [r2, #0]
 800b812:	e6f3      	b.n	800b5fc <_dtoa_r+0x96c>
 800b814:	4b13      	ldr	r3, [pc, #76]	; (800b864 <_dtoa_r+0xbd4>)
 800b816:	f7ff baa7 	b.w	800ad68 <_dtoa_r+0xd8>
 800b81a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f47f aa80 	bne.w	800ad22 <_dtoa_r+0x92>
 800b822:	4b11      	ldr	r3, [pc, #68]	; (800b868 <_dtoa_r+0xbd8>)
 800b824:	f7ff baa0 	b.w	800ad68 <_dtoa_r+0xd8>
 800b828:	f1bb 0f00 	cmp.w	fp, #0
 800b82c:	dc03      	bgt.n	800b836 <_dtoa_r+0xba6>
 800b82e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b830:	2b02      	cmp	r3, #2
 800b832:	f73f aecc 	bgt.w	800b5ce <_dtoa_r+0x93e>
 800b836:	9f08      	ldr	r7, [sp, #32]
 800b838:	4621      	mov	r1, r4
 800b83a:	4650      	mov	r0, sl
 800b83c:	f7ff f99a 	bl	800ab74 <quorem>
 800b840:	9a08      	ldr	r2, [sp, #32]
 800b842:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b846:	f807 3b01 	strb.w	r3, [r7], #1
 800b84a:	1aba      	subs	r2, r7, r2
 800b84c:	4593      	cmp	fp, r2
 800b84e:	ddb9      	ble.n	800b7c4 <_dtoa_r+0xb34>
 800b850:	4651      	mov	r1, sl
 800b852:	2300      	movs	r3, #0
 800b854:	220a      	movs	r2, #10
 800b856:	4628      	mov	r0, r5
 800b858:	f000 fbfc 	bl	800c054 <__multadd>
 800b85c:	4682      	mov	sl, r0
 800b85e:	e7eb      	b.n	800b838 <_dtoa_r+0xba8>
 800b860:	0800dc74 	.word	0x0800dc74
 800b864:	0800da70 	.word	0x0800da70
 800b868:	0800dbf1 	.word	0x0800dbf1

0800b86c <rshift>:
 800b86c:	6903      	ldr	r3, [r0, #16]
 800b86e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b872:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b876:	f100 0414 	add.w	r4, r0, #20
 800b87a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b87e:	dd46      	ble.n	800b90e <rshift+0xa2>
 800b880:	f011 011f 	ands.w	r1, r1, #31
 800b884:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b888:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b88c:	d10c      	bne.n	800b8a8 <rshift+0x3c>
 800b88e:	4629      	mov	r1, r5
 800b890:	f100 0710 	add.w	r7, r0, #16
 800b894:	42b1      	cmp	r1, r6
 800b896:	d335      	bcc.n	800b904 <rshift+0x98>
 800b898:	1a9b      	subs	r3, r3, r2
 800b89a:	009b      	lsls	r3, r3, #2
 800b89c:	1eea      	subs	r2, r5, #3
 800b89e:	4296      	cmp	r6, r2
 800b8a0:	bf38      	it	cc
 800b8a2:	2300      	movcc	r3, #0
 800b8a4:	4423      	add	r3, r4
 800b8a6:	e015      	b.n	800b8d4 <rshift+0x68>
 800b8a8:	46a1      	mov	r9, r4
 800b8aa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b8ae:	f1c1 0820 	rsb	r8, r1, #32
 800b8b2:	40cf      	lsrs	r7, r1
 800b8b4:	f105 0e04 	add.w	lr, r5, #4
 800b8b8:	4576      	cmp	r6, lr
 800b8ba:	46f4      	mov	ip, lr
 800b8bc:	d816      	bhi.n	800b8ec <rshift+0x80>
 800b8be:	1a9b      	subs	r3, r3, r2
 800b8c0:	009a      	lsls	r2, r3, #2
 800b8c2:	3a04      	subs	r2, #4
 800b8c4:	3501      	adds	r5, #1
 800b8c6:	42ae      	cmp	r6, r5
 800b8c8:	bf38      	it	cc
 800b8ca:	2200      	movcc	r2, #0
 800b8cc:	18a3      	adds	r3, r4, r2
 800b8ce:	50a7      	str	r7, [r4, r2]
 800b8d0:	b107      	cbz	r7, 800b8d4 <rshift+0x68>
 800b8d2:	3304      	adds	r3, #4
 800b8d4:	42a3      	cmp	r3, r4
 800b8d6:	eba3 0204 	sub.w	r2, r3, r4
 800b8da:	bf08      	it	eq
 800b8dc:	2300      	moveq	r3, #0
 800b8de:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b8e2:	6102      	str	r2, [r0, #16]
 800b8e4:	bf08      	it	eq
 800b8e6:	6143      	streq	r3, [r0, #20]
 800b8e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8ec:	f8dc c000 	ldr.w	ip, [ip]
 800b8f0:	fa0c fc08 	lsl.w	ip, ip, r8
 800b8f4:	ea4c 0707 	orr.w	r7, ip, r7
 800b8f8:	f849 7b04 	str.w	r7, [r9], #4
 800b8fc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b900:	40cf      	lsrs	r7, r1
 800b902:	e7d9      	b.n	800b8b8 <rshift+0x4c>
 800b904:	f851 cb04 	ldr.w	ip, [r1], #4
 800b908:	f847 cf04 	str.w	ip, [r7, #4]!
 800b90c:	e7c2      	b.n	800b894 <rshift+0x28>
 800b90e:	4623      	mov	r3, r4
 800b910:	e7e0      	b.n	800b8d4 <rshift+0x68>

0800b912 <__hexdig_fun>:
 800b912:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b916:	2b09      	cmp	r3, #9
 800b918:	d802      	bhi.n	800b920 <__hexdig_fun+0xe>
 800b91a:	3820      	subs	r0, #32
 800b91c:	b2c0      	uxtb	r0, r0
 800b91e:	4770      	bx	lr
 800b920:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b924:	2b05      	cmp	r3, #5
 800b926:	d801      	bhi.n	800b92c <__hexdig_fun+0x1a>
 800b928:	3847      	subs	r0, #71	; 0x47
 800b92a:	e7f7      	b.n	800b91c <__hexdig_fun+0xa>
 800b92c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b930:	2b05      	cmp	r3, #5
 800b932:	d801      	bhi.n	800b938 <__hexdig_fun+0x26>
 800b934:	3827      	subs	r0, #39	; 0x27
 800b936:	e7f1      	b.n	800b91c <__hexdig_fun+0xa>
 800b938:	2000      	movs	r0, #0
 800b93a:	4770      	bx	lr

0800b93c <__gethex>:
 800b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	b08b      	sub	sp, #44	; 0x2c
 800b942:	9306      	str	r3, [sp, #24]
 800b944:	4bb9      	ldr	r3, [pc, #740]	; (800bc2c <__gethex+0x2f0>)
 800b946:	9002      	str	r0, [sp, #8]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	468b      	mov	fp, r1
 800b94c:	4618      	mov	r0, r3
 800b94e:	4690      	mov	r8, r2
 800b950:	9303      	str	r3, [sp, #12]
 800b952:	f7f4 fc69 	bl	8000228 <strlen>
 800b956:	4682      	mov	sl, r0
 800b958:	9b03      	ldr	r3, [sp, #12]
 800b95a:	f8db 2000 	ldr.w	r2, [fp]
 800b95e:	4403      	add	r3, r0
 800b960:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b964:	9307      	str	r3, [sp, #28]
 800b966:	1c93      	adds	r3, r2, #2
 800b968:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b96c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b970:	32fe      	adds	r2, #254	; 0xfe
 800b972:	18d1      	adds	r1, r2, r3
 800b974:	461f      	mov	r7, r3
 800b976:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b97a:	9101      	str	r1, [sp, #4]
 800b97c:	2830      	cmp	r0, #48	; 0x30
 800b97e:	d0f8      	beq.n	800b972 <__gethex+0x36>
 800b980:	f7ff ffc7 	bl	800b912 <__hexdig_fun>
 800b984:	4604      	mov	r4, r0
 800b986:	2800      	cmp	r0, #0
 800b988:	d13a      	bne.n	800ba00 <__gethex+0xc4>
 800b98a:	4652      	mov	r2, sl
 800b98c:	4638      	mov	r0, r7
 800b98e:	9903      	ldr	r1, [sp, #12]
 800b990:	f001 f9dc 	bl	800cd4c <strncmp>
 800b994:	4605      	mov	r5, r0
 800b996:	2800      	cmp	r0, #0
 800b998:	d166      	bne.n	800ba68 <__gethex+0x12c>
 800b99a:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b99e:	eb07 060a 	add.w	r6, r7, sl
 800b9a2:	f7ff ffb6 	bl	800b912 <__hexdig_fun>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	d060      	beq.n	800ba6c <__gethex+0x130>
 800b9aa:	4633      	mov	r3, r6
 800b9ac:	7818      	ldrb	r0, [r3, #0]
 800b9ae:	461f      	mov	r7, r3
 800b9b0:	2830      	cmp	r0, #48	; 0x30
 800b9b2:	f103 0301 	add.w	r3, r3, #1
 800b9b6:	d0f9      	beq.n	800b9ac <__gethex+0x70>
 800b9b8:	f7ff ffab 	bl	800b912 <__hexdig_fun>
 800b9bc:	2301      	movs	r3, #1
 800b9be:	fab0 f480 	clz	r4, r0
 800b9c2:	4635      	mov	r5, r6
 800b9c4:	0964      	lsrs	r4, r4, #5
 800b9c6:	9301      	str	r3, [sp, #4]
 800b9c8:	463a      	mov	r2, r7
 800b9ca:	4616      	mov	r6, r2
 800b9cc:	7830      	ldrb	r0, [r6, #0]
 800b9ce:	3201      	adds	r2, #1
 800b9d0:	f7ff ff9f 	bl	800b912 <__hexdig_fun>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d1f8      	bne.n	800b9ca <__gethex+0x8e>
 800b9d8:	4652      	mov	r2, sl
 800b9da:	4630      	mov	r0, r6
 800b9dc:	9903      	ldr	r1, [sp, #12]
 800b9de:	f001 f9b5 	bl	800cd4c <strncmp>
 800b9e2:	b980      	cbnz	r0, 800ba06 <__gethex+0xca>
 800b9e4:	b94d      	cbnz	r5, 800b9fa <__gethex+0xbe>
 800b9e6:	eb06 050a 	add.w	r5, r6, sl
 800b9ea:	462a      	mov	r2, r5
 800b9ec:	4616      	mov	r6, r2
 800b9ee:	7830      	ldrb	r0, [r6, #0]
 800b9f0:	3201      	adds	r2, #1
 800b9f2:	f7ff ff8e 	bl	800b912 <__hexdig_fun>
 800b9f6:	2800      	cmp	r0, #0
 800b9f8:	d1f8      	bne.n	800b9ec <__gethex+0xb0>
 800b9fa:	1bad      	subs	r5, r5, r6
 800b9fc:	00ad      	lsls	r5, r5, #2
 800b9fe:	e004      	b.n	800ba0a <__gethex+0xce>
 800ba00:	2400      	movs	r4, #0
 800ba02:	4625      	mov	r5, r4
 800ba04:	e7e0      	b.n	800b9c8 <__gethex+0x8c>
 800ba06:	2d00      	cmp	r5, #0
 800ba08:	d1f7      	bne.n	800b9fa <__gethex+0xbe>
 800ba0a:	7833      	ldrb	r3, [r6, #0]
 800ba0c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ba10:	2b50      	cmp	r3, #80	; 0x50
 800ba12:	d139      	bne.n	800ba88 <__gethex+0x14c>
 800ba14:	7873      	ldrb	r3, [r6, #1]
 800ba16:	2b2b      	cmp	r3, #43	; 0x2b
 800ba18:	d02a      	beq.n	800ba70 <__gethex+0x134>
 800ba1a:	2b2d      	cmp	r3, #45	; 0x2d
 800ba1c:	d02c      	beq.n	800ba78 <__gethex+0x13c>
 800ba1e:	f04f 0900 	mov.w	r9, #0
 800ba22:	1c71      	adds	r1, r6, #1
 800ba24:	7808      	ldrb	r0, [r1, #0]
 800ba26:	f7ff ff74 	bl	800b912 <__hexdig_fun>
 800ba2a:	1e43      	subs	r3, r0, #1
 800ba2c:	b2db      	uxtb	r3, r3
 800ba2e:	2b18      	cmp	r3, #24
 800ba30:	d82a      	bhi.n	800ba88 <__gethex+0x14c>
 800ba32:	f1a0 0210 	sub.w	r2, r0, #16
 800ba36:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ba3a:	f7ff ff6a 	bl	800b912 <__hexdig_fun>
 800ba3e:	1e43      	subs	r3, r0, #1
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	2b18      	cmp	r3, #24
 800ba44:	d91b      	bls.n	800ba7e <__gethex+0x142>
 800ba46:	f1b9 0f00 	cmp.w	r9, #0
 800ba4a:	d000      	beq.n	800ba4e <__gethex+0x112>
 800ba4c:	4252      	negs	r2, r2
 800ba4e:	4415      	add	r5, r2
 800ba50:	f8cb 1000 	str.w	r1, [fp]
 800ba54:	b1d4      	cbz	r4, 800ba8c <__gethex+0x150>
 800ba56:	9b01      	ldr	r3, [sp, #4]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	bf14      	ite	ne
 800ba5c:	2700      	movne	r7, #0
 800ba5e:	2706      	moveq	r7, #6
 800ba60:	4638      	mov	r0, r7
 800ba62:	b00b      	add	sp, #44	; 0x2c
 800ba64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba68:	463e      	mov	r6, r7
 800ba6a:	4625      	mov	r5, r4
 800ba6c:	2401      	movs	r4, #1
 800ba6e:	e7cc      	b.n	800ba0a <__gethex+0xce>
 800ba70:	f04f 0900 	mov.w	r9, #0
 800ba74:	1cb1      	adds	r1, r6, #2
 800ba76:	e7d5      	b.n	800ba24 <__gethex+0xe8>
 800ba78:	f04f 0901 	mov.w	r9, #1
 800ba7c:	e7fa      	b.n	800ba74 <__gethex+0x138>
 800ba7e:	230a      	movs	r3, #10
 800ba80:	fb03 0202 	mla	r2, r3, r2, r0
 800ba84:	3a10      	subs	r2, #16
 800ba86:	e7d6      	b.n	800ba36 <__gethex+0xfa>
 800ba88:	4631      	mov	r1, r6
 800ba8a:	e7e1      	b.n	800ba50 <__gethex+0x114>
 800ba8c:	4621      	mov	r1, r4
 800ba8e:	1bf3      	subs	r3, r6, r7
 800ba90:	3b01      	subs	r3, #1
 800ba92:	2b07      	cmp	r3, #7
 800ba94:	dc0a      	bgt.n	800baac <__gethex+0x170>
 800ba96:	9802      	ldr	r0, [sp, #8]
 800ba98:	f000 fa7a 	bl	800bf90 <_Balloc>
 800ba9c:	4604      	mov	r4, r0
 800ba9e:	b940      	cbnz	r0, 800bab2 <__gethex+0x176>
 800baa0:	4602      	mov	r2, r0
 800baa2:	21de      	movs	r1, #222	; 0xde
 800baa4:	4b62      	ldr	r3, [pc, #392]	; (800bc30 <__gethex+0x2f4>)
 800baa6:	4863      	ldr	r0, [pc, #396]	; (800bc34 <__gethex+0x2f8>)
 800baa8:	f001 f970 	bl	800cd8c <__assert_func>
 800baac:	3101      	adds	r1, #1
 800baae:	105b      	asrs	r3, r3, #1
 800bab0:	e7ef      	b.n	800ba92 <__gethex+0x156>
 800bab2:	f04f 0b00 	mov.w	fp, #0
 800bab6:	f100 0914 	add.w	r9, r0, #20
 800baba:	f1ca 0301 	rsb	r3, sl, #1
 800babe:	f8cd 9010 	str.w	r9, [sp, #16]
 800bac2:	f8cd b004 	str.w	fp, [sp, #4]
 800bac6:	9308      	str	r3, [sp, #32]
 800bac8:	42b7      	cmp	r7, r6
 800baca:	d33f      	bcc.n	800bb4c <__gethex+0x210>
 800bacc:	9f04      	ldr	r7, [sp, #16]
 800bace:	9b01      	ldr	r3, [sp, #4]
 800bad0:	f847 3b04 	str.w	r3, [r7], #4
 800bad4:	eba7 0709 	sub.w	r7, r7, r9
 800bad8:	10bf      	asrs	r7, r7, #2
 800bada:	6127      	str	r7, [r4, #16]
 800badc:	4618      	mov	r0, r3
 800bade:	f000 fb4d 	bl	800c17c <__hi0bits>
 800bae2:	017f      	lsls	r7, r7, #5
 800bae4:	f8d8 6000 	ldr.w	r6, [r8]
 800bae8:	1a3f      	subs	r7, r7, r0
 800baea:	42b7      	cmp	r7, r6
 800baec:	dd62      	ble.n	800bbb4 <__gethex+0x278>
 800baee:	1bbf      	subs	r7, r7, r6
 800baf0:	4639      	mov	r1, r7
 800baf2:	4620      	mov	r0, r4
 800baf4:	f000 fee3 	bl	800c8be <__any_on>
 800baf8:	4682      	mov	sl, r0
 800bafa:	b1a8      	cbz	r0, 800bb28 <__gethex+0x1ec>
 800bafc:	f04f 0a01 	mov.w	sl, #1
 800bb00:	1e7b      	subs	r3, r7, #1
 800bb02:	1159      	asrs	r1, r3, #5
 800bb04:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bb08:	f003 021f 	and.w	r2, r3, #31
 800bb0c:	fa0a f202 	lsl.w	r2, sl, r2
 800bb10:	420a      	tst	r2, r1
 800bb12:	d009      	beq.n	800bb28 <__gethex+0x1ec>
 800bb14:	4553      	cmp	r3, sl
 800bb16:	dd05      	ble.n	800bb24 <__gethex+0x1e8>
 800bb18:	4620      	mov	r0, r4
 800bb1a:	1eb9      	subs	r1, r7, #2
 800bb1c:	f000 fecf 	bl	800c8be <__any_on>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	d144      	bne.n	800bbae <__gethex+0x272>
 800bb24:	f04f 0a02 	mov.w	sl, #2
 800bb28:	4639      	mov	r1, r7
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f7ff fe9e 	bl	800b86c <rshift>
 800bb30:	443d      	add	r5, r7
 800bb32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bb36:	42ab      	cmp	r3, r5
 800bb38:	da4a      	bge.n	800bbd0 <__gethex+0x294>
 800bb3a:	4621      	mov	r1, r4
 800bb3c:	9802      	ldr	r0, [sp, #8]
 800bb3e:	f000 fa67 	bl	800c010 <_Bfree>
 800bb42:	2300      	movs	r3, #0
 800bb44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb46:	27a3      	movs	r7, #163	; 0xa3
 800bb48:	6013      	str	r3, [r2, #0]
 800bb4a:	e789      	b.n	800ba60 <__gethex+0x124>
 800bb4c:	1e73      	subs	r3, r6, #1
 800bb4e:	9a07      	ldr	r2, [sp, #28]
 800bb50:	9305      	str	r3, [sp, #20]
 800bb52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d019      	beq.n	800bb8e <__gethex+0x252>
 800bb5a:	f1bb 0f20 	cmp.w	fp, #32
 800bb5e:	d107      	bne.n	800bb70 <__gethex+0x234>
 800bb60:	9b04      	ldr	r3, [sp, #16]
 800bb62:	9a01      	ldr	r2, [sp, #4]
 800bb64:	f843 2b04 	str.w	r2, [r3], #4
 800bb68:	9304      	str	r3, [sp, #16]
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	469b      	mov	fp, r3
 800bb6e:	9301      	str	r3, [sp, #4]
 800bb70:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bb74:	f7ff fecd 	bl	800b912 <__hexdig_fun>
 800bb78:	9b01      	ldr	r3, [sp, #4]
 800bb7a:	f000 000f 	and.w	r0, r0, #15
 800bb7e:	fa00 f00b 	lsl.w	r0, r0, fp
 800bb82:	4303      	orrs	r3, r0
 800bb84:	9301      	str	r3, [sp, #4]
 800bb86:	f10b 0b04 	add.w	fp, fp, #4
 800bb8a:	9b05      	ldr	r3, [sp, #20]
 800bb8c:	e00d      	b.n	800bbaa <__gethex+0x26e>
 800bb8e:	9b05      	ldr	r3, [sp, #20]
 800bb90:	9a08      	ldr	r2, [sp, #32]
 800bb92:	4413      	add	r3, r2
 800bb94:	42bb      	cmp	r3, r7
 800bb96:	d3e0      	bcc.n	800bb5a <__gethex+0x21e>
 800bb98:	4618      	mov	r0, r3
 800bb9a:	4652      	mov	r2, sl
 800bb9c:	9903      	ldr	r1, [sp, #12]
 800bb9e:	9309      	str	r3, [sp, #36]	; 0x24
 800bba0:	f001 f8d4 	bl	800cd4c <strncmp>
 800bba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bba6:	2800      	cmp	r0, #0
 800bba8:	d1d7      	bne.n	800bb5a <__gethex+0x21e>
 800bbaa:	461e      	mov	r6, r3
 800bbac:	e78c      	b.n	800bac8 <__gethex+0x18c>
 800bbae:	f04f 0a03 	mov.w	sl, #3
 800bbb2:	e7b9      	b.n	800bb28 <__gethex+0x1ec>
 800bbb4:	da09      	bge.n	800bbca <__gethex+0x28e>
 800bbb6:	1bf7      	subs	r7, r6, r7
 800bbb8:	4621      	mov	r1, r4
 800bbba:	463a      	mov	r2, r7
 800bbbc:	9802      	ldr	r0, [sp, #8]
 800bbbe:	f000 fc3f 	bl	800c440 <__lshift>
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	1bed      	subs	r5, r5, r7
 800bbc6:	f100 0914 	add.w	r9, r0, #20
 800bbca:	f04f 0a00 	mov.w	sl, #0
 800bbce:	e7b0      	b.n	800bb32 <__gethex+0x1f6>
 800bbd0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bbd4:	42a8      	cmp	r0, r5
 800bbd6:	dd71      	ble.n	800bcbc <__gethex+0x380>
 800bbd8:	1b45      	subs	r5, r0, r5
 800bbda:	42ae      	cmp	r6, r5
 800bbdc:	dc34      	bgt.n	800bc48 <__gethex+0x30c>
 800bbde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bbe2:	2b02      	cmp	r3, #2
 800bbe4:	d028      	beq.n	800bc38 <__gethex+0x2fc>
 800bbe6:	2b03      	cmp	r3, #3
 800bbe8:	d02a      	beq.n	800bc40 <__gethex+0x304>
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	d115      	bne.n	800bc1a <__gethex+0x2de>
 800bbee:	42ae      	cmp	r6, r5
 800bbf0:	d113      	bne.n	800bc1a <__gethex+0x2de>
 800bbf2:	2e01      	cmp	r6, #1
 800bbf4:	d10b      	bne.n	800bc0e <__gethex+0x2d2>
 800bbf6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bbfa:	9a06      	ldr	r2, [sp, #24]
 800bbfc:	2762      	movs	r7, #98	; 0x62
 800bbfe:	6013      	str	r3, [r2, #0]
 800bc00:	2301      	movs	r3, #1
 800bc02:	6123      	str	r3, [r4, #16]
 800bc04:	f8c9 3000 	str.w	r3, [r9]
 800bc08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc0a:	601c      	str	r4, [r3, #0]
 800bc0c:	e728      	b.n	800ba60 <__gethex+0x124>
 800bc0e:	4620      	mov	r0, r4
 800bc10:	1e71      	subs	r1, r6, #1
 800bc12:	f000 fe54 	bl	800c8be <__any_on>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	d1ed      	bne.n	800bbf6 <__gethex+0x2ba>
 800bc1a:	4621      	mov	r1, r4
 800bc1c:	9802      	ldr	r0, [sp, #8]
 800bc1e:	f000 f9f7 	bl	800c010 <_Bfree>
 800bc22:	2300      	movs	r3, #0
 800bc24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc26:	2750      	movs	r7, #80	; 0x50
 800bc28:	6013      	str	r3, [r2, #0]
 800bc2a:	e719      	b.n	800ba60 <__gethex+0x124>
 800bc2c:	0800dcf0 	.word	0x0800dcf0
 800bc30:	0800dc74 	.word	0x0800dc74
 800bc34:	0800dc85 	.word	0x0800dc85
 800bc38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d1ed      	bne.n	800bc1a <__gethex+0x2de>
 800bc3e:	e7da      	b.n	800bbf6 <__gethex+0x2ba>
 800bc40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d1d7      	bne.n	800bbf6 <__gethex+0x2ba>
 800bc46:	e7e8      	b.n	800bc1a <__gethex+0x2de>
 800bc48:	1e6f      	subs	r7, r5, #1
 800bc4a:	f1ba 0f00 	cmp.w	sl, #0
 800bc4e:	d132      	bne.n	800bcb6 <__gethex+0x37a>
 800bc50:	b127      	cbz	r7, 800bc5c <__gethex+0x320>
 800bc52:	4639      	mov	r1, r7
 800bc54:	4620      	mov	r0, r4
 800bc56:	f000 fe32 	bl	800c8be <__any_on>
 800bc5a:	4682      	mov	sl, r0
 800bc5c:	2101      	movs	r1, #1
 800bc5e:	117b      	asrs	r3, r7, #5
 800bc60:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bc64:	f007 071f 	and.w	r7, r7, #31
 800bc68:	fa01 f707 	lsl.w	r7, r1, r7
 800bc6c:	421f      	tst	r7, r3
 800bc6e:	f04f 0702 	mov.w	r7, #2
 800bc72:	4629      	mov	r1, r5
 800bc74:	4620      	mov	r0, r4
 800bc76:	bf18      	it	ne
 800bc78:	f04a 0a02 	orrne.w	sl, sl, #2
 800bc7c:	1b76      	subs	r6, r6, r5
 800bc7e:	f7ff fdf5 	bl	800b86c <rshift>
 800bc82:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bc86:	f1ba 0f00 	cmp.w	sl, #0
 800bc8a:	d048      	beq.n	800bd1e <__gethex+0x3e2>
 800bc8c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bc90:	2b02      	cmp	r3, #2
 800bc92:	d015      	beq.n	800bcc0 <__gethex+0x384>
 800bc94:	2b03      	cmp	r3, #3
 800bc96:	d017      	beq.n	800bcc8 <__gethex+0x38c>
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	d109      	bne.n	800bcb0 <__gethex+0x374>
 800bc9c:	f01a 0f02 	tst.w	sl, #2
 800bca0:	d006      	beq.n	800bcb0 <__gethex+0x374>
 800bca2:	f8d9 0000 	ldr.w	r0, [r9]
 800bca6:	ea4a 0a00 	orr.w	sl, sl, r0
 800bcaa:	f01a 0f01 	tst.w	sl, #1
 800bcae:	d10e      	bne.n	800bcce <__gethex+0x392>
 800bcb0:	f047 0710 	orr.w	r7, r7, #16
 800bcb4:	e033      	b.n	800bd1e <__gethex+0x3e2>
 800bcb6:	f04f 0a01 	mov.w	sl, #1
 800bcba:	e7cf      	b.n	800bc5c <__gethex+0x320>
 800bcbc:	2701      	movs	r7, #1
 800bcbe:	e7e2      	b.n	800bc86 <__gethex+0x34a>
 800bcc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bcc2:	f1c3 0301 	rsb	r3, r3, #1
 800bcc6:	9315      	str	r3, [sp, #84]	; 0x54
 800bcc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d0f0      	beq.n	800bcb0 <__gethex+0x374>
 800bcce:	f04f 0c00 	mov.w	ip, #0
 800bcd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bcd6:	f104 0314 	add.w	r3, r4, #20
 800bcda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bcde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bce2:	4618      	mov	r0, r3
 800bce4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bce8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bcec:	d01c      	beq.n	800bd28 <__gethex+0x3ec>
 800bcee:	3201      	adds	r2, #1
 800bcf0:	6002      	str	r2, [r0, #0]
 800bcf2:	2f02      	cmp	r7, #2
 800bcf4:	f104 0314 	add.w	r3, r4, #20
 800bcf8:	d13d      	bne.n	800bd76 <__gethex+0x43a>
 800bcfa:	f8d8 2000 	ldr.w	r2, [r8]
 800bcfe:	3a01      	subs	r2, #1
 800bd00:	42b2      	cmp	r2, r6
 800bd02:	d10a      	bne.n	800bd1a <__gethex+0x3de>
 800bd04:	2201      	movs	r2, #1
 800bd06:	1171      	asrs	r1, r6, #5
 800bd08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bd0c:	f006 061f 	and.w	r6, r6, #31
 800bd10:	fa02 f606 	lsl.w	r6, r2, r6
 800bd14:	421e      	tst	r6, r3
 800bd16:	bf18      	it	ne
 800bd18:	4617      	movne	r7, r2
 800bd1a:	f047 0720 	orr.w	r7, r7, #32
 800bd1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd20:	601c      	str	r4, [r3, #0]
 800bd22:	9b06      	ldr	r3, [sp, #24]
 800bd24:	601d      	str	r5, [r3, #0]
 800bd26:	e69b      	b.n	800ba60 <__gethex+0x124>
 800bd28:	4299      	cmp	r1, r3
 800bd2a:	f843 cc04 	str.w	ip, [r3, #-4]
 800bd2e:	d8d8      	bhi.n	800bce2 <__gethex+0x3a6>
 800bd30:	68a3      	ldr	r3, [r4, #8]
 800bd32:	459b      	cmp	fp, r3
 800bd34:	db17      	blt.n	800bd66 <__gethex+0x42a>
 800bd36:	6861      	ldr	r1, [r4, #4]
 800bd38:	9802      	ldr	r0, [sp, #8]
 800bd3a:	3101      	adds	r1, #1
 800bd3c:	f000 f928 	bl	800bf90 <_Balloc>
 800bd40:	4681      	mov	r9, r0
 800bd42:	b918      	cbnz	r0, 800bd4c <__gethex+0x410>
 800bd44:	4602      	mov	r2, r0
 800bd46:	2184      	movs	r1, #132	; 0x84
 800bd48:	4b19      	ldr	r3, [pc, #100]	; (800bdb0 <__gethex+0x474>)
 800bd4a:	e6ac      	b.n	800baa6 <__gethex+0x16a>
 800bd4c:	6922      	ldr	r2, [r4, #16]
 800bd4e:	f104 010c 	add.w	r1, r4, #12
 800bd52:	3202      	adds	r2, #2
 800bd54:	0092      	lsls	r2, r2, #2
 800bd56:	300c      	adds	r0, #12
 800bd58:	f7fd f9ba 	bl	80090d0 <memcpy>
 800bd5c:	4621      	mov	r1, r4
 800bd5e:	9802      	ldr	r0, [sp, #8]
 800bd60:	f000 f956 	bl	800c010 <_Bfree>
 800bd64:	464c      	mov	r4, r9
 800bd66:	6923      	ldr	r3, [r4, #16]
 800bd68:	1c5a      	adds	r2, r3, #1
 800bd6a:	6122      	str	r2, [r4, #16]
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bd72:	615a      	str	r2, [r3, #20]
 800bd74:	e7bd      	b.n	800bcf2 <__gethex+0x3b6>
 800bd76:	6922      	ldr	r2, [r4, #16]
 800bd78:	455a      	cmp	r2, fp
 800bd7a:	dd0b      	ble.n	800bd94 <__gethex+0x458>
 800bd7c:	2101      	movs	r1, #1
 800bd7e:	4620      	mov	r0, r4
 800bd80:	f7ff fd74 	bl	800b86c <rshift>
 800bd84:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bd88:	3501      	adds	r5, #1
 800bd8a:	42ab      	cmp	r3, r5
 800bd8c:	f6ff aed5 	blt.w	800bb3a <__gethex+0x1fe>
 800bd90:	2701      	movs	r7, #1
 800bd92:	e7c2      	b.n	800bd1a <__gethex+0x3de>
 800bd94:	f016 061f 	ands.w	r6, r6, #31
 800bd98:	d0fa      	beq.n	800bd90 <__gethex+0x454>
 800bd9a:	449a      	add	sl, r3
 800bd9c:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800bda0:	f000 f9ec 	bl	800c17c <__hi0bits>
 800bda4:	f1c6 0620 	rsb	r6, r6, #32
 800bda8:	42b0      	cmp	r0, r6
 800bdaa:	dbe7      	blt.n	800bd7c <__gethex+0x440>
 800bdac:	e7f0      	b.n	800bd90 <__gethex+0x454>
 800bdae:	bf00      	nop
 800bdb0:	0800dc74 	.word	0x0800dc74

0800bdb4 <L_shift>:
 800bdb4:	f1c2 0208 	rsb	r2, r2, #8
 800bdb8:	0092      	lsls	r2, r2, #2
 800bdba:	b570      	push	{r4, r5, r6, lr}
 800bdbc:	f1c2 0620 	rsb	r6, r2, #32
 800bdc0:	6843      	ldr	r3, [r0, #4]
 800bdc2:	6804      	ldr	r4, [r0, #0]
 800bdc4:	fa03 f506 	lsl.w	r5, r3, r6
 800bdc8:	432c      	orrs	r4, r5
 800bdca:	40d3      	lsrs	r3, r2
 800bdcc:	6004      	str	r4, [r0, #0]
 800bdce:	f840 3f04 	str.w	r3, [r0, #4]!
 800bdd2:	4288      	cmp	r0, r1
 800bdd4:	d3f4      	bcc.n	800bdc0 <L_shift+0xc>
 800bdd6:	bd70      	pop	{r4, r5, r6, pc}

0800bdd8 <__match>:
 800bdd8:	b530      	push	{r4, r5, lr}
 800bdda:	6803      	ldr	r3, [r0, #0]
 800bddc:	3301      	adds	r3, #1
 800bdde:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bde2:	b914      	cbnz	r4, 800bdea <__match+0x12>
 800bde4:	6003      	str	r3, [r0, #0]
 800bde6:	2001      	movs	r0, #1
 800bde8:	bd30      	pop	{r4, r5, pc}
 800bdea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdee:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bdf2:	2d19      	cmp	r5, #25
 800bdf4:	bf98      	it	ls
 800bdf6:	3220      	addls	r2, #32
 800bdf8:	42a2      	cmp	r2, r4
 800bdfa:	d0f0      	beq.n	800bdde <__match+0x6>
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	e7f3      	b.n	800bde8 <__match+0x10>

0800be00 <__hexnan>:
 800be00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be04:	2500      	movs	r5, #0
 800be06:	680b      	ldr	r3, [r1, #0]
 800be08:	4682      	mov	sl, r0
 800be0a:	115e      	asrs	r6, r3, #5
 800be0c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800be10:	f013 031f 	ands.w	r3, r3, #31
 800be14:	bf18      	it	ne
 800be16:	3604      	addne	r6, #4
 800be18:	1f37      	subs	r7, r6, #4
 800be1a:	4690      	mov	r8, r2
 800be1c:	46b9      	mov	r9, r7
 800be1e:	463c      	mov	r4, r7
 800be20:	46ab      	mov	fp, r5
 800be22:	b087      	sub	sp, #28
 800be24:	6801      	ldr	r1, [r0, #0]
 800be26:	9301      	str	r3, [sp, #4]
 800be28:	f846 5c04 	str.w	r5, [r6, #-4]
 800be2c:	9502      	str	r5, [sp, #8]
 800be2e:	784a      	ldrb	r2, [r1, #1]
 800be30:	1c4b      	adds	r3, r1, #1
 800be32:	9303      	str	r3, [sp, #12]
 800be34:	b342      	cbz	r2, 800be88 <__hexnan+0x88>
 800be36:	4610      	mov	r0, r2
 800be38:	9105      	str	r1, [sp, #20]
 800be3a:	9204      	str	r2, [sp, #16]
 800be3c:	f7ff fd69 	bl	800b912 <__hexdig_fun>
 800be40:	2800      	cmp	r0, #0
 800be42:	d14f      	bne.n	800bee4 <__hexnan+0xe4>
 800be44:	9a04      	ldr	r2, [sp, #16]
 800be46:	9905      	ldr	r1, [sp, #20]
 800be48:	2a20      	cmp	r2, #32
 800be4a:	d818      	bhi.n	800be7e <__hexnan+0x7e>
 800be4c:	9b02      	ldr	r3, [sp, #8]
 800be4e:	459b      	cmp	fp, r3
 800be50:	dd13      	ble.n	800be7a <__hexnan+0x7a>
 800be52:	454c      	cmp	r4, r9
 800be54:	d206      	bcs.n	800be64 <__hexnan+0x64>
 800be56:	2d07      	cmp	r5, #7
 800be58:	dc04      	bgt.n	800be64 <__hexnan+0x64>
 800be5a:	462a      	mov	r2, r5
 800be5c:	4649      	mov	r1, r9
 800be5e:	4620      	mov	r0, r4
 800be60:	f7ff ffa8 	bl	800bdb4 <L_shift>
 800be64:	4544      	cmp	r4, r8
 800be66:	d950      	bls.n	800bf0a <__hexnan+0x10a>
 800be68:	2300      	movs	r3, #0
 800be6a:	f1a4 0904 	sub.w	r9, r4, #4
 800be6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800be72:	461d      	mov	r5, r3
 800be74:	464c      	mov	r4, r9
 800be76:	f8cd b008 	str.w	fp, [sp, #8]
 800be7a:	9903      	ldr	r1, [sp, #12]
 800be7c:	e7d7      	b.n	800be2e <__hexnan+0x2e>
 800be7e:	2a29      	cmp	r2, #41	; 0x29
 800be80:	d156      	bne.n	800bf30 <__hexnan+0x130>
 800be82:	3102      	adds	r1, #2
 800be84:	f8ca 1000 	str.w	r1, [sl]
 800be88:	f1bb 0f00 	cmp.w	fp, #0
 800be8c:	d050      	beq.n	800bf30 <__hexnan+0x130>
 800be8e:	454c      	cmp	r4, r9
 800be90:	d206      	bcs.n	800bea0 <__hexnan+0xa0>
 800be92:	2d07      	cmp	r5, #7
 800be94:	dc04      	bgt.n	800bea0 <__hexnan+0xa0>
 800be96:	462a      	mov	r2, r5
 800be98:	4649      	mov	r1, r9
 800be9a:	4620      	mov	r0, r4
 800be9c:	f7ff ff8a 	bl	800bdb4 <L_shift>
 800bea0:	4544      	cmp	r4, r8
 800bea2:	d934      	bls.n	800bf0e <__hexnan+0x10e>
 800bea4:	4623      	mov	r3, r4
 800bea6:	f1a8 0204 	sub.w	r2, r8, #4
 800beaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800beae:	429f      	cmp	r7, r3
 800beb0:	f842 1f04 	str.w	r1, [r2, #4]!
 800beb4:	d2f9      	bcs.n	800beaa <__hexnan+0xaa>
 800beb6:	1b3b      	subs	r3, r7, r4
 800beb8:	f023 0303 	bic.w	r3, r3, #3
 800bebc:	3304      	adds	r3, #4
 800bebe:	3401      	adds	r4, #1
 800bec0:	3e03      	subs	r6, #3
 800bec2:	42b4      	cmp	r4, r6
 800bec4:	bf88      	it	hi
 800bec6:	2304      	movhi	r3, #4
 800bec8:	2200      	movs	r2, #0
 800beca:	4443      	add	r3, r8
 800becc:	f843 2b04 	str.w	r2, [r3], #4
 800bed0:	429f      	cmp	r7, r3
 800bed2:	d2fb      	bcs.n	800becc <__hexnan+0xcc>
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	b91b      	cbnz	r3, 800bee0 <__hexnan+0xe0>
 800bed8:	4547      	cmp	r7, r8
 800beda:	d127      	bne.n	800bf2c <__hexnan+0x12c>
 800bedc:	2301      	movs	r3, #1
 800bede:	603b      	str	r3, [r7, #0]
 800bee0:	2005      	movs	r0, #5
 800bee2:	e026      	b.n	800bf32 <__hexnan+0x132>
 800bee4:	3501      	adds	r5, #1
 800bee6:	2d08      	cmp	r5, #8
 800bee8:	f10b 0b01 	add.w	fp, fp, #1
 800beec:	dd06      	ble.n	800befc <__hexnan+0xfc>
 800beee:	4544      	cmp	r4, r8
 800bef0:	d9c3      	bls.n	800be7a <__hexnan+0x7a>
 800bef2:	2300      	movs	r3, #0
 800bef4:	2501      	movs	r5, #1
 800bef6:	f844 3c04 	str.w	r3, [r4, #-4]
 800befa:	3c04      	subs	r4, #4
 800befc:	6822      	ldr	r2, [r4, #0]
 800befe:	f000 000f 	and.w	r0, r0, #15
 800bf02:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bf06:	6022      	str	r2, [r4, #0]
 800bf08:	e7b7      	b.n	800be7a <__hexnan+0x7a>
 800bf0a:	2508      	movs	r5, #8
 800bf0c:	e7b5      	b.n	800be7a <__hexnan+0x7a>
 800bf0e:	9b01      	ldr	r3, [sp, #4]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d0df      	beq.n	800bed4 <__hexnan+0xd4>
 800bf14:	f04f 32ff 	mov.w	r2, #4294967295
 800bf18:	f1c3 0320 	rsb	r3, r3, #32
 800bf1c:	fa22 f303 	lsr.w	r3, r2, r3
 800bf20:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bf24:	401a      	ands	r2, r3
 800bf26:	f846 2c04 	str.w	r2, [r6, #-4]
 800bf2a:	e7d3      	b.n	800bed4 <__hexnan+0xd4>
 800bf2c:	3f04      	subs	r7, #4
 800bf2e:	e7d1      	b.n	800bed4 <__hexnan+0xd4>
 800bf30:	2004      	movs	r0, #4
 800bf32:	b007      	add	sp, #28
 800bf34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf38 <_localeconv_r>:
 800bf38:	4800      	ldr	r0, [pc, #0]	; (800bf3c <_localeconv_r+0x4>)
 800bf3a:	4770      	bx	lr
 800bf3c:	20000168 	.word	0x20000168

0800bf40 <malloc>:
 800bf40:	4b02      	ldr	r3, [pc, #8]	; (800bf4c <malloc+0xc>)
 800bf42:	4601      	mov	r1, r0
 800bf44:	6818      	ldr	r0, [r3, #0]
 800bf46:	f000 bd35 	b.w	800c9b4 <_malloc_r>
 800bf4a:	bf00      	nop
 800bf4c:	20000010 	.word	0x20000010

0800bf50 <__ascii_mbtowc>:
 800bf50:	b082      	sub	sp, #8
 800bf52:	b901      	cbnz	r1, 800bf56 <__ascii_mbtowc+0x6>
 800bf54:	a901      	add	r1, sp, #4
 800bf56:	b142      	cbz	r2, 800bf6a <__ascii_mbtowc+0x1a>
 800bf58:	b14b      	cbz	r3, 800bf6e <__ascii_mbtowc+0x1e>
 800bf5a:	7813      	ldrb	r3, [r2, #0]
 800bf5c:	600b      	str	r3, [r1, #0]
 800bf5e:	7812      	ldrb	r2, [r2, #0]
 800bf60:	1e10      	subs	r0, r2, #0
 800bf62:	bf18      	it	ne
 800bf64:	2001      	movne	r0, #1
 800bf66:	b002      	add	sp, #8
 800bf68:	4770      	bx	lr
 800bf6a:	4610      	mov	r0, r2
 800bf6c:	e7fb      	b.n	800bf66 <__ascii_mbtowc+0x16>
 800bf6e:	f06f 0001 	mvn.w	r0, #1
 800bf72:	e7f8      	b.n	800bf66 <__ascii_mbtowc+0x16>

0800bf74 <memchr>:
 800bf74:	4603      	mov	r3, r0
 800bf76:	b510      	push	{r4, lr}
 800bf78:	b2c9      	uxtb	r1, r1
 800bf7a:	4402      	add	r2, r0
 800bf7c:	4293      	cmp	r3, r2
 800bf7e:	4618      	mov	r0, r3
 800bf80:	d101      	bne.n	800bf86 <memchr+0x12>
 800bf82:	2000      	movs	r0, #0
 800bf84:	e003      	b.n	800bf8e <memchr+0x1a>
 800bf86:	7804      	ldrb	r4, [r0, #0]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	428c      	cmp	r4, r1
 800bf8c:	d1f6      	bne.n	800bf7c <memchr+0x8>
 800bf8e:	bd10      	pop	{r4, pc}

0800bf90 <_Balloc>:
 800bf90:	b570      	push	{r4, r5, r6, lr}
 800bf92:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bf94:	4604      	mov	r4, r0
 800bf96:	460d      	mov	r5, r1
 800bf98:	b976      	cbnz	r6, 800bfb8 <_Balloc+0x28>
 800bf9a:	2010      	movs	r0, #16
 800bf9c:	f7ff ffd0 	bl	800bf40 <malloc>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	6260      	str	r0, [r4, #36]	; 0x24
 800bfa4:	b920      	cbnz	r0, 800bfb0 <_Balloc+0x20>
 800bfa6:	2166      	movs	r1, #102	; 0x66
 800bfa8:	4b17      	ldr	r3, [pc, #92]	; (800c008 <_Balloc+0x78>)
 800bfaa:	4818      	ldr	r0, [pc, #96]	; (800c00c <_Balloc+0x7c>)
 800bfac:	f000 feee 	bl	800cd8c <__assert_func>
 800bfb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfb4:	6006      	str	r6, [r0, #0]
 800bfb6:	60c6      	str	r6, [r0, #12]
 800bfb8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bfba:	68f3      	ldr	r3, [r6, #12]
 800bfbc:	b183      	cbz	r3, 800bfe0 <_Balloc+0x50>
 800bfbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfc0:	68db      	ldr	r3, [r3, #12]
 800bfc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bfc6:	b9b8      	cbnz	r0, 800bff8 <_Balloc+0x68>
 800bfc8:	2101      	movs	r1, #1
 800bfca:	fa01 f605 	lsl.w	r6, r1, r5
 800bfce:	1d72      	adds	r2, r6, #5
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	0092      	lsls	r2, r2, #2
 800bfd4:	f000 fc94 	bl	800c900 <_calloc_r>
 800bfd8:	b160      	cbz	r0, 800bff4 <_Balloc+0x64>
 800bfda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfde:	e00e      	b.n	800bffe <_Balloc+0x6e>
 800bfe0:	2221      	movs	r2, #33	; 0x21
 800bfe2:	2104      	movs	r1, #4
 800bfe4:	4620      	mov	r0, r4
 800bfe6:	f000 fc8b 	bl	800c900 <_calloc_r>
 800bfea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfec:	60f0      	str	r0, [r6, #12]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d1e4      	bne.n	800bfbe <_Balloc+0x2e>
 800bff4:	2000      	movs	r0, #0
 800bff6:	bd70      	pop	{r4, r5, r6, pc}
 800bff8:	6802      	ldr	r2, [r0, #0]
 800bffa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bffe:	2300      	movs	r3, #0
 800c000:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c004:	e7f7      	b.n	800bff6 <_Balloc+0x66>
 800c006:	bf00      	nop
 800c008:	0800dbfe 	.word	0x0800dbfe
 800c00c:	0800dd04 	.word	0x0800dd04

0800c010 <_Bfree>:
 800c010:	b570      	push	{r4, r5, r6, lr}
 800c012:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c014:	4605      	mov	r5, r0
 800c016:	460c      	mov	r4, r1
 800c018:	b976      	cbnz	r6, 800c038 <_Bfree+0x28>
 800c01a:	2010      	movs	r0, #16
 800c01c:	f7ff ff90 	bl	800bf40 <malloc>
 800c020:	4602      	mov	r2, r0
 800c022:	6268      	str	r0, [r5, #36]	; 0x24
 800c024:	b920      	cbnz	r0, 800c030 <_Bfree+0x20>
 800c026:	218a      	movs	r1, #138	; 0x8a
 800c028:	4b08      	ldr	r3, [pc, #32]	; (800c04c <_Bfree+0x3c>)
 800c02a:	4809      	ldr	r0, [pc, #36]	; (800c050 <_Bfree+0x40>)
 800c02c:	f000 feae 	bl	800cd8c <__assert_func>
 800c030:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c034:	6006      	str	r6, [r0, #0]
 800c036:	60c6      	str	r6, [r0, #12]
 800c038:	b13c      	cbz	r4, 800c04a <_Bfree+0x3a>
 800c03a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c03c:	6862      	ldr	r2, [r4, #4]
 800c03e:	68db      	ldr	r3, [r3, #12]
 800c040:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c044:	6021      	str	r1, [r4, #0]
 800c046:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c04a:	bd70      	pop	{r4, r5, r6, pc}
 800c04c:	0800dbfe 	.word	0x0800dbfe
 800c050:	0800dd04 	.word	0x0800dd04

0800c054 <__multadd>:
 800c054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c058:	4698      	mov	r8, r3
 800c05a:	460c      	mov	r4, r1
 800c05c:	2300      	movs	r3, #0
 800c05e:	690e      	ldr	r6, [r1, #16]
 800c060:	4607      	mov	r7, r0
 800c062:	f101 0014 	add.w	r0, r1, #20
 800c066:	6805      	ldr	r5, [r0, #0]
 800c068:	3301      	adds	r3, #1
 800c06a:	b2a9      	uxth	r1, r5
 800c06c:	fb02 8101 	mla	r1, r2, r1, r8
 800c070:	0c2d      	lsrs	r5, r5, #16
 800c072:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c076:	fb02 c505 	mla	r5, r2, r5, ip
 800c07a:	b289      	uxth	r1, r1
 800c07c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c080:	429e      	cmp	r6, r3
 800c082:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c086:	f840 1b04 	str.w	r1, [r0], #4
 800c08a:	dcec      	bgt.n	800c066 <__multadd+0x12>
 800c08c:	f1b8 0f00 	cmp.w	r8, #0
 800c090:	d022      	beq.n	800c0d8 <__multadd+0x84>
 800c092:	68a3      	ldr	r3, [r4, #8]
 800c094:	42b3      	cmp	r3, r6
 800c096:	dc19      	bgt.n	800c0cc <__multadd+0x78>
 800c098:	6861      	ldr	r1, [r4, #4]
 800c09a:	4638      	mov	r0, r7
 800c09c:	3101      	adds	r1, #1
 800c09e:	f7ff ff77 	bl	800bf90 <_Balloc>
 800c0a2:	4605      	mov	r5, r0
 800c0a4:	b928      	cbnz	r0, 800c0b2 <__multadd+0x5e>
 800c0a6:	4602      	mov	r2, r0
 800c0a8:	21b5      	movs	r1, #181	; 0xb5
 800c0aa:	4b0d      	ldr	r3, [pc, #52]	; (800c0e0 <__multadd+0x8c>)
 800c0ac:	480d      	ldr	r0, [pc, #52]	; (800c0e4 <__multadd+0x90>)
 800c0ae:	f000 fe6d 	bl	800cd8c <__assert_func>
 800c0b2:	6922      	ldr	r2, [r4, #16]
 800c0b4:	f104 010c 	add.w	r1, r4, #12
 800c0b8:	3202      	adds	r2, #2
 800c0ba:	0092      	lsls	r2, r2, #2
 800c0bc:	300c      	adds	r0, #12
 800c0be:	f7fd f807 	bl	80090d0 <memcpy>
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	4638      	mov	r0, r7
 800c0c6:	f7ff ffa3 	bl	800c010 <_Bfree>
 800c0ca:	462c      	mov	r4, r5
 800c0cc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c0d0:	3601      	adds	r6, #1
 800c0d2:	f8c3 8014 	str.w	r8, [r3, #20]
 800c0d6:	6126      	str	r6, [r4, #16]
 800c0d8:	4620      	mov	r0, r4
 800c0da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0de:	bf00      	nop
 800c0e0:	0800dc74 	.word	0x0800dc74
 800c0e4:	0800dd04 	.word	0x0800dd04

0800c0e8 <__s2b>:
 800c0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0ec:	4615      	mov	r5, r2
 800c0ee:	2209      	movs	r2, #9
 800c0f0:	461f      	mov	r7, r3
 800c0f2:	3308      	adds	r3, #8
 800c0f4:	460c      	mov	r4, r1
 800c0f6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c0fa:	4606      	mov	r6, r0
 800c0fc:	2201      	movs	r2, #1
 800c0fe:	2100      	movs	r1, #0
 800c100:	429a      	cmp	r2, r3
 800c102:	db09      	blt.n	800c118 <__s2b+0x30>
 800c104:	4630      	mov	r0, r6
 800c106:	f7ff ff43 	bl	800bf90 <_Balloc>
 800c10a:	b940      	cbnz	r0, 800c11e <__s2b+0x36>
 800c10c:	4602      	mov	r2, r0
 800c10e:	21ce      	movs	r1, #206	; 0xce
 800c110:	4b18      	ldr	r3, [pc, #96]	; (800c174 <__s2b+0x8c>)
 800c112:	4819      	ldr	r0, [pc, #100]	; (800c178 <__s2b+0x90>)
 800c114:	f000 fe3a 	bl	800cd8c <__assert_func>
 800c118:	0052      	lsls	r2, r2, #1
 800c11a:	3101      	adds	r1, #1
 800c11c:	e7f0      	b.n	800c100 <__s2b+0x18>
 800c11e:	9b08      	ldr	r3, [sp, #32]
 800c120:	2d09      	cmp	r5, #9
 800c122:	6143      	str	r3, [r0, #20]
 800c124:	f04f 0301 	mov.w	r3, #1
 800c128:	6103      	str	r3, [r0, #16]
 800c12a:	dd16      	ble.n	800c15a <__s2b+0x72>
 800c12c:	f104 0909 	add.w	r9, r4, #9
 800c130:	46c8      	mov	r8, r9
 800c132:	442c      	add	r4, r5
 800c134:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c138:	4601      	mov	r1, r0
 800c13a:	220a      	movs	r2, #10
 800c13c:	4630      	mov	r0, r6
 800c13e:	3b30      	subs	r3, #48	; 0x30
 800c140:	f7ff ff88 	bl	800c054 <__multadd>
 800c144:	45a0      	cmp	r8, r4
 800c146:	d1f5      	bne.n	800c134 <__s2b+0x4c>
 800c148:	f1a5 0408 	sub.w	r4, r5, #8
 800c14c:	444c      	add	r4, r9
 800c14e:	1b2d      	subs	r5, r5, r4
 800c150:	1963      	adds	r3, r4, r5
 800c152:	42bb      	cmp	r3, r7
 800c154:	db04      	blt.n	800c160 <__s2b+0x78>
 800c156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c15a:	2509      	movs	r5, #9
 800c15c:	340a      	adds	r4, #10
 800c15e:	e7f6      	b.n	800c14e <__s2b+0x66>
 800c160:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c164:	4601      	mov	r1, r0
 800c166:	220a      	movs	r2, #10
 800c168:	4630      	mov	r0, r6
 800c16a:	3b30      	subs	r3, #48	; 0x30
 800c16c:	f7ff ff72 	bl	800c054 <__multadd>
 800c170:	e7ee      	b.n	800c150 <__s2b+0x68>
 800c172:	bf00      	nop
 800c174:	0800dc74 	.word	0x0800dc74
 800c178:	0800dd04 	.word	0x0800dd04

0800c17c <__hi0bits>:
 800c17c:	0c02      	lsrs	r2, r0, #16
 800c17e:	0412      	lsls	r2, r2, #16
 800c180:	4603      	mov	r3, r0
 800c182:	b9ca      	cbnz	r2, 800c1b8 <__hi0bits+0x3c>
 800c184:	0403      	lsls	r3, r0, #16
 800c186:	2010      	movs	r0, #16
 800c188:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c18c:	bf04      	itt	eq
 800c18e:	021b      	lsleq	r3, r3, #8
 800c190:	3008      	addeq	r0, #8
 800c192:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c196:	bf04      	itt	eq
 800c198:	011b      	lsleq	r3, r3, #4
 800c19a:	3004      	addeq	r0, #4
 800c19c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c1a0:	bf04      	itt	eq
 800c1a2:	009b      	lsleq	r3, r3, #2
 800c1a4:	3002      	addeq	r0, #2
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	db05      	blt.n	800c1b6 <__hi0bits+0x3a>
 800c1aa:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c1ae:	f100 0001 	add.w	r0, r0, #1
 800c1b2:	bf08      	it	eq
 800c1b4:	2020      	moveq	r0, #32
 800c1b6:	4770      	bx	lr
 800c1b8:	2000      	movs	r0, #0
 800c1ba:	e7e5      	b.n	800c188 <__hi0bits+0xc>

0800c1bc <__lo0bits>:
 800c1bc:	6803      	ldr	r3, [r0, #0]
 800c1be:	4602      	mov	r2, r0
 800c1c0:	f013 0007 	ands.w	r0, r3, #7
 800c1c4:	d00b      	beq.n	800c1de <__lo0bits+0x22>
 800c1c6:	07d9      	lsls	r1, r3, #31
 800c1c8:	d422      	bmi.n	800c210 <__lo0bits+0x54>
 800c1ca:	0798      	lsls	r0, r3, #30
 800c1cc:	bf49      	itett	mi
 800c1ce:	085b      	lsrmi	r3, r3, #1
 800c1d0:	089b      	lsrpl	r3, r3, #2
 800c1d2:	2001      	movmi	r0, #1
 800c1d4:	6013      	strmi	r3, [r2, #0]
 800c1d6:	bf5c      	itt	pl
 800c1d8:	2002      	movpl	r0, #2
 800c1da:	6013      	strpl	r3, [r2, #0]
 800c1dc:	4770      	bx	lr
 800c1de:	b299      	uxth	r1, r3
 800c1e0:	b909      	cbnz	r1, 800c1e6 <__lo0bits+0x2a>
 800c1e2:	2010      	movs	r0, #16
 800c1e4:	0c1b      	lsrs	r3, r3, #16
 800c1e6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c1ea:	bf04      	itt	eq
 800c1ec:	0a1b      	lsreq	r3, r3, #8
 800c1ee:	3008      	addeq	r0, #8
 800c1f0:	0719      	lsls	r1, r3, #28
 800c1f2:	bf04      	itt	eq
 800c1f4:	091b      	lsreq	r3, r3, #4
 800c1f6:	3004      	addeq	r0, #4
 800c1f8:	0799      	lsls	r1, r3, #30
 800c1fa:	bf04      	itt	eq
 800c1fc:	089b      	lsreq	r3, r3, #2
 800c1fe:	3002      	addeq	r0, #2
 800c200:	07d9      	lsls	r1, r3, #31
 800c202:	d403      	bmi.n	800c20c <__lo0bits+0x50>
 800c204:	085b      	lsrs	r3, r3, #1
 800c206:	f100 0001 	add.w	r0, r0, #1
 800c20a:	d003      	beq.n	800c214 <__lo0bits+0x58>
 800c20c:	6013      	str	r3, [r2, #0]
 800c20e:	4770      	bx	lr
 800c210:	2000      	movs	r0, #0
 800c212:	4770      	bx	lr
 800c214:	2020      	movs	r0, #32
 800c216:	4770      	bx	lr

0800c218 <__i2b>:
 800c218:	b510      	push	{r4, lr}
 800c21a:	460c      	mov	r4, r1
 800c21c:	2101      	movs	r1, #1
 800c21e:	f7ff feb7 	bl	800bf90 <_Balloc>
 800c222:	4602      	mov	r2, r0
 800c224:	b928      	cbnz	r0, 800c232 <__i2b+0x1a>
 800c226:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c22a:	4b04      	ldr	r3, [pc, #16]	; (800c23c <__i2b+0x24>)
 800c22c:	4804      	ldr	r0, [pc, #16]	; (800c240 <__i2b+0x28>)
 800c22e:	f000 fdad 	bl	800cd8c <__assert_func>
 800c232:	2301      	movs	r3, #1
 800c234:	6144      	str	r4, [r0, #20]
 800c236:	6103      	str	r3, [r0, #16]
 800c238:	bd10      	pop	{r4, pc}
 800c23a:	bf00      	nop
 800c23c:	0800dc74 	.word	0x0800dc74
 800c240:	0800dd04 	.word	0x0800dd04

0800c244 <__multiply>:
 800c244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c248:	4614      	mov	r4, r2
 800c24a:	690a      	ldr	r2, [r1, #16]
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	460d      	mov	r5, r1
 800c250:	429a      	cmp	r2, r3
 800c252:	bfbe      	ittt	lt
 800c254:	460b      	movlt	r3, r1
 800c256:	4625      	movlt	r5, r4
 800c258:	461c      	movlt	r4, r3
 800c25a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c25e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c262:	68ab      	ldr	r3, [r5, #8]
 800c264:	6869      	ldr	r1, [r5, #4]
 800c266:	eb0a 0709 	add.w	r7, sl, r9
 800c26a:	42bb      	cmp	r3, r7
 800c26c:	b085      	sub	sp, #20
 800c26e:	bfb8      	it	lt
 800c270:	3101      	addlt	r1, #1
 800c272:	f7ff fe8d 	bl	800bf90 <_Balloc>
 800c276:	b930      	cbnz	r0, 800c286 <__multiply+0x42>
 800c278:	4602      	mov	r2, r0
 800c27a:	f240 115d 	movw	r1, #349	; 0x15d
 800c27e:	4b41      	ldr	r3, [pc, #260]	; (800c384 <__multiply+0x140>)
 800c280:	4841      	ldr	r0, [pc, #260]	; (800c388 <__multiply+0x144>)
 800c282:	f000 fd83 	bl	800cd8c <__assert_func>
 800c286:	f100 0614 	add.w	r6, r0, #20
 800c28a:	4633      	mov	r3, r6
 800c28c:	2200      	movs	r2, #0
 800c28e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c292:	4543      	cmp	r3, r8
 800c294:	d31e      	bcc.n	800c2d4 <__multiply+0x90>
 800c296:	f105 0c14 	add.w	ip, r5, #20
 800c29a:	f104 0314 	add.w	r3, r4, #20
 800c29e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c2a2:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c2a6:	9202      	str	r2, [sp, #8]
 800c2a8:	ebac 0205 	sub.w	r2, ip, r5
 800c2ac:	3a15      	subs	r2, #21
 800c2ae:	f022 0203 	bic.w	r2, r2, #3
 800c2b2:	3204      	adds	r2, #4
 800c2b4:	f105 0115 	add.w	r1, r5, #21
 800c2b8:	458c      	cmp	ip, r1
 800c2ba:	bf38      	it	cc
 800c2bc:	2204      	movcc	r2, #4
 800c2be:	9201      	str	r2, [sp, #4]
 800c2c0:	9a02      	ldr	r2, [sp, #8]
 800c2c2:	9303      	str	r3, [sp, #12]
 800c2c4:	429a      	cmp	r2, r3
 800c2c6:	d808      	bhi.n	800c2da <__multiply+0x96>
 800c2c8:	2f00      	cmp	r7, #0
 800c2ca:	dc55      	bgt.n	800c378 <__multiply+0x134>
 800c2cc:	6107      	str	r7, [r0, #16]
 800c2ce:	b005      	add	sp, #20
 800c2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2d4:	f843 2b04 	str.w	r2, [r3], #4
 800c2d8:	e7db      	b.n	800c292 <__multiply+0x4e>
 800c2da:	f8b3 a000 	ldrh.w	sl, [r3]
 800c2de:	f1ba 0f00 	cmp.w	sl, #0
 800c2e2:	d020      	beq.n	800c326 <__multiply+0xe2>
 800c2e4:	46b1      	mov	r9, r6
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f105 0e14 	add.w	lr, r5, #20
 800c2ec:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c2f0:	f8d9 b000 	ldr.w	fp, [r9]
 800c2f4:	b2a1      	uxth	r1, r4
 800c2f6:	fa1f fb8b 	uxth.w	fp, fp
 800c2fa:	fb0a b101 	mla	r1, sl, r1, fp
 800c2fe:	4411      	add	r1, r2
 800c300:	f8d9 2000 	ldr.w	r2, [r9]
 800c304:	0c24      	lsrs	r4, r4, #16
 800c306:	0c12      	lsrs	r2, r2, #16
 800c308:	fb0a 2404 	mla	r4, sl, r4, r2
 800c30c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c310:	b289      	uxth	r1, r1
 800c312:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c316:	45f4      	cmp	ip, lr
 800c318:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c31c:	f849 1b04 	str.w	r1, [r9], #4
 800c320:	d8e4      	bhi.n	800c2ec <__multiply+0xa8>
 800c322:	9901      	ldr	r1, [sp, #4]
 800c324:	5072      	str	r2, [r6, r1]
 800c326:	9a03      	ldr	r2, [sp, #12]
 800c328:	3304      	adds	r3, #4
 800c32a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c32e:	f1b9 0f00 	cmp.w	r9, #0
 800c332:	d01f      	beq.n	800c374 <__multiply+0x130>
 800c334:	46b6      	mov	lr, r6
 800c336:	f04f 0a00 	mov.w	sl, #0
 800c33a:	6834      	ldr	r4, [r6, #0]
 800c33c:	f105 0114 	add.w	r1, r5, #20
 800c340:	880a      	ldrh	r2, [r1, #0]
 800c342:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c346:	b2a4      	uxth	r4, r4
 800c348:	fb09 b202 	mla	r2, r9, r2, fp
 800c34c:	4492      	add	sl, r2
 800c34e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c352:	f84e 4b04 	str.w	r4, [lr], #4
 800c356:	f851 4b04 	ldr.w	r4, [r1], #4
 800c35a:	f8be 2000 	ldrh.w	r2, [lr]
 800c35e:	0c24      	lsrs	r4, r4, #16
 800c360:	fb09 2404 	mla	r4, r9, r4, r2
 800c364:	458c      	cmp	ip, r1
 800c366:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c36a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c36e:	d8e7      	bhi.n	800c340 <__multiply+0xfc>
 800c370:	9a01      	ldr	r2, [sp, #4]
 800c372:	50b4      	str	r4, [r6, r2]
 800c374:	3604      	adds	r6, #4
 800c376:	e7a3      	b.n	800c2c0 <__multiply+0x7c>
 800c378:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d1a5      	bne.n	800c2cc <__multiply+0x88>
 800c380:	3f01      	subs	r7, #1
 800c382:	e7a1      	b.n	800c2c8 <__multiply+0x84>
 800c384:	0800dc74 	.word	0x0800dc74
 800c388:	0800dd04 	.word	0x0800dd04

0800c38c <__pow5mult>:
 800c38c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c390:	4615      	mov	r5, r2
 800c392:	f012 0203 	ands.w	r2, r2, #3
 800c396:	4606      	mov	r6, r0
 800c398:	460f      	mov	r7, r1
 800c39a:	d007      	beq.n	800c3ac <__pow5mult+0x20>
 800c39c:	4c25      	ldr	r4, [pc, #148]	; (800c434 <__pow5mult+0xa8>)
 800c39e:	3a01      	subs	r2, #1
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3a6:	f7ff fe55 	bl	800c054 <__multadd>
 800c3aa:	4607      	mov	r7, r0
 800c3ac:	10ad      	asrs	r5, r5, #2
 800c3ae:	d03d      	beq.n	800c42c <__pow5mult+0xa0>
 800c3b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c3b2:	b97c      	cbnz	r4, 800c3d4 <__pow5mult+0x48>
 800c3b4:	2010      	movs	r0, #16
 800c3b6:	f7ff fdc3 	bl	800bf40 <malloc>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	6270      	str	r0, [r6, #36]	; 0x24
 800c3be:	b928      	cbnz	r0, 800c3cc <__pow5mult+0x40>
 800c3c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c3c4:	4b1c      	ldr	r3, [pc, #112]	; (800c438 <__pow5mult+0xac>)
 800c3c6:	481d      	ldr	r0, [pc, #116]	; (800c43c <__pow5mult+0xb0>)
 800c3c8:	f000 fce0 	bl	800cd8c <__assert_func>
 800c3cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3d0:	6004      	str	r4, [r0, #0]
 800c3d2:	60c4      	str	r4, [r0, #12]
 800c3d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c3d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3dc:	b94c      	cbnz	r4, 800c3f2 <__pow5mult+0x66>
 800c3de:	f240 2171 	movw	r1, #625	; 0x271
 800c3e2:	4630      	mov	r0, r6
 800c3e4:	f7ff ff18 	bl	800c218 <__i2b>
 800c3e8:	2300      	movs	r3, #0
 800c3ea:	4604      	mov	r4, r0
 800c3ec:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	f04f 0900 	mov.w	r9, #0
 800c3f6:	07eb      	lsls	r3, r5, #31
 800c3f8:	d50a      	bpl.n	800c410 <__pow5mult+0x84>
 800c3fa:	4639      	mov	r1, r7
 800c3fc:	4622      	mov	r2, r4
 800c3fe:	4630      	mov	r0, r6
 800c400:	f7ff ff20 	bl	800c244 <__multiply>
 800c404:	4680      	mov	r8, r0
 800c406:	4639      	mov	r1, r7
 800c408:	4630      	mov	r0, r6
 800c40a:	f7ff fe01 	bl	800c010 <_Bfree>
 800c40e:	4647      	mov	r7, r8
 800c410:	106d      	asrs	r5, r5, #1
 800c412:	d00b      	beq.n	800c42c <__pow5mult+0xa0>
 800c414:	6820      	ldr	r0, [r4, #0]
 800c416:	b938      	cbnz	r0, 800c428 <__pow5mult+0x9c>
 800c418:	4622      	mov	r2, r4
 800c41a:	4621      	mov	r1, r4
 800c41c:	4630      	mov	r0, r6
 800c41e:	f7ff ff11 	bl	800c244 <__multiply>
 800c422:	6020      	str	r0, [r4, #0]
 800c424:	f8c0 9000 	str.w	r9, [r0]
 800c428:	4604      	mov	r4, r0
 800c42a:	e7e4      	b.n	800c3f6 <__pow5mult+0x6a>
 800c42c:	4638      	mov	r0, r7
 800c42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c432:	bf00      	nop
 800c434:	0800de58 	.word	0x0800de58
 800c438:	0800dbfe 	.word	0x0800dbfe
 800c43c:	0800dd04 	.word	0x0800dd04

0800c440 <__lshift>:
 800c440:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c444:	460c      	mov	r4, r1
 800c446:	4607      	mov	r7, r0
 800c448:	4691      	mov	r9, r2
 800c44a:	6923      	ldr	r3, [r4, #16]
 800c44c:	6849      	ldr	r1, [r1, #4]
 800c44e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c452:	68a3      	ldr	r3, [r4, #8]
 800c454:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c458:	f108 0601 	add.w	r6, r8, #1
 800c45c:	42b3      	cmp	r3, r6
 800c45e:	db0b      	blt.n	800c478 <__lshift+0x38>
 800c460:	4638      	mov	r0, r7
 800c462:	f7ff fd95 	bl	800bf90 <_Balloc>
 800c466:	4605      	mov	r5, r0
 800c468:	b948      	cbnz	r0, 800c47e <__lshift+0x3e>
 800c46a:	4602      	mov	r2, r0
 800c46c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c470:	4b27      	ldr	r3, [pc, #156]	; (800c510 <__lshift+0xd0>)
 800c472:	4828      	ldr	r0, [pc, #160]	; (800c514 <__lshift+0xd4>)
 800c474:	f000 fc8a 	bl	800cd8c <__assert_func>
 800c478:	3101      	adds	r1, #1
 800c47a:	005b      	lsls	r3, r3, #1
 800c47c:	e7ee      	b.n	800c45c <__lshift+0x1c>
 800c47e:	2300      	movs	r3, #0
 800c480:	f100 0114 	add.w	r1, r0, #20
 800c484:	f100 0210 	add.w	r2, r0, #16
 800c488:	4618      	mov	r0, r3
 800c48a:	4553      	cmp	r3, sl
 800c48c:	db33      	blt.n	800c4f6 <__lshift+0xb6>
 800c48e:	6920      	ldr	r0, [r4, #16]
 800c490:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c494:	f104 0314 	add.w	r3, r4, #20
 800c498:	f019 091f 	ands.w	r9, r9, #31
 800c49c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4a4:	d02b      	beq.n	800c4fe <__lshift+0xbe>
 800c4a6:	468a      	mov	sl, r1
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	f1c9 0e20 	rsb	lr, r9, #32
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	fa00 f009 	lsl.w	r0, r0, r9
 800c4b4:	4302      	orrs	r2, r0
 800c4b6:	f84a 2b04 	str.w	r2, [sl], #4
 800c4ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4be:	459c      	cmp	ip, r3
 800c4c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4c4:	d8f3      	bhi.n	800c4ae <__lshift+0x6e>
 800c4c6:	ebac 0304 	sub.w	r3, ip, r4
 800c4ca:	3b15      	subs	r3, #21
 800c4cc:	f023 0303 	bic.w	r3, r3, #3
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	f104 0015 	add.w	r0, r4, #21
 800c4d6:	4584      	cmp	ip, r0
 800c4d8:	bf38      	it	cc
 800c4da:	2304      	movcc	r3, #4
 800c4dc:	50ca      	str	r2, [r1, r3]
 800c4de:	b10a      	cbz	r2, 800c4e4 <__lshift+0xa4>
 800c4e0:	f108 0602 	add.w	r6, r8, #2
 800c4e4:	3e01      	subs	r6, #1
 800c4e6:	4638      	mov	r0, r7
 800c4e8:	4621      	mov	r1, r4
 800c4ea:	612e      	str	r6, [r5, #16]
 800c4ec:	f7ff fd90 	bl	800c010 <_Bfree>
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c4fa:	3301      	adds	r3, #1
 800c4fc:	e7c5      	b.n	800c48a <__lshift+0x4a>
 800c4fe:	3904      	subs	r1, #4
 800c500:	f853 2b04 	ldr.w	r2, [r3], #4
 800c504:	459c      	cmp	ip, r3
 800c506:	f841 2f04 	str.w	r2, [r1, #4]!
 800c50a:	d8f9      	bhi.n	800c500 <__lshift+0xc0>
 800c50c:	e7ea      	b.n	800c4e4 <__lshift+0xa4>
 800c50e:	bf00      	nop
 800c510:	0800dc74 	.word	0x0800dc74
 800c514:	0800dd04 	.word	0x0800dd04

0800c518 <__mcmp>:
 800c518:	4603      	mov	r3, r0
 800c51a:	690a      	ldr	r2, [r1, #16]
 800c51c:	6900      	ldr	r0, [r0, #16]
 800c51e:	b530      	push	{r4, r5, lr}
 800c520:	1a80      	subs	r0, r0, r2
 800c522:	d10d      	bne.n	800c540 <__mcmp+0x28>
 800c524:	3314      	adds	r3, #20
 800c526:	3114      	adds	r1, #20
 800c528:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c52c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c530:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c534:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c538:	4295      	cmp	r5, r2
 800c53a:	d002      	beq.n	800c542 <__mcmp+0x2a>
 800c53c:	d304      	bcc.n	800c548 <__mcmp+0x30>
 800c53e:	2001      	movs	r0, #1
 800c540:	bd30      	pop	{r4, r5, pc}
 800c542:	42a3      	cmp	r3, r4
 800c544:	d3f4      	bcc.n	800c530 <__mcmp+0x18>
 800c546:	e7fb      	b.n	800c540 <__mcmp+0x28>
 800c548:	f04f 30ff 	mov.w	r0, #4294967295
 800c54c:	e7f8      	b.n	800c540 <__mcmp+0x28>
	...

0800c550 <__mdiff>:
 800c550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c554:	460c      	mov	r4, r1
 800c556:	4606      	mov	r6, r0
 800c558:	4611      	mov	r1, r2
 800c55a:	4620      	mov	r0, r4
 800c55c:	4692      	mov	sl, r2
 800c55e:	f7ff ffdb 	bl	800c518 <__mcmp>
 800c562:	1e05      	subs	r5, r0, #0
 800c564:	d111      	bne.n	800c58a <__mdiff+0x3a>
 800c566:	4629      	mov	r1, r5
 800c568:	4630      	mov	r0, r6
 800c56a:	f7ff fd11 	bl	800bf90 <_Balloc>
 800c56e:	4602      	mov	r2, r0
 800c570:	b928      	cbnz	r0, 800c57e <__mdiff+0x2e>
 800c572:	f240 2132 	movw	r1, #562	; 0x232
 800c576:	4b3c      	ldr	r3, [pc, #240]	; (800c668 <__mdiff+0x118>)
 800c578:	483c      	ldr	r0, [pc, #240]	; (800c66c <__mdiff+0x11c>)
 800c57a:	f000 fc07 	bl	800cd8c <__assert_func>
 800c57e:	2301      	movs	r3, #1
 800c580:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c584:	4610      	mov	r0, r2
 800c586:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c58a:	bfa4      	itt	ge
 800c58c:	4653      	movge	r3, sl
 800c58e:	46a2      	movge	sl, r4
 800c590:	4630      	mov	r0, r6
 800c592:	f8da 1004 	ldr.w	r1, [sl, #4]
 800c596:	bfa6      	itte	ge
 800c598:	461c      	movge	r4, r3
 800c59a:	2500      	movge	r5, #0
 800c59c:	2501      	movlt	r5, #1
 800c59e:	f7ff fcf7 	bl	800bf90 <_Balloc>
 800c5a2:	4602      	mov	r2, r0
 800c5a4:	b918      	cbnz	r0, 800c5ae <__mdiff+0x5e>
 800c5a6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c5aa:	4b2f      	ldr	r3, [pc, #188]	; (800c668 <__mdiff+0x118>)
 800c5ac:	e7e4      	b.n	800c578 <__mdiff+0x28>
 800c5ae:	f100 0814 	add.w	r8, r0, #20
 800c5b2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800c5b6:	60c5      	str	r5, [r0, #12]
 800c5b8:	f04f 0c00 	mov.w	ip, #0
 800c5bc:	f10a 0514 	add.w	r5, sl, #20
 800c5c0:	f10a 0010 	add.w	r0, sl, #16
 800c5c4:	46c2      	mov	sl, r8
 800c5c6:	6926      	ldr	r6, [r4, #16]
 800c5c8:	f104 0914 	add.w	r9, r4, #20
 800c5cc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800c5d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c5d4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800c5d8:	f859 3b04 	ldr.w	r3, [r9], #4
 800c5dc:	fa1f f18b 	uxth.w	r1, fp
 800c5e0:	4461      	add	r1, ip
 800c5e2:	fa1f fc83 	uxth.w	ip, r3
 800c5e6:	0c1b      	lsrs	r3, r3, #16
 800c5e8:	eba1 010c 	sub.w	r1, r1, ip
 800c5ec:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c5f0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800c5f4:	b289      	uxth	r1, r1
 800c5f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800c5fa:	454e      	cmp	r6, r9
 800c5fc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800c600:	f84a 3b04 	str.w	r3, [sl], #4
 800c604:	d8e6      	bhi.n	800c5d4 <__mdiff+0x84>
 800c606:	1b33      	subs	r3, r6, r4
 800c608:	3b15      	subs	r3, #21
 800c60a:	f023 0303 	bic.w	r3, r3, #3
 800c60e:	3415      	adds	r4, #21
 800c610:	3304      	adds	r3, #4
 800c612:	42a6      	cmp	r6, r4
 800c614:	bf38      	it	cc
 800c616:	2304      	movcc	r3, #4
 800c618:	441d      	add	r5, r3
 800c61a:	4443      	add	r3, r8
 800c61c:	461e      	mov	r6, r3
 800c61e:	462c      	mov	r4, r5
 800c620:	4574      	cmp	r4, lr
 800c622:	d30e      	bcc.n	800c642 <__mdiff+0xf2>
 800c624:	f10e 0103 	add.w	r1, lr, #3
 800c628:	1b49      	subs	r1, r1, r5
 800c62a:	f021 0103 	bic.w	r1, r1, #3
 800c62e:	3d03      	subs	r5, #3
 800c630:	45ae      	cmp	lr, r5
 800c632:	bf38      	it	cc
 800c634:	2100      	movcc	r1, #0
 800c636:	4419      	add	r1, r3
 800c638:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800c63c:	b18b      	cbz	r3, 800c662 <__mdiff+0x112>
 800c63e:	6117      	str	r7, [r2, #16]
 800c640:	e7a0      	b.n	800c584 <__mdiff+0x34>
 800c642:	f854 8b04 	ldr.w	r8, [r4], #4
 800c646:	fa1f f188 	uxth.w	r1, r8
 800c64a:	4461      	add	r1, ip
 800c64c:	1408      	asrs	r0, r1, #16
 800c64e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800c652:	b289      	uxth	r1, r1
 800c654:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c658:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c65c:	f846 1b04 	str.w	r1, [r6], #4
 800c660:	e7de      	b.n	800c620 <__mdiff+0xd0>
 800c662:	3f01      	subs	r7, #1
 800c664:	e7e8      	b.n	800c638 <__mdiff+0xe8>
 800c666:	bf00      	nop
 800c668:	0800dc74 	.word	0x0800dc74
 800c66c:	0800dd04 	.word	0x0800dd04

0800c670 <__ulp>:
 800c670:	4b11      	ldr	r3, [pc, #68]	; (800c6b8 <__ulp+0x48>)
 800c672:	400b      	ands	r3, r1
 800c674:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	dd02      	ble.n	800c682 <__ulp+0x12>
 800c67c:	2000      	movs	r0, #0
 800c67e:	4619      	mov	r1, r3
 800c680:	4770      	bx	lr
 800c682:	425b      	negs	r3, r3
 800c684:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c688:	f04f 0000 	mov.w	r0, #0
 800c68c:	f04f 0100 	mov.w	r1, #0
 800c690:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c694:	da04      	bge.n	800c6a0 <__ulp+0x30>
 800c696:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c69a:	fa43 f102 	asr.w	r1, r3, r2
 800c69e:	4770      	bx	lr
 800c6a0:	f1a2 0314 	sub.w	r3, r2, #20
 800c6a4:	2b1e      	cmp	r3, #30
 800c6a6:	bfd6      	itet	le
 800c6a8:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c6ac:	2301      	movgt	r3, #1
 800c6ae:	fa22 f303 	lsrle.w	r3, r2, r3
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	4770      	bx	lr
 800c6b6:	bf00      	nop
 800c6b8:	7ff00000 	.word	0x7ff00000

0800c6bc <__b2d>:
 800c6bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6c0:	6907      	ldr	r7, [r0, #16]
 800c6c2:	f100 0914 	add.w	r9, r0, #20
 800c6c6:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800c6ca:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800c6ce:	f1a7 0804 	sub.w	r8, r7, #4
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	f7ff fd52 	bl	800c17c <__hi0bits>
 800c6d8:	f1c0 0320 	rsb	r3, r0, #32
 800c6dc:	280a      	cmp	r0, #10
 800c6de:	600b      	str	r3, [r1, #0]
 800c6e0:	491f      	ldr	r1, [pc, #124]	; (800c760 <__b2d+0xa4>)
 800c6e2:	dc17      	bgt.n	800c714 <__b2d+0x58>
 800c6e4:	45c1      	cmp	r9, r8
 800c6e6:	bf28      	it	cs
 800c6e8:	2200      	movcs	r2, #0
 800c6ea:	f1c0 0c0b 	rsb	ip, r0, #11
 800c6ee:	fa26 f30c 	lsr.w	r3, r6, ip
 800c6f2:	bf38      	it	cc
 800c6f4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c6f8:	ea43 0501 	orr.w	r5, r3, r1
 800c6fc:	f100 0315 	add.w	r3, r0, #21
 800c700:	fa06 f303 	lsl.w	r3, r6, r3
 800c704:	fa22 f20c 	lsr.w	r2, r2, ip
 800c708:	ea43 0402 	orr.w	r4, r3, r2
 800c70c:	4620      	mov	r0, r4
 800c70e:	4629      	mov	r1, r5
 800c710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c714:	45c1      	cmp	r9, r8
 800c716:	bf2e      	itee	cs
 800c718:	2200      	movcs	r2, #0
 800c71a:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c71e:	f1a7 0808 	subcc.w	r8, r7, #8
 800c722:	f1b0 030b 	subs.w	r3, r0, #11
 800c726:	d016      	beq.n	800c756 <__b2d+0x9a>
 800c728:	f1c3 0720 	rsb	r7, r3, #32
 800c72c:	fa22 f107 	lsr.w	r1, r2, r7
 800c730:	45c8      	cmp	r8, r9
 800c732:	fa06 f603 	lsl.w	r6, r6, r3
 800c736:	ea46 0601 	orr.w	r6, r6, r1
 800c73a:	bf94      	ite	ls
 800c73c:	2100      	movls	r1, #0
 800c73e:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800c742:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800c746:	fa02 f003 	lsl.w	r0, r2, r3
 800c74a:	40f9      	lsrs	r1, r7
 800c74c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c750:	ea40 0401 	orr.w	r4, r0, r1
 800c754:	e7da      	b.n	800c70c <__b2d+0x50>
 800c756:	4614      	mov	r4, r2
 800c758:	ea46 0501 	orr.w	r5, r6, r1
 800c75c:	e7d6      	b.n	800c70c <__b2d+0x50>
 800c75e:	bf00      	nop
 800c760:	3ff00000 	.word	0x3ff00000

0800c764 <__d2b>:
 800c764:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c768:	2101      	movs	r1, #1
 800c76a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c76e:	4690      	mov	r8, r2
 800c770:	461d      	mov	r5, r3
 800c772:	f7ff fc0d 	bl	800bf90 <_Balloc>
 800c776:	4604      	mov	r4, r0
 800c778:	b930      	cbnz	r0, 800c788 <__d2b+0x24>
 800c77a:	4602      	mov	r2, r0
 800c77c:	f240 310a 	movw	r1, #778	; 0x30a
 800c780:	4b24      	ldr	r3, [pc, #144]	; (800c814 <__d2b+0xb0>)
 800c782:	4825      	ldr	r0, [pc, #148]	; (800c818 <__d2b+0xb4>)
 800c784:	f000 fb02 	bl	800cd8c <__assert_func>
 800c788:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c78c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c790:	bb2d      	cbnz	r5, 800c7de <__d2b+0x7a>
 800c792:	9301      	str	r3, [sp, #4]
 800c794:	f1b8 0300 	subs.w	r3, r8, #0
 800c798:	d026      	beq.n	800c7e8 <__d2b+0x84>
 800c79a:	4668      	mov	r0, sp
 800c79c:	9300      	str	r3, [sp, #0]
 800c79e:	f7ff fd0d 	bl	800c1bc <__lo0bits>
 800c7a2:	9900      	ldr	r1, [sp, #0]
 800c7a4:	b1f0      	cbz	r0, 800c7e4 <__d2b+0x80>
 800c7a6:	9a01      	ldr	r2, [sp, #4]
 800c7a8:	f1c0 0320 	rsb	r3, r0, #32
 800c7ac:	fa02 f303 	lsl.w	r3, r2, r3
 800c7b0:	430b      	orrs	r3, r1
 800c7b2:	40c2      	lsrs	r2, r0
 800c7b4:	6163      	str	r3, [r4, #20]
 800c7b6:	9201      	str	r2, [sp, #4]
 800c7b8:	9b01      	ldr	r3, [sp, #4]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	bf14      	ite	ne
 800c7be:	2102      	movne	r1, #2
 800c7c0:	2101      	moveq	r1, #1
 800c7c2:	61a3      	str	r3, [r4, #24]
 800c7c4:	6121      	str	r1, [r4, #16]
 800c7c6:	b1c5      	cbz	r5, 800c7fa <__d2b+0x96>
 800c7c8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c7cc:	4405      	add	r5, r0
 800c7ce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c7d2:	603d      	str	r5, [r7, #0]
 800c7d4:	6030      	str	r0, [r6, #0]
 800c7d6:	4620      	mov	r0, r4
 800c7d8:	b002      	add	sp, #8
 800c7da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7e2:	e7d6      	b.n	800c792 <__d2b+0x2e>
 800c7e4:	6161      	str	r1, [r4, #20]
 800c7e6:	e7e7      	b.n	800c7b8 <__d2b+0x54>
 800c7e8:	a801      	add	r0, sp, #4
 800c7ea:	f7ff fce7 	bl	800c1bc <__lo0bits>
 800c7ee:	2101      	movs	r1, #1
 800c7f0:	9b01      	ldr	r3, [sp, #4]
 800c7f2:	6121      	str	r1, [r4, #16]
 800c7f4:	6163      	str	r3, [r4, #20]
 800c7f6:	3020      	adds	r0, #32
 800c7f8:	e7e5      	b.n	800c7c6 <__d2b+0x62>
 800c7fa:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c7fe:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c802:	6038      	str	r0, [r7, #0]
 800c804:	6918      	ldr	r0, [r3, #16]
 800c806:	f7ff fcb9 	bl	800c17c <__hi0bits>
 800c80a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c80e:	6031      	str	r1, [r6, #0]
 800c810:	e7e1      	b.n	800c7d6 <__d2b+0x72>
 800c812:	bf00      	nop
 800c814:	0800dc74 	.word	0x0800dc74
 800c818:	0800dd04 	.word	0x0800dd04

0800c81c <__ratio>:
 800c81c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c820:	4688      	mov	r8, r1
 800c822:	4669      	mov	r1, sp
 800c824:	4681      	mov	r9, r0
 800c826:	f7ff ff49 	bl	800c6bc <__b2d>
 800c82a:	460f      	mov	r7, r1
 800c82c:	4604      	mov	r4, r0
 800c82e:	460d      	mov	r5, r1
 800c830:	4640      	mov	r0, r8
 800c832:	a901      	add	r1, sp, #4
 800c834:	f7ff ff42 	bl	800c6bc <__b2d>
 800c838:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c83c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c840:	468b      	mov	fp, r1
 800c842:	eba3 0c02 	sub.w	ip, r3, r2
 800c846:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c84a:	1a9b      	subs	r3, r3, r2
 800c84c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c850:	2b00      	cmp	r3, #0
 800c852:	bfd5      	itete	le
 800c854:	460a      	movle	r2, r1
 800c856:	462a      	movgt	r2, r5
 800c858:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c85c:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c860:	bfd8      	it	le
 800c862:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c866:	465b      	mov	r3, fp
 800c868:	4602      	mov	r2, r0
 800c86a:	4639      	mov	r1, r7
 800c86c:	4620      	mov	r0, r4
 800c86e:	f7f3 ffc9 	bl	8000804 <__aeabi_ddiv>
 800c872:	b003      	add	sp, #12
 800c874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c878 <__copybits>:
 800c878:	3901      	subs	r1, #1
 800c87a:	b570      	push	{r4, r5, r6, lr}
 800c87c:	1149      	asrs	r1, r1, #5
 800c87e:	6914      	ldr	r4, [r2, #16]
 800c880:	3101      	adds	r1, #1
 800c882:	f102 0314 	add.w	r3, r2, #20
 800c886:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c88a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c88e:	1f05      	subs	r5, r0, #4
 800c890:	42a3      	cmp	r3, r4
 800c892:	d30c      	bcc.n	800c8ae <__copybits+0x36>
 800c894:	1aa3      	subs	r3, r4, r2
 800c896:	3b11      	subs	r3, #17
 800c898:	f023 0303 	bic.w	r3, r3, #3
 800c89c:	3211      	adds	r2, #17
 800c89e:	42a2      	cmp	r2, r4
 800c8a0:	bf88      	it	hi
 800c8a2:	2300      	movhi	r3, #0
 800c8a4:	4418      	add	r0, r3
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	4288      	cmp	r0, r1
 800c8aa:	d305      	bcc.n	800c8b8 <__copybits+0x40>
 800c8ac:	bd70      	pop	{r4, r5, r6, pc}
 800c8ae:	f853 6b04 	ldr.w	r6, [r3], #4
 800c8b2:	f845 6f04 	str.w	r6, [r5, #4]!
 800c8b6:	e7eb      	b.n	800c890 <__copybits+0x18>
 800c8b8:	f840 3b04 	str.w	r3, [r0], #4
 800c8bc:	e7f4      	b.n	800c8a8 <__copybits+0x30>

0800c8be <__any_on>:
 800c8be:	f100 0214 	add.w	r2, r0, #20
 800c8c2:	6900      	ldr	r0, [r0, #16]
 800c8c4:	114b      	asrs	r3, r1, #5
 800c8c6:	4298      	cmp	r0, r3
 800c8c8:	b510      	push	{r4, lr}
 800c8ca:	db11      	blt.n	800c8f0 <__any_on+0x32>
 800c8cc:	dd0a      	ble.n	800c8e4 <__any_on+0x26>
 800c8ce:	f011 011f 	ands.w	r1, r1, #31
 800c8d2:	d007      	beq.n	800c8e4 <__any_on+0x26>
 800c8d4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c8d8:	fa24 f001 	lsr.w	r0, r4, r1
 800c8dc:	fa00 f101 	lsl.w	r1, r0, r1
 800c8e0:	428c      	cmp	r4, r1
 800c8e2:	d10b      	bne.n	800c8fc <__any_on+0x3e>
 800c8e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d803      	bhi.n	800c8f4 <__any_on+0x36>
 800c8ec:	2000      	movs	r0, #0
 800c8ee:	bd10      	pop	{r4, pc}
 800c8f0:	4603      	mov	r3, r0
 800c8f2:	e7f7      	b.n	800c8e4 <__any_on+0x26>
 800c8f4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c8f8:	2900      	cmp	r1, #0
 800c8fa:	d0f5      	beq.n	800c8e8 <__any_on+0x2a>
 800c8fc:	2001      	movs	r0, #1
 800c8fe:	e7f6      	b.n	800c8ee <__any_on+0x30>

0800c900 <_calloc_r>:
 800c900:	b538      	push	{r3, r4, r5, lr}
 800c902:	fb02 f501 	mul.w	r5, r2, r1
 800c906:	4629      	mov	r1, r5
 800c908:	f000 f854 	bl	800c9b4 <_malloc_r>
 800c90c:	4604      	mov	r4, r0
 800c90e:	b118      	cbz	r0, 800c918 <_calloc_r+0x18>
 800c910:	462a      	mov	r2, r5
 800c912:	2100      	movs	r1, #0
 800c914:	f7fc fbea 	bl	80090ec <memset>
 800c918:	4620      	mov	r0, r4
 800c91a:	bd38      	pop	{r3, r4, r5, pc}

0800c91c <_free_r>:
 800c91c:	b538      	push	{r3, r4, r5, lr}
 800c91e:	4605      	mov	r5, r0
 800c920:	2900      	cmp	r1, #0
 800c922:	d043      	beq.n	800c9ac <_free_r+0x90>
 800c924:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c928:	1f0c      	subs	r4, r1, #4
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	bfb8      	it	lt
 800c92e:	18e4      	addlt	r4, r4, r3
 800c930:	f000 fa76 	bl	800ce20 <__malloc_lock>
 800c934:	4a1e      	ldr	r2, [pc, #120]	; (800c9b0 <_free_r+0x94>)
 800c936:	6813      	ldr	r3, [r2, #0]
 800c938:	4610      	mov	r0, r2
 800c93a:	b933      	cbnz	r3, 800c94a <_free_r+0x2e>
 800c93c:	6063      	str	r3, [r4, #4]
 800c93e:	6014      	str	r4, [r2, #0]
 800c940:	4628      	mov	r0, r5
 800c942:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c946:	f000 ba71 	b.w	800ce2c <__malloc_unlock>
 800c94a:	42a3      	cmp	r3, r4
 800c94c:	d90a      	bls.n	800c964 <_free_r+0x48>
 800c94e:	6821      	ldr	r1, [r4, #0]
 800c950:	1862      	adds	r2, r4, r1
 800c952:	4293      	cmp	r3, r2
 800c954:	bf01      	itttt	eq
 800c956:	681a      	ldreq	r2, [r3, #0]
 800c958:	685b      	ldreq	r3, [r3, #4]
 800c95a:	1852      	addeq	r2, r2, r1
 800c95c:	6022      	streq	r2, [r4, #0]
 800c95e:	6063      	str	r3, [r4, #4]
 800c960:	6004      	str	r4, [r0, #0]
 800c962:	e7ed      	b.n	800c940 <_free_r+0x24>
 800c964:	461a      	mov	r2, r3
 800c966:	685b      	ldr	r3, [r3, #4]
 800c968:	b10b      	cbz	r3, 800c96e <_free_r+0x52>
 800c96a:	42a3      	cmp	r3, r4
 800c96c:	d9fa      	bls.n	800c964 <_free_r+0x48>
 800c96e:	6811      	ldr	r1, [r2, #0]
 800c970:	1850      	adds	r0, r2, r1
 800c972:	42a0      	cmp	r0, r4
 800c974:	d10b      	bne.n	800c98e <_free_r+0x72>
 800c976:	6820      	ldr	r0, [r4, #0]
 800c978:	4401      	add	r1, r0
 800c97a:	1850      	adds	r0, r2, r1
 800c97c:	4283      	cmp	r3, r0
 800c97e:	6011      	str	r1, [r2, #0]
 800c980:	d1de      	bne.n	800c940 <_free_r+0x24>
 800c982:	6818      	ldr	r0, [r3, #0]
 800c984:	685b      	ldr	r3, [r3, #4]
 800c986:	4401      	add	r1, r0
 800c988:	6011      	str	r1, [r2, #0]
 800c98a:	6053      	str	r3, [r2, #4]
 800c98c:	e7d8      	b.n	800c940 <_free_r+0x24>
 800c98e:	d902      	bls.n	800c996 <_free_r+0x7a>
 800c990:	230c      	movs	r3, #12
 800c992:	602b      	str	r3, [r5, #0]
 800c994:	e7d4      	b.n	800c940 <_free_r+0x24>
 800c996:	6820      	ldr	r0, [r4, #0]
 800c998:	1821      	adds	r1, r4, r0
 800c99a:	428b      	cmp	r3, r1
 800c99c:	bf01      	itttt	eq
 800c99e:	6819      	ldreq	r1, [r3, #0]
 800c9a0:	685b      	ldreq	r3, [r3, #4]
 800c9a2:	1809      	addeq	r1, r1, r0
 800c9a4:	6021      	streq	r1, [r4, #0]
 800c9a6:	6063      	str	r3, [r4, #4]
 800c9a8:	6054      	str	r4, [r2, #4]
 800c9aa:	e7c9      	b.n	800c940 <_free_r+0x24>
 800c9ac:	bd38      	pop	{r3, r4, r5, pc}
 800c9ae:	bf00      	nop
 800c9b0:	20000b7c 	.word	0x20000b7c

0800c9b4 <_malloc_r>:
 800c9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9b6:	1ccd      	adds	r5, r1, #3
 800c9b8:	f025 0503 	bic.w	r5, r5, #3
 800c9bc:	3508      	adds	r5, #8
 800c9be:	2d0c      	cmp	r5, #12
 800c9c0:	bf38      	it	cc
 800c9c2:	250c      	movcc	r5, #12
 800c9c4:	2d00      	cmp	r5, #0
 800c9c6:	4606      	mov	r6, r0
 800c9c8:	db01      	blt.n	800c9ce <_malloc_r+0x1a>
 800c9ca:	42a9      	cmp	r1, r5
 800c9cc:	d903      	bls.n	800c9d6 <_malloc_r+0x22>
 800c9ce:	230c      	movs	r3, #12
 800c9d0:	6033      	str	r3, [r6, #0]
 800c9d2:	2000      	movs	r0, #0
 800c9d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9d6:	f000 fa23 	bl	800ce20 <__malloc_lock>
 800c9da:	4921      	ldr	r1, [pc, #132]	; (800ca60 <_malloc_r+0xac>)
 800c9dc:	680a      	ldr	r2, [r1, #0]
 800c9de:	4614      	mov	r4, r2
 800c9e0:	b99c      	cbnz	r4, 800ca0a <_malloc_r+0x56>
 800c9e2:	4f20      	ldr	r7, [pc, #128]	; (800ca64 <_malloc_r+0xb0>)
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	b923      	cbnz	r3, 800c9f2 <_malloc_r+0x3e>
 800c9e8:	4621      	mov	r1, r4
 800c9ea:	4630      	mov	r0, r6
 800c9ec:	f000 f99e 	bl	800cd2c <_sbrk_r>
 800c9f0:	6038      	str	r0, [r7, #0]
 800c9f2:	4629      	mov	r1, r5
 800c9f4:	4630      	mov	r0, r6
 800c9f6:	f000 f999 	bl	800cd2c <_sbrk_r>
 800c9fa:	1c43      	adds	r3, r0, #1
 800c9fc:	d123      	bne.n	800ca46 <_malloc_r+0x92>
 800c9fe:	230c      	movs	r3, #12
 800ca00:	4630      	mov	r0, r6
 800ca02:	6033      	str	r3, [r6, #0]
 800ca04:	f000 fa12 	bl	800ce2c <__malloc_unlock>
 800ca08:	e7e3      	b.n	800c9d2 <_malloc_r+0x1e>
 800ca0a:	6823      	ldr	r3, [r4, #0]
 800ca0c:	1b5b      	subs	r3, r3, r5
 800ca0e:	d417      	bmi.n	800ca40 <_malloc_r+0x8c>
 800ca10:	2b0b      	cmp	r3, #11
 800ca12:	d903      	bls.n	800ca1c <_malloc_r+0x68>
 800ca14:	6023      	str	r3, [r4, #0]
 800ca16:	441c      	add	r4, r3
 800ca18:	6025      	str	r5, [r4, #0]
 800ca1a:	e004      	b.n	800ca26 <_malloc_r+0x72>
 800ca1c:	6863      	ldr	r3, [r4, #4]
 800ca1e:	42a2      	cmp	r2, r4
 800ca20:	bf0c      	ite	eq
 800ca22:	600b      	streq	r3, [r1, #0]
 800ca24:	6053      	strne	r3, [r2, #4]
 800ca26:	4630      	mov	r0, r6
 800ca28:	f000 fa00 	bl	800ce2c <__malloc_unlock>
 800ca2c:	f104 000b 	add.w	r0, r4, #11
 800ca30:	1d23      	adds	r3, r4, #4
 800ca32:	f020 0007 	bic.w	r0, r0, #7
 800ca36:	1ac2      	subs	r2, r0, r3
 800ca38:	d0cc      	beq.n	800c9d4 <_malloc_r+0x20>
 800ca3a:	1a1b      	subs	r3, r3, r0
 800ca3c:	50a3      	str	r3, [r4, r2]
 800ca3e:	e7c9      	b.n	800c9d4 <_malloc_r+0x20>
 800ca40:	4622      	mov	r2, r4
 800ca42:	6864      	ldr	r4, [r4, #4]
 800ca44:	e7cc      	b.n	800c9e0 <_malloc_r+0x2c>
 800ca46:	1cc4      	adds	r4, r0, #3
 800ca48:	f024 0403 	bic.w	r4, r4, #3
 800ca4c:	42a0      	cmp	r0, r4
 800ca4e:	d0e3      	beq.n	800ca18 <_malloc_r+0x64>
 800ca50:	1a21      	subs	r1, r4, r0
 800ca52:	4630      	mov	r0, r6
 800ca54:	f000 f96a 	bl	800cd2c <_sbrk_r>
 800ca58:	3001      	adds	r0, #1
 800ca5a:	d1dd      	bne.n	800ca18 <_malloc_r+0x64>
 800ca5c:	e7cf      	b.n	800c9fe <_malloc_r+0x4a>
 800ca5e:	bf00      	nop
 800ca60:	20000b7c 	.word	0x20000b7c
 800ca64:	20000b80 	.word	0x20000b80

0800ca68 <__ssputs_r>:
 800ca68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca6c:	688e      	ldr	r6, [r1, #8]
 800ca6e:	4682      	mov	sl, r0
 800ca70:	429e      	cmp	r6, r3
 800ca72:	460c      	mov	r4, r1
 800ca74:	4690      	mov	r8, r2
 800ca76:	461f      	mov	r7, r3
 800ca78:	d838      	bhi.n	800caec <__ssputs_r+0x84>
 800ca7a:	898a      	ldrh	r2, [r1, #12]
 800ca7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ca80:	d032      	beq.n	800cae8 <__ssputs_r+0x80>
 800ca82:	6825      	ldr	r5, [r4, #0]
 800ca84:	6909      	ldr	r1, [r1, #16]
 800ca86:	3301      	adds	r3, #1
 800ca88:	eba5 0901 	sub.w	r9, r5, r1
 800ca8c:	6965      	ldr	r5, [r4, #20]
 800ca8e:	444b      	add	r3, r9
 800ca90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ca98:	106d      	asrs	r5, r5, #1
 800ca9a:	429d      	cmp	r5, r3
 800ca9c:	bf38      	it	cc
 800ca9e:	461d      	movcc	r5, r3
 800caa0:	0553      	lsls	r3, r2, #21
 800caa2:	d531      	bpl.n	800cb08 <__ssputs_r+0xa0>
 800caa4:	4629      	mov	r1, r5
 800caa6:	f7ff ff85 	bl	800c9b4 <_malloc_r>
 800caaa:	4606      	mov	r6, r0
 800caac:	b950      	cbnz	r0, 800cac4 <__ssputs_r+0x5c>
 800caae:	230c      	movs	r3, #12
 800cab0:	f04f 30ff 	mov.w	r0, #4294967295
 800cab4:	f8ca 3000 	str.w	r3, [sl]
 800cab8:	89a3      	ldrh	r3, [r4, #12]
 800caba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cabe:	81a3      	strh	r3, [r4, #12]
 800cac0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cac4:	464a      	mov	r2, r9
 800cac6:	6921      	ldr	r1, [r4, #16]
 800cac8:	f7fc fb02 	bl	80090d0 <memcpy>
 800cacc:	89a3      	ldrh	r3, [r4, #12]
 800cace:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cad2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cad6:	81a3      	strh	r3, [r4, #12]
 800cad8:	6126      	str	r6, [r4, #16]
 800cada:	444e      	add	r6, r9
 800cadc:	6026      	str	r6, [r4, #0]
 800cade:	463e      	mov	r6, r7
 800cae0:	6165      	str	r5, [r4, #20]
 800cae2:	eba5 0509 	sub.w	r5, r5, r9
 800cae6:	60a5      	str	r5, [r4, #8]
 800cae8:	42be      	cmp	r6, r7
 800caea:	d900      	bls.n	800caee <__ssputs_r+0x86>
 800caec:	463e      	mov	r6, r7
 800caee:	4632      	mov	r2, r6
 800caf0:	4641      	mov	r1, r8
 800caf2:	6820      	ldr	r0, [r4, #0]
 800caf4:	f000 f97a 	bl	800cdec <memmove>
 800caf8:	68a3      	ldr	r3, [r4, #8]
 800cafa:	6822      	ldr	r2, [r4, #0]
 800cafc:	1b9b      	subs	r3, r3, r6
 800cafe:	4432      	add	r2, r6
 800cb00:	2000      	movs	r0, #0
 800cb02:	60a3      	str	r3, [r4, #8]
 800cb04:	6022      	str	r2, [r4, #0]
 800cb06:	e7db      	b.n	800cac0 <__ssputs_r+0x58>
 800cb08:	462a      	mov	r2, r5
 800cb0a:	f000 f995 	bl	800ce38 <_realloc_r>
 800cb0e:	4606      	mov	r6, r0
 800cb10:	2800      	cmp	r0, #0
 800cb12:	d1e1      	bne.n	800cad8 <__ssputs_r+0x70>
 800cb14:	4650      	mov	r0, sl
 800cb16:	6921      	ldr	r1, [r4, #16]
 800cb18:	f7ff ff00 	bl	800c91c <_free_r>
 800cb1c:	e7c7      	b.n	800caae <__ssputs_r+0x46>
	...

0800cb20 <_svfiprintf_r>:
 800cb20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb24:	4698      	mov	r8, r3
 800cb26:	898b      	ldrh	r3, [r1, #12]
 800cb28:	4607      	mov	r7, r0
 800cb2a:	061b      	lsls	r3, r3, #24
 800cb2c:	460d      	mov	r5, r1
 800cb2e:	4614      	mov	r4, r2
 800cb30:	b09d      	sub	sp, #116	; 0x74
 800cb32:	d50e      	bpl.n	800cb52 <_svfiprintf_r+0x32>
 800cb34:	690b      	ldr	r3, [r1, #16]
 800cb36:	b963      	cbnz	r3, 800cb52 <_svfiprintf_r+0x32>
 800cb38:	2140      	movs	r1, #64	; 0x40
 800cb3a:	f7ff ff3b 	bl	800c9b4 <_malloc_r>
 800cb3e:	6028      	str	r0, [r5, #0]
 800cb40:	6128      	str	r0, [r5, #16]
 800cb42:	b920      	cbnz	r0, 800cb4e <_svfiprintf_r+0x2e>
 800cb44:	230c      	movs	r3, #12
 800cb46:	603b      	str	r3, [r7, #0]
 800cb48:	f04f 30ff 	mov.w	r0, #4294967295
 800cb4c:	e0d1      	b.n	800ccf2 <_svfiprintf_r+0x1d2>
 800cb4e:	2340      	movs	r3, #64	; 0x40
 800cb50:	616b      	str	r3, [r5, #20]
 800cb52:	2300      	movs	r3, #0
 800cb54:	9309      	str	r3, [sp, #36]	; 0x24
 800cb56:	2320      	movs	r3, #32
 800cb58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb5c:	2330      	movs	r3, #48	; 0x30
 800cb5e:	f04f 0901 	mov.w	r9, #1
 800cb62:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb66:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cd0c <_svfiprintf_r+0x1ec>
 800cb6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb6e:	4623      	mov	r3, r4
 800cb70:	469a      	mov	sl, r3
 800cb72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb76:	b10a      	cbz	r2, 800cb7c <_svfiprintf_r+0x5c>
 800cb78:	2a25      	cmp	r2, #37	; 0x25
 800cb7a:	d1f9      	bne.n	800cb70 <_svfiprintf_r+0x50>
 800cb7c:	ebba 0b04 	subs.w	fp, sl, r4
 800cb80:	d00b      	beq.n	800cb9a <_svfiprintf_r+0x7a>
 800cb82:	465b      	mov	r3, fp
 800cb84:	4622      	mov	r2, r4
 800cb86:	4629      	mov	r1, r5
 800cb88:	4638      	mov	r0, r7
 800cb8a:	f7ff ff6d 	bl	800ca68 <__ssputs_r>
 800cb8e:	3001      	adds	r0, #1
 800cb90:	f000 80aa 	beq.w	800cce8 <_svfiprintf_r+0x1c8>
 800cb94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb96:	445a      	add	r2, fp
 800cb98:	9209      	str	r2, [sp, #36]	; 0x24
 800cb9a:	f89a 3000 	ldrb.w	r3, [sl]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	f000 80a2 	beq.w	800cce8 <_svfiprintf_r+0x1c8>
 800cba4:	2300      	movs	r3, #0
 800cba6:	f04f 32ff 	mov.w	r2, #4294967295
 800cbaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbae:	f10a 0a01 	add.w	sl, sl, #1
 800cbb2:	9304      	str	r3, [sp, #16]
 800cbb4:	9307      	str	r3, [sp, #28]
 800cbb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbba:	931a      	str	r3, [sp, #104]	; 0x68
 800cbbc:	4654      	mov	r4, sl
 800cbbe:	2205      	movs	r2, #5
 800cbc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbc4:	4851      	ldr	r0, [pc, #324]	; (800cd0c <_svfiprintf_r+0x1ec>)
 800cbc6:	f7ff f9d5 	bl	800bf74 <memchr>
 800cbca:	9a04      	ldr	r2, [sp, #16]
 800cbcc:	b9d8      	cbnz	r0, 800cc06 <_svfiprintf_r+0xe6>
 800cbce:	06d0      	lsls	r0, r2, #27
 800cbd0:	bf44      	itt	mi
 800cbd2:	2320      	movmi	r3, #32
 800cbd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbd8:	0711      	lsls	r1, r2, #28
 800cbda:	bf44      	itt	mi
 800cbdc:	232b      	movmi	r3, #43	; 0x2b
 800cbde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cbe2:	f89a 3000 	ldrb.w	r3, [sl]
 800cbe6:	2b2a      	cmp	r3, #42	; 0x2a
 800cbe8:	d015      	beq.n	800cc16 <_svfiprintf_r+0xf6>
 800cbea:	4654      	mov	r4, sl
 800cbec:	2000      	movs	r0, #0
 800cbee:	f04f 0c0a 	mov.w	ip, #10
 800cbf2:	9a07      	ldr	r2, [sp, #28]
 800cbf4:	4621      	mov	r1, r4
 800cbf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbfa:	3b30      	subs	r3, #48	; 0x30
 800cbfc:	2b09      	cmp	r3, #9
 800cbfe:	d94e      	bls.n	800cc9e <_svfiprintf_r+0x17e>
 800cc00:	b1b0      	cbz	r0, 800cc30 <_svfiprintf_r+0x110>
 800cc02:	9207      	str	r2, [sp, #28]
 800cc04:	e014      	b.n	800cc30 <_svfiprintf_r+0x110>
 800cc06:	eba0 0308 	sub.w	r3, r0, r8
 800cc0a:	fa09 f303 	lsl.w	r3, r9, r3
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	46a2      	mov	sl, r4
 800cc12:	9304      	str	r3, [sp, #16]
 800cc14:	e7d2      	b.n	800cbbc <_svfiprintf_r+0x9c>
 800cc16:	9b03      	ldr	r3, [sp, #12]
 800cc18:	1d19      	adds	r1, r3, #4
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	9103      	str	r1, [sp, #12]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	bfbb      	ittet	lt
 800cc22:	425b      	neglt	r3, r3
 800cc24:	f042 0202 	orrlt.w	r2, r2, #2
 800cc28:	9307      	strge	r3, [sp, #28]
 800cc2a:	9307      	strlt	r3, [sp, #28]
 800cc2c:	bfb8      	it	lt
 800cc2e:	9204      	strlt	r2, [sp, #16]
 800cc30:	7823      	ldrb	r3, [r4, #0]
 800cc32:	2b2e      	cmp	r3, #46	; 0x2e
 800cc34:	d10c      	bne.n	800cc50 <_svfiprintf_r+0x130>
 800cc36:	7863      	ldrb	r3, [r4, #1]
 800cc38:	2b2a      	cmp	r3, #42	; 0x2a
 800cc3a:	d135      	bne.n	800cca8 <_svfiprintf_r+0x188>
 800cc3c:	9b03      	ldr	r3, [sp, #12]
 800cc3e:	3402      	adds	r4, #2
 800cc40:	1d1a      	adds	r2, r3, #4
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	9203      	str	r2, [sp, #12]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	bfb8      	it	lt
 800cc4a:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc4e:	9305      	str	r3, [sp, #20]
 800cc50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cd1c <_svfiprintf_r+0x1fc>
 800cc54:	2203      	movs	r2, #3
 800cc56:	4650      	mov	r0, sl
 800cc58:	7821      	ldrb	r1, [r4, #0]
 800cc5a:	f7ff f98b 	bl	800bf74 <memchr>
 800cc5e:	b140      	cbz	r0, 800cc72 <_svfiprintf_r+0x152>
 800cc60:	2340      	movs	r3, #64	; 0x40
 800cc62:	eba0 000a 	sub.w	r0, r0, sl
 800cc66:	fa03 f000 	lsl.w	r0, r3, r0
 800cc6a:	9b04      	ldr	r3, [sp, #16]
 800cc6c:	3401      	adds	r4, #1
 800cc6e:	4303      	orrs	r3, r0
 800cc70:	9304      	str	r3, [sp, #16]
 800cc72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc76:	2206      	movs	r2, #6
 800cc78:	4825      	ldr	r0, [pc, #148]	; (800cd10 <_svfiprintf_r+0x1f0>)
 800cc7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc7e:	f7ff f979 	bl	800bf74 <memchr>
 800cc82:	2800      	cmp	r0, #0
 800cc84:	d038      	beq.n	800ccf8 <_svfiprintf_r+0x1d8>
 800cc86:	4b23      	ldr	r3, [pc, #140]	; (800cd14 <_svfiprintf_r+0x1f4>)
 800cc88:	bb1b      	cbnz	r3, 800ccd2 <_svfiprintf_r+0x1b2>
 800cc8a:	9b03      	ldr	r3, [sp, #12]
 800cc8c:	3307      	adds	r3, #7
 800cc8e:	f023 0307 	bic.w	r3, r3, #7
 800cc92:	3308      	adds	r3, #8
 800cc94:	9303      	str	r3, [sp, #12]
 800cc96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc98:	4433      	add	r3, r6
 800cc9a:	9309      	str	r3, [sp, #36]	; 0x24
 800cc9c:	e767      	b.n	800cb6e <_svfiprintf_r+0x4e>
 800cc9e:	460c      	mov	r4, r1
 800cca0:	2001      	movs	r0, #1
 800cca2:	fb0c 3202 	mla	r2, ip, r2, r3
 800cca6:	e7a5      	b.n	800cbf4 <_svfiprintf_r+0xd4>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	f04f 0c0a 	mov.w	ip, #10
 800ccae:	4619      	mov	r1, r3
 800ccb0:	3401      	adds	r4, #1
 800ccb2:	9305      	str	r3, [sp, #20]
 800ccb4:	4620      	mov	r0, r4
 800ccb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccba:	3a30      	subs	r2, #48	; 0x30
 800ccbc:	2a09      	cmp	r2, #9
 800ccbe:	d903      	bls.n	800ccc8 <_svfiprintf_r+0x1a8>
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d0c5      	beq.n	800cc50 <_svfiprintf_r+0x130>
 800ccc4:	9105      	str	r1, [sp, #20]
 800ccc6:	e7c3      	b.n	800cc50 <_svfiprintf_r+0x130>
 800ccc8:	4604      	mov	r4, r0
 800ccca:	2301      	movs	r3, #1
 800cccc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccd0:	e7f0      	b.n	800ccb4 <_svfiprintf_r+0x194>
 800ccd2:	ab03      	add	r3, sp, #12
 800ccd4:	9300      	str	r3, [sp, #0]
 800ccd6:	462a      	mov	r2, r5
 800ccd8:	4638      	mov	r0, r7
 800ccda:	4b0f      	ldr	r3, [pc, #60]	; (800cd18 <_svfiprintf_r+0x1f8>)
 800ccdc:	a904      	add	r1, sp, #16
 800ccde:	f7fc faab 	bl	8009238 <_printf_float>
 800cce2:	1c42      	adds	r2, r0, #1
 800cce4:	4606      	mov	r6, r0
 800cce6:	d1d6      	bne.n	800cc96 <_svfiprintf_r+0x176>
 800cce8:	89ab      	ldrh	r3, [r5, #12]
 800ccea:	065b      	lsls	r3, r3, #25
 800ccec:	f53f af2c 	bmi.w	800cb48 <_svfiprintf_r+0x28>
 800ccf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccf2:	b01d      	add	sp, #116	; 0x74
 800ccf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccf8:	ab03      	add	r3, sp, #12
 800ccfa:	9300      	str	r3, [sp, #0]
 800ccfc:	462a      	mov	r2, r5
 800ccfe:	4638      	mov	r0, r7
 800cd00:	4b05      	ldr	r3, [pc, #20]	; (800cd18 <_svfiprintf_r+0x1f8>)
 800cd02:	a904      	add	r1, sp, #16
 800cd04:	f7fc fd34 	bl	8009770 <_printf_i>
 800cd08:	e7eb      	b.n	800cce2 <_svfiprintf_r+0x1c2>
 800cd0a:	bf00      	nop
 800cd0c:	0800de64 	.word	0x0800de64
 800cd10:	0800de6e 	.word	0x0800de6e
 800cd14:	08009239 	.word	0x08009239
 800cd18:	0800ca69 	.word	0x0800ca69
 800cd1c:	0800de6a 	.word	0x0800de6a

0800cd20 <nan>:
 800cd20:	2000      	movs	r0, #0
 800cd22:	4901      	ldr	r1, [pc, #4]	; (800cd28 <nan+0x8>)
 800cd24:	4770      	bx	lr
 800cd26:	bf00      	nop
 800cd28:	7ff80000 	.word	0x7ff80000

0800cd2c <_sbrk_r>:
 800cd2c:	b538      	push	{r3, r4, r5, lr}
 800cd2e:	2300      	movs	r3, #0
 800cd30:	4d05      	ldr	r5, [pc, #20]	; (800cd48 <_sbrk_r+0x1c>)
 800cd32:	4604      	mov	r4, r0
 800cd34:	4608      	mov	r0, r1
 800cd36:	602b      	str	r3, [r5, #0]
 800cd38:	f7f7 fb36 	bl	80043a8 <_sbrk>
 800cd3c:	1c43      	adds	r3, r0, #1
 800cd3e:	d102      	bne.n	800cd46 <_sbrk_r+0x1a>
 800cd40:	682b      	ldr	r3, [r5, #0]
 800cd42:	b103      	cbz	r3, 800cd46 <_sbrk_r+0x1a>
 800cd44:	6023      	str	r3, [r4, #0]
 800cd46:	bd38      	pop	{r3, r4, r5, pc}
 800cd48:	20001948 	.word	0x20001948

0800cd4c <strncmp>:
 800cd4c:	b510      	push	{r4, lr}
 800cd4e:	b16a      	cbz	r2, 800cd6c <strncmp+0x20>
 800cd50:	3901      	subs	r1, #1
 800cd52:	1884      	adds	r4, r0, r2
 800cd54:	f810 3b01 	ldrb.w	r3, [r0], #1
 800cd58:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cd5c:	4293      	cmp	r3, r2
 800cd5e:	d103      	bne.n	800cd68 <strncmp+0x1c>
 800cd60:	42a0      	cmp	r0, r4
 800cd62:	d001      	beq.n	800cd68 <strncmp+0x1c>
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d1f5      	bne.n	800cd54 <strncmp+0x8>
 800cd68:	1a98      	subs	r0, r3, r2
 800cd6a:	bd10      	pop	{r4, pc}
 800cd6c:	4610      	mov	r0, r2
 800cd6e:	e7fc      	b.n	800cd6a <strncmp+0x1e>

0800cd70 <__ascii_wctomb>:
 800cd70:	4603      	mov	r3, r0
 800cd72:	4608      	mov	r0, r1
 800cd74:	b141      	cbz	r1, 800cd88 <__ascii_wctomb+0x18>
 800cd76:	2aff      	cmp	r2, #255	; 0xff
 800cd78:	d904      	bls.n	800cd84 <__ascii_wctomb+0x14>
 800cd7a:	228a      	movs	r2, #138	; 0x8a
 800cd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd80:	601a      	str	r2, [r3, #0]
 800cd82:	4770      	bx	lr
 800cd84:	2001      	movs	r0, #1
 800cd86:	700a      	strb	r2, [r1, #0]
 800cd88:	4770      	bx	lr
	...

0800cd8c <__assert_func>:
 800cd8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd8e:	4614      	mov	r4, r2
 800cd90:	461a      	mov	r2, r3
 800cd92:	4b09      	ldr	r3, [pc, #36]	; (800cdb8 <__assert_func+0x2c>)
 800cd94:	4605      	mov	r5, r0
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	68d8      	ldr	r0, [r3, #12]
 800cd9a:	b14c      	cbz	r4, 800cdb0 <__assert_func+0x24>
 800cd9c:	4b07      	ldr	r3, [pc, #28]	; (800cdbc <__assert_func+0x30>)
 800cd9e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cda2:	9100      	str	r1, [sp, #0]
 800cda4:	462b      	mov	r3, r5
 800cda6:	4906      	ldr	r1, [pc, #24]	; (800cdc0 <__assert_func+0x34>)
 800cda8:	f000 f80e 	bl	800cdc8 <fiprintf>
 800cdac:	f000 fa82 	bl	800d2b4 <abort>
 800cdb0:	4b04      	ldr	r3, [pc, #16]	; (800cdc4 <__assert_func+0x38>)
 800cdb2:	461c      	mov	r4, r3
 800cdb4:	e7f3      	b.n	800cd9e <__assert_func+0x12>
 800cdb6:	bf00      	nop
 800cdb8:	20000010 	.word	0x20000010
 800cdbc:	0800de75 	.word	0x0800de75
 800cdc0:	0800de82 	.word	0x0800de82
 800cdc4:	0800deb0 	.word	0x0800deb0

0800cdc8 <fiprintf>:
 800cdc8:	b40e      	push	{r1, r2, r3}
 800cdca:	b503      	push	{r0, r1, lr}
 800cdcc:	4601      	mov	r1, r0
 800cdce:	ab03      	add	r3, sp, #12
 800cdd0:	4805      	ldr	r0, [pc, #20]	; (800cde8 <fiprintf+0x20>)
 800cdd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdd6:	6800      	ldr	r0, [r0, #0]
 800cdd8:	9301      	str	r3, [sp, #4]
 800cdda:	f000 f87b 	bl	800ced4 <_vfiprintf_r>
 800cdde:	b002      	add	sp, #8
 800cde0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cde4:	b003      	add	sp, #12
 800cde6:	4770      	bx	lr
 800cde8:	20000010 	.word	0x20000010

0800cdec <memmove>:
 800cdec:	4288      	cmp	r0, r1
 800cdee:	b510      	push	{r4, lr}
 800cdf0:	eb01 0402 	add.w	r4, r1, r2
 800cdf4:	d902      	bls.n	800cdfc <memmove+0x10>
 800cdf6:	4284      	cmp	r4, r0
 800cdf8:	4623      	mov	r3, r4
 800cdfa:	d807      	bhi.n	800ce0c <memmove+0x20>
 800cdfc:	1e43      	subs	r3, r0, #1
 800cdfe:	42a1      	cmp	r1, r4
 800ce00:	d008      	beq.n	800ce14 <memmove+0x28>
 800ce02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ce0a:	e7f8      	b.n	800cdfe <memmove+0x12>
 800ce0c:	4601      	mov	r1, r0
 800ce0e:	4402      	add	r2, r0
 800ce10:	428a      	cmp	r2, r1
 800ce12:	d100      	bne.n	800ce16 <memmove+0x2a>
 800ce14:	bd10      	pop	{r4, pc}
 800ce16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ce1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ce1e:	e7f7      	b.n	800ce10 <memmove+0x24>

0800ce20 <__malloc_lock>:
 800ce20:	4801      	ldr	r0, [pc, #4]	; (800ce28 <__malloc_lock+0x8>)
 800ce22:	f000 bc07 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800ce26:	bf00      	nop
 800ce28:	20001950 	.word	0x20001950

0800ce2c <__malloc_unlock>:
 800ce2c:	4801      	ldr	r0, [pc, #4]	; (800ce34 <__malloc_unlock+0x8>)
 800ce2e:	f000 bc02 	b.w	800d636 <__retarget_lock_release_recursive>
 800ce32:	bf00      	nop
 800ce34:	20001950 	.word	0x20001950

0800ce38 <_realloc_r>:
 800ce38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce3a:	4607      	mov	r7, r0
 800ce3c:	4614      	mov	r4, r2
 800ce3e:	460e      	mov	r6, r1
 800ce40:	b921      	cbnz	r1, 800ce4c <_realloc_r+0x14>
 800ce42:	4611      	mov	r1, r2
 800ce44:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ce48:	f7ff bdb4 	b.w	800c9b4 <_malloc_r>
 800ce4c:	b922      	cbnz	r2, 800ce58 <_realloc_r+0x20>
 800ce4e:	f7ff fd65 	bl	800c91c <_free_r>
 800ce52:	4625      	mov	r5, r4
 800ce54:	4628      	mov	r0, r5
 800ce56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce58:	f000 fc52 	bl	800d700 <_malloc_usable_size_r>
 800ce5c:	42a0      	cmp	r0, r4
 800ce5e:	d20f      	bcs.n	800ce80 <_realloc_r+0x48>
 800ce60:	4621      	mov	r1, r4
 800ce62:	4638      	mov	r0, r7
 800ce64:	f7ff fda6 	bl	800c9b4 <_malloc_r>
 800ce68:	4605      	mov	r5, r0
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d0f2      	beq.n	800ce54 <_realloc_r+0x1c>
 800ce6e:	4631      	mov	r1, r6
 800ce70:	4622      	mov	r2, r4
 800ce72:	f7fc f92d 	bl	80090d0 <memcpy>
 800ce76:	4631      	mov	r1, r6
 800ce78:	4638      	mov	r0, r7
 800ce7a:	f7ff fd4f 	bl	800c91c <_free_r>
 800ce7e:	e7e9      	b.n	800ce54 <_realloc_r+0x1c>
 800ce80:	4635      	mov	r5, r6
 800ce82:	e7e7      	b.n	800ce54 <_realloc_r+0x1c>

0800ce84 <__sfputc_r>:
 800ce84:	6893      	ldr	r3, [r2, #8]
 800ce86:	b410      	push	{r4}
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	6093      	str	r3, [r2, #8]
 800ce8e:	da07      	bge.n	800cea0 <__sfputc_r+0x1c>
 800ce90:	6994      	ldr	r4, [r2, #24]
 800ce92:	42a3      	cmp	r3, r4
 800ce94:	db01      	blt.n	800ce9a <__sfputc_r+0x16>
 800ce96:	290a      	cmp	r1, #10
 800ce98:	d102      	bne.n	800cea0 <__sfputc_r+0x1c>
 800ce9a:	bc10      	pop	{r4}
 800ce9c:	f000 b94a 	b.w	800d134 <__swbuf_r>
 800cea0:	6813      	ldr	r3, [r2, #0]
 800cea2:	1c58      	adds	r0, r3, #1
 800cea4:	6010      	str	r0, [r2, #0]
 800cea6:	7019      	strb	r1, [r3, #0]
 800cea8:	4608      	mov	r0, r1
 800ceaa:	bc10      	pop	{r4}
 800ceac:	4770      	bx	lr

0800ceae <__sfputs_r>:
 800ceae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb0:	4606      	mov	r6, r0
 800ceb2:	460f      	mov	r7, r1
 800ceb4:	4614      	mov	r4, r2
 800ceb6:	18d5      	adds	r5, r2, r3
 800ceb8:	42ac      	cmp	r4, r5
 800ceba:	d101      	bne.n	800cec0 <__sfputs_r+0x12>
 800cebc:	2000      	movs	r0, #0
 800cebe:	e007      	b.n	800ced0 <__sfputs_r+0x22>
 800cec0:	463a      	mov	r2, r7
 800cec2:	4630      	mov	r0, r6
 800cec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec8:	f7ff ffdc 	bl	800ce84 <__sfputc_r>
 800cecc:	1c43      	adds	r3, r0, #1
 800cece:	d1f3      	bne.n	800ceb8 <__sfputs_r+0xa>
 800ced0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ced4 <_vfiprintf_r>:
 800ced4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced8:	460d      	mov	r5, r1
 800ceda:	4614      	mov	r4, r2
 800cedc:	4698      	mov	r8, r3
 800cede:	4606      	mov	r6, r0
 800cee0:	b09d      	sub	sp, #116	; 0x74
 800cee2:	b118      	cbz	r0, 800ceec <_vfiprintf_r+0x18>
 800cee4:	6983      	ldr	r3, [r0, #24]
 800cee6:	b90b      	cbnz	r3, 800ceec <_vfiprintf_r+0x18>
 800cee8:	f000 fb06 	bl	800d4f8 <__sinit>
 800ceec:	4b89      	ldr	r3, [pc, #548]	; (800d114 <_vfiprintf_r+0x240>)
 800ceee:	429d      	cmp	r5, r3
 800cef0:	d11b      	bne.n	800cf2a <_vfiprintf_r+0x56>
 800cef2:	6875      	ldr	r5, [r6, #4]
 800cef4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cef6:	07d9      	lsls	r1, r3, #31
 800cef8:	d405      	bmi.n	800cf06 <_vfiprintf_r+0x32>
 800cefa:	89ab      	ldrh	r3, [r5, #12]
 800cefc:	059a      	lsls	r2, r3, #22
 800cefe:	d402      	bmi.n	800cf06 <_vfiprintf_r+0x32>
 800cf00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf02:	f000 fb97 	bl	800d634 <__retarget_lock_acquire_recursive>
 800cf06:	89ab      	ldrh	r3, [r5, #12]
 800cf08:	071b      	lsls	r3, r3, #28
 800cf0a:	d501      	bpl.n	800cf10 <_vfiprintf_r+0x3c>
 800cf0c:	692b      	ldr	r3, [r5, #16]
 800cf0e:	b9eb      	cbnz	r3, 800cf4c <_vfiprintf_r+0x78>
 800cf10:	4629      	mov	r1, r5
 800cf12:	4630      	mov	r0, r6
 800cf14:	f000 f960 	bl	800d1d8 <__swsetup_r>
 800cf18:	b1c0      	cbz	r0, 800cf4c <_vfiprintf_r+0x78>
 800cf1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf1c:	07dc      	lsls	r4, r3, #31
 800cf1e:	d50e      	bpl.n	800cf3e <_vfiprintf_r+0x6a>
 800cf20:	f04f 30ff 	mov.w	r0, #4294967295
 800cf24:	b01d      	add	sp, #116	; 0x74
 800cf26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf2a:	4b7b      	ldr	r3, [pc, #492]	; (800d118 <_vfiprintf_r+0x244>)
 800cf2c:	429d      	cmp	r5, r3
 800cf2e:	d101      	bne.n	800cf34 <_vfiprintf_r+0x60>
 800cf30:	68b5      	ldr	r5, [r6, #8]
 800cf32:	e7df      	b.n	800cef4 <_vfiprintf_r+0x20>
 800cf34:	4b79      	ldr	r3, [pc, #484]	; (800d11c <_vfiprintf_r+0x248>)
 800cf36:	429d      	cmp	r5, r3
 800cf38:	bf08      	it	eq
 800cf3a:	68f5      	ldreq	r5, [r6, #12]
 800cf3c:	e7da      	b.n	800cef4 <_vfiprintf_r+0x20>
 800cf3e:	89ab      	ldrh	r3, [r5, #12]
 800cf40:	0598      	lsls	r0, r3, #22
 800cf42:	d4ed      	bmi.n	800cf20 <_vfiprintf_r+0x4c>
 800cf44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf46:	f000 fb76 	bl	800d636 <__retarget_lock_release_recursive>
 800cf4a:	e7e9      	b.n	800cf20 <_vfiprintf_r+0x4c>
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	9309      	str	r3, [sp, #36]	; 0x24
 800cf50:	2320      	movs	r3, #32
 800cf52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf56:	2330      	movs	r3, #48	; 0x30
 800cf58:	f04f 0901 	mov.w	r9, #1
 800cf5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf60:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800d120 <_vfiprintf_r+0x24c>
 800cf64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf68:	4623      	mov	r3, r4
 800cf6a:	469a      	mov	sl, r3
 800cf6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf70:	b10a      	cbz	r2, 800cf76 <_vfiprintf_r+0xa2>
 800cf72:	2a25      	cmp	r2, #37	; 0x25
 800cf74:	d1f9      	bne.n	800cf6a <_vfiprintf_r+0x96>
 800cf76:	ebba 0b04 	subs.w	fp, sl, r4
 800cf7a:	d00b      	beq.n	800cf94 <_vfiprintf_r+0xc0>
 800cf7c:	465b      	mov	r3, fp
 800cf7e:	4622      	mov	r2, r4
 800cf80:	4629      	mov	r1, r5
 800cf82:	4630      	mov	r0, r6
 800cf84:	f7ff ff93 	bl	800ceae <__sfputs_r>
 800cf88:	3001      	adds	r0, #1
 800cf8a:	f000 80aa 	beq.w	800d0e2 <_vfiprintf_r+0x20e>
 800cf8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf90:	445a      	add	r2, fp
 800cf92:	9209      	str	r2, [sp, #36]	; 0x24
 800cf94:	f89a 3000 	ldrb.w	r3, [sl]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	f000 80a2 	beq.w	800d0e2 <_vfiprintf_r+0x20e>
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	f04f 32ff 	mov.w	r2, #4294967295
 800cfa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfa8:	f10a 0a01 	add.w	sl, sl, #1
 800cfac:	9304      	str	r3, [sp, #16]
 800cfae:	9307      	str	r3, [sp, #28]
 800cfb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfb4:	931a      	str	r3, [sp, #104]	; 0x68
 800cfb6:	4654      	mov	r4, sl
 800cfb8:	2205      	movs	r2, #5
 800cfba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfbe:	4858      	ldr	r0, [pc, #352]	; (800d120 <_vfiprintf_r+0x24c>)
 800cfc0:	f7fe ffd8 	bl	800bf74 <memchr>
 800cfc4:	9a04      	ldr	r2, [sp, #16]
 800cfc6:	b9d8      	cbnz	r0, 800d000 <_vfiprintf_r+0x12c>
 800cfc8:	06d1      	lsls	r1, r2, #27
 800cfca:	bf44      	itt	mi
 800cfcc:	2320      	movmi	r3, #32
 800cfce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfd2:	0713      	lsls	r3, r2, #28
 800cfd4:	bf44      	itt	mi
 800cfd6:	232b      	movmi	r3, #43	; 0x2b
 800cfd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cfdc:	f89a 3000 	ldrb.w	r3, [sl]
 800cfe0:	2b2a      	cmp	r3, #42	; 0x2a
 800cfe2:	d015      	beq.n	800d010 <_vfiprintf_r+0x13c>
 800cfe4:	4654      	mov	r4, sl
 800cfe6:	2000      	movs	r0, #0
 800cfe8:	f04f 0c0a 	mov.w	ip, #10
 800cfec:	9a07      	ldr	r2, [sp, #28]
 800cfee:	4621      	mov	r1, r4
 800cff0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cff4:	3b30      	subs	r3, #48	; 0x30
 800cff6:	2b09      	cmp	r3, #9
 800cff8:	d94e      	bls.n	800d098 <_vfiprintf_r+0x1c4>
 800cffa:	b1b0      	cbz	r0, 800d02a <_vfiprintf_r+0x156>
 800cffc:	9207      	str	r2, [sp, #28]
 800cffe:	e014      	b.n	800d02a <_vfiprintf_r+0x156>
 800d000:	eba0 0308 	sub.w	r3, r0, r8
 800d004:	fa09 f303 	lsl.w	r3, r9, r3
 800d008:	4313      	orrs	r3, r2
 800d00a:	46a2      	mov	sl, r4
 800d00c:	9304      	str	r3, [sp, #16]
 800d00e:	e7d2      	b.n	800cfb6 <_vfiprintf_r+0xe2>
 800d010:	9b03      	ldr	r3, [sp, #12]
 800d012:	1d19      	adds	r1, r3, #4
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	9103      	str	r1, [sp, #12]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	bfbb      	ittet	lt
 800d01c:	425b      	neglt	r3, r3
 800d01e:	f042 0202 	orrlt.w	r2, r2, #2
 800d022:	9307      	strge	r3, [sp, #28]
 800d024:	9307      	strlt	r3, [sp, #28]
 800d026:	bfb8      	it	lt
 800d028:	9204      	strlt	r2, [sp, #16]
 800d02a:	7823      	ldrb	r3, [r4, #0]
 800d02c:	2b2e      	cmp	r3, #46	; 0x2e
 800d02e:	d10c      	bne.n	800d04a <_vfiprintf_r+0x176>
 800d030:	7863      	ldrb	r3, [r4, #1]
 800d032:	2b2a      	cmp	r3, #42	; 0x2a
 800d034:	d135      	bne.n	800d0a2 <_vfiprintf_r+0x1ce>
 800d036:	9b03      	ldr	r3, [sp, #12]
 800d038:	3402      	adds	r4, #2
 800d03a:	1d1a      	adds	r2, r3, #4
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	9203      	str	r2, [sp, #12]
 800d040:	2b00      	cmp	r3, #0
 800d042:	bfb8      	it	lt
 800d044:	f04f 33ff 	movlt.w	r3, #4294967295
 800d048:	9305      	str	r3, [sp, #20]
 800d04a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d130 <_vfiprintf_r+0x25c>
 800d04e:	2203      	movs	r2, #3
 800d050:	4650      	mov	r0, sl
 800d052:	7821      	ldrb	r1, [r4, #0]
 800d054:	f7fe ff8e 	bl	800bf74 <memchr>
 800d058:	b140      	cbz	r0, 800d06c <_vfiprintf_r+0x198>
 800d05a:	2340      	movs	r3, #64	; 0x40
 800d05c:	eba0 000a 	sub.w	r0, r0, sl
 800d060:	fa03 f000 	lsl.w	r0, r3, r0
 800d064:	9b04      	ldr	r3, [sp, #16]
 800d066:	3401      	adds	r4, #1
 800d068:	4303      	orrs	r3, r0
 800d06a:	9304      	str	r3, [sp, #16]
 800d06c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d070:	2206      	movs	r2, #6
 800d072:	482c      	ldr	r0, [pc, #176]	; (800d124 <_vfiprintf_r+0x250>)
 800d074:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d078:	f7fe ff7c 	bl	800bf74 <memchr>
 800d07c:	2800      	cmp	r0, #0
 800d07e:	d03f      	beq.n	800d100 <_vfiprintf_r+0x22c>
 800d080:	4b29      	ldr	r3, [pc, #164]	; (800d128 <_vfiprintf_r+0x254>)
 800d082:	bb1b      	cbnz	r3, 800d0cc <_vfiprintf_r+0x1f8>
 800d084:	9b03      	ldr	r3, [sp, #12]
 800d086:	3307      	adds	r3, #7
 800d088:	f023 0307 	bic.w	r3, r3, #7
 800d08c:	3308      	adds	r3, #8
 800d08e:	9303      	str	r3, [sp, #12]
 800d090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d092:	443b      	add	r3, r7
 800d094:	9309      	str	r3, [sp, #36]	; 0x24
 800d096:	e767      	b.n	800cf68 <_vfiprintf_r+0x94>
 800d098:	460c      	mov	r4, r1
 800d09a:	2001      	movs	r0, #1
 800d09c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0a0:	e7a5      	b.n	800cfee <_vfiprintf_r+0x11a>
 800d0a2:	2300      	movs	r3, #0
 800d0a4:	f04f 0c0a 	mov.w	ip, #10
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	3401      	adds	r4, #1
 800d0ac:	9305      	str	r3, [sp, #20]
 800d0ae:	4620      	mov	r0, r4
 800d0b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0b4:	3a30      	subs	r2, #48	; 0x30
 800d0b6:	2a09      	cmp	r2, #9
 800d0b8:	d903      	bls.n	800d0c2 <_vfiprintf_r+0x1ee>
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d0c5      	beq.n	800d04a <_vfiprintf_r+0x176>
 800d0be:	9105      	str	r1, [sp, #20]
 800d0c0:	e7c3      	b.n	800d04a <_vfiprintf_r+0x176>
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0ca:	e7f0      	b.n	800d0ae <_vfiprintf_r+0x1da>
 800d0cc:	ab03      	add	r3, sp, #12
 800d0ce:	9300      	str	r3, [sp, #0]
 800d0d0:	462a      	mov	r2, r5
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	4b15      	ldr	r3, [pc, #84]	; (800d12c <_vfiprintf_r+0x258>)
 800d0d6:	a904      	add	r1, sp, #16
 800d0d8:	f7fc f8ae 	bl	8009238 <_printf_float>
 800d0dc:	4607      	mov	r7, r0
 800d0de:	1c78      	adds	r0, r7, #1
 800d0e0:	d1d6      	bne.n	800d090 <_vfiprintf_r+0x1bc>
 800d0e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d0e4:	07d9      	lsls	r1, r3, #31
 800d0e6:	d405      	bmi.n	800d0f4 <_vfiprintf_r+0x220>
 800d0e8:	89ab      	ldrh	r3, [r5, #12]
 800d0ea:	059a      	lsls	r2, r3, #22
 800d0ec:	d402      	bmi.n	800d0f4 <_vfiprintf_r+0x220>
 800d0ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d0f0:	f000 faa1 	bl	800d636 <__retarget_lock_release_recursive>
 800d0f4:	89ab      	ldrh	r3, [r5, #12]
 800d0f6:	065b      	lsls	r3, r3, #25
 800d0f8:	f53f af12 	bmi.w	800cf20 <_vfiprintf_r+0x4c>
 800d0fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d0fe:	e711      	b.n	800cf24 <_vfiprintf_r+0x50>
 800d100:	ab03      	add	r3, sp, #12
 800d102:	9300      	str	r3, [sp, #0]
 800d104:	462a      	mov	r2, r5
 800d106:	4630      	mov	r0, r6
 800d108:	4b08      	ldr	r3, [pc, #32]	; (800d12c <_vfiprintf_r+0x258>)
 800d10a:	a904      	add	r1, sp, #16
 800d10c:	f7fc fb30 	bl	8009770 <_printf_i>
 800d110:	e7e4      	b.n	800d0dc <_vfiprintf_r+0x208>
 800d112:	bf00      	nop
 800d114:	0800ded4 	.word	0x0800ded4
 800d118:	0800def4 	.word	0x0800def4
 800d11c:	0800deb4 	.word	0x0800deb4
 800d120:	0800de64 	.word	0x0800de64
 800d124:	0800de6e 	.word	0x0800de6e
 800d128:	08009239 	.word	0x08009239
 800d12c:	0800ceaf 	.word	0x0800ceaf
 800d130:	0800de6a 	.word	0x0800de6a

0800d134 <__swbuf_r>:
 800d134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d136:	460e      	mov	r6, r1
 800d138:	4614      	mov	r4, r2
 800d13a:	4605      	mov	r5, r0
 800d13c:	b118      	cbz	r0, 800d146 <__swbuf_r+0x12>
 800d13e:	6983      	ldr	r3, [r0, #24]
 800d140:	b90b      	cbnz	r3, 800d146 <__swbuf_r+0x12>
 800d142:	f000 f9d9 	bl	800d4f8 <__sinit>
 800d146:	4b21      	ldr	r3, [pc, #132]	; (800d1cc <__swbuf_r+0x98>)
 800d148:	429c      	cmp	r4, r3
 800d14a:	d12b      	bne.n	800d1a4 <__swbuf_r+0x70>
 800d14c:	686c      	ldr	r4, [r5, #4]
 800d14e:	69a3      	ldr	r3, [r4, #24]
 800d150:	60a3      	str	r3, [r4, #8]
 800d152:	89a3      	ldrh	r3, [r4, #12]
 800d154:	071a      	lsls	r2, r3, #28
 800d156:	d52f      	bpl.n	800d1b8 <__swbuf_r+0x84>
 800d158:	6923      	ldr	r3, [r4, #16]
 800d15a:	b36b      	cbz	r3, 800d1b8 <__swbuf_r+0x84>
 800d15c:	6923      	ldr	r3, [r4, #16]
 800d15e:	6820      	ldr	r0, [r4, #0]
 800d160:	b2f6      	uxtb	r6, r6
 800d162:	1ac0      	subs	r0, r0, r3
 800d164:	6963      	ldr	r3, [r4, #20]
 800d166:	4637      	mov	r7, r6
 800d168:	4283      	cmp	r3, r0
 800d16a:	dc04      	bgt.n	800d176 <__swbuf_r+0x42>
 800d16c:	4621      	mov	r1, r4
 800d16e:	4628      	mov	r0, r5
 800d170:	f000 f92e 	bl	800d3d0 <_fflush_r>
 800d174:	bb30      	cbnz	r0, 800d1c4 <__swbuf_r+0x90>
 800d176:	68a3      	ldr	r3, [r4, #8]
 800d178:	3001      	adds	r0, #1
 800d17a:	3b01      	subs	r3, #1
 800d17c:	60a3      	str	r3, [r4, #8]
 800d17e:	6823      	ldr	r3, [r4, #0]
 800d180:	1c5a      	adds	r2, r3, #1
 800d182:	6022      	str	r2, [r4, #0]
 800d184:	701e      	strb	r6, [r3, #0]
 800d186:	6963      	ldr	r3, [r4, #20]
 800d188:	4283      	cmp	r3, r0
 800d18a:	d004      	beq.n	800d196 <__swbuf_r+0x62>
 800d18c:	89a3      	ldrh	r3, [r4, #12]
 800d18e:	07db      	lsls	r3, r3, #31
 800d190:	d506      	bpl.n	800d1a0 <__swbuf_r+0x6c>
 800d192:	2e0a      	cmp	r6, #10
 800d194:	d104      	bne.n	800d1a0 <__swbuf_r+0x6c>
 800d196:	4621      	mov	r1, r4
 800d198:	4628      	mov	r0, r5
 800d19a:	f000 f919 	bl	800d3d0 <_fflush_r>
 800d19e:	b988      	cbnz	r0, 800d1c4 <__swbuf_r+0x90>
 800d1a0:	4638      	mov	r0, r7
 800d1a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1a4:	4b0a      	ldr	r3, [pc, #40]	; (800d1d0 <__swbuf_r+0x9c>)
 800d1a6:	429c      	cmp	r4, r3
 800d1a8:	d101      	bne.n	800d1ae <__swbuf_r+0x7a>
 800d1aa:	68ac      	ldr	r4, [r5, #8]
 800d1ac:	e7cf      	b.n	800d14e <__swbuf_r+0x1a>
 800d1ae:	4b09      	ldr	r3, [pc, #36]	; (800d1d4 <__swbuf_r+0xa0>)
 800d1b0:	429c      	cmp	r4, r3
 800d1b2:	bf08      	it	eq
 800d1b4:	68ec      	ldreq	r4, [r5, #12]
 800d1b6:	e7ca      	b.n	800d14e <__swbuf_r+0x1a>
 800d1b8:	4621      	mov	r1, r4
 800d1ba:	4628      	mov	r0, r5
 800d1bc:	f000 f80c 	bl	800d1d8 <__swsetup_r>
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	d0cb      	beq.n	800d15c <__swbuf_r+0x28>
 800d1c4:	f04f 37ff 	mov.w	r7, #4294967295
 800d1c8:	e7ea      	b.n	800d1a0 <__swbuf_r+0x6c>
 800d1ca:	bf00      	nop
 800d1cc:	0800ded4 	.word	0x0800ded4
 800d1d0:	0800def4 	.word	0x0800def4
 800d1d4:	0800deb4 	.word	0x0800deb4

0800d1d8 <__swsetup_r>:
 800d1d8:	4b32      	ldr	r3, [pc, #200]	; (800d2a4 <__swsetup_r+0xcc>)
 800d1da:	b570      	push	{r4, r5, r6, lr}
 800d1dc:	681d      	ldr	r5, [r3, #0]
 800d1de:	4606      	mov	r6, r0
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	b125      	cbz	r5, 800d1ee <__swsetup_r+0x16>
 800d1e4:	69ab      	ldr	r3, [r5, #24]
 800d1e6:	b913      	cbnz	r3, 800d1ee <__swsetup_r+0x16>
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	f000 f985 	bl	800d4f8 <__sinit>
 800d1ee:	4b2e      	ldr	r3, [pc, #184]	; (800d2a8 <__swsetup_r+0xd0>)
 800d1f0:	429c      	cmp	r4, r3
 800d1f2:	d10f      	bne.n	800d214 <__swsetup_r+0x3c>
 800d1f4:	686c      	ldr	r4, [r5, #4]
 800d1f6:	89a3      	ldrh	r3, [r4, #12]
 800d1f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d1fc:	0719      	lsls	r1, r3, #28
 800d1fe:	d42c      	bmi.n	800d25a <__swsetup_r+0x82>
 800d200:	06dd      	lsls	r5, r3, #27
 800d202:	d411      	bmi.n	800d228 <__swsetup_r+0x50>
 800d204:	2309      	movs	r3, #9
 800d206:	6033      	str	r3, [r6, #0]
 800d208:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d20c:	f04f 30ff 	mov.w	r0, #4294967295
 800d210:	81a3      	strh	r3, [r4, #12]
 800d212:	e03e      	b.n	800d292 <__swsetup_r+0xba>
 800d214:	4b25      	ldr	r3, [pc, #148]	; (800d2ac <__swsetup_r+0xd4>)
 800d216:	429c      	cmp	r4, r3
 800d218:	d101      	bne.n	800d21e <__swsetup_r+0x46>
 800d21a:	68ac      	ldr	r4, [r5, #8]
 800d21c:	e7eb      	b.n	800d1f6 <__swsetup_r+0x1e>
 800d21e:	4b24      	ldr	r3, [pc, #144]	; (800d2b0 <__swsetup_r+0xd8>)
 800d220:	429c      	cmp	r4, r3
 800d222:	bf08      	it	eq
 800d224:	68ec      	ldreq	r4, [r5, #12]
 800d226:	e7e6      	b.n	800d1f6 <__swsetup_r+0x1e>
 800d228:	0758      	lsls	r0, r3, #29
 800d22a:	d512      	bpl.n	800d252 <__swsetup_r+0x7a>
 800d22c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d22e:	b141      	cbz	r1, 800d242 <__swsetup_r+0x6a>
 800d230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d234:	4299      	cmp	r1, r3
 800d236:	d002      	beq.n	800d23e <__swsetup_r+0x66>
 800d238:	4630      	mov	r0, r6
 800d23a:	f7ff fb6f 	bl	800c91c <_free_r>
 800d23e:	2300      	movs	r3, #0
 800d240:	6363      	str	r3, [r4, #52]	; 0x34
 800d242:	89a3      	ldrh	r3, [r4, #12]
 800d244:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d248:	81a3      	strh	r3, [r4, #12]
 800d24a:	2300      	movs	r3, #0
 800d24c:	6063      	str	r3, [r4, #4]
 800d24e:	6923      	ldr	r3, [r4, #16]
 800d250:	6023      	str	r3, [r4, #0]
 800d252:	89a3      	ldrh	r3, [r4, #12]
 800d254:	f043 0308 	orr.w	r3, r3, #8
 800d258:	81a3      	strh	r3, [r4, #12]
 800d25a:	6923      	ldr	r3, [r4, #16]
 800d25c:	b94b      	cbnz	r3, 800d272 <__swsetup_r+0x9a>
 800d25e:	89a3      	ldrh	r3, [r4, #12]
 800d260:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d268:	d003      	beq.n	800d272 <__swsetup_r+0x9a>
 800d26a:	4621      	mov	r1, r4
 800d26c:	4630      	mov	r0, r6
 800d26e:	f000 fa07 	bl	800d680 <__smakebuf_r>
 800d272:	89a0      	ldrh	r0, [r4, #12]
 800d274:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d278:	f010 0301 	ands.w	r3, r0, #1
 800d27c:	d00a      	beq.n	800d294 <__swsetup_r+0xbc>
 800d27e:	2300      	movs	r3, #0
 800d280:	60a3      	str	r3, [r4, #8]
 800d282:	6963      	ldr	r3, [r4, #20]
 800d284:	425b      	negs	r3, r3
 800d286:	61a3      	str	r3, [r4, #24]
 800d288:	6923      	ldr	r3, [r4, #16]
 800d28a:	b943      	cbnz	r3, 800d29e <__swsetup_r+0xc6>
 800d28c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d290:	d1ba      	bne.n	800d208 <__swsetup_r+0x30>
 800d292:	bd70      	pop	{r4, r5, r6, pc}
 800d294:	0781      	lsls	r1, r0, #30
 800d296:	bf58      	it	pl
 800d298:	6963      	ldrpl	r3, [r4, #20]
 800d29a:	60a3      	str	r3, [r4, #8]
 800d29c:	e7f4      	b.n	800d288 <__swsetup_r+0xb0>
 800d29e:	2000      	movs	r0, #0
 800d2a0:	e7f7      	b.n	800d292 <__swsetup_r+0xba>
 800d2a2:	bf00      	nop
 800d2a4:	20000010 	.word	0x20000010
 800d2a8:	0800ded4 	.word	0x0800ded4
 800d2ac:	0800def4 	.word	0x0800def4
 800d2b0:	0800deb4 	.word	0x0800deb4

0800d2b4 <abort>:
 800d2b4:	2006      	movs	r0, #6
 800d2b6:	b508      	push	{r3, lr}
 800d2b8:	f000 fa52 	bl	800d760 <raise>
 800d2bc:	2001      	movs	r0, #1
 800d2be:	f7f7 f800 	bl	80042c2 <_exit>
	...

0800d2c4 <__sflush_r>:
 800d2c4:	898a      	ldrh	r2, [r1, #12]
 800d2c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2ca:	4605      	mov	r5, r0
 800d2cc:	0710      	lsls	r0, r2, #28
 800d2ce:	460c      	mov	r4, r1
 800d2d0:	d458      	bmi.n	800d384 <__sflush_r+0xc0>
 800d2d2:	684b      	ldr	r3, [r1, #4]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	dc05      	bgt.n	800d2e4 <__sflush_r+0x20>
 800d2d8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	dc02      	bgt.n	800d2e4 <__sflush_r+0x20>
 800d2de:	2000      	movs	r0, #0
 800d2e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d2e6:	2e00      	cmp	r6, #0
 800d2e8:	d0f9      	beq.n	800d2de <__sflush_r+0x1a>
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d2f0:	682f      	ldr	r7, [r5, #0]
 800d2f2:	602b      	str	r3, [r5, #0]
 800d2f4:	d032      	beq.n	800d35c <__sflush_r+0x98>
 800d2f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d2f8:	89a3      	ldrh	r3, [r4, #12]
 800d2fa:	075a      	lsls	r2, r3, #29
 800d2fc:	d505      	bpl.n	800d30a <__sflush_r+0x46>
 800d2fe:	6863      	ldr	r3, [r4, #4]
 800d300:	1ac0      	subs	r0, r0, r3
 800d302:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d304:	b10b      	cbz	r3, 800d30a <__sflush_r+0x46>
 800d306:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d308:	1ac0      	subs	r0, r0, r3
 800d30a:	2300      	movs	r3, #0
 800d30c:	4602      	mov	r2, r0
 800d30e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d310:	4628      	mov	r0, r5
 800d312:	6a21      	ldr	r1, [r4, #32]
 800d314:	47b0      	blx	r6
 800d316:	1c43      	adds	r3, r0, #1
 800d318:	89a3      	ldrh	r3, [r4, #12]
 800d31a:	d106      	bne.n	800d32a <__sflush_r+0x66>
 800d31c:	6829      	ldr	r1, [r5, #0]
 800d31e:	291d      	cmp	r1, #29
 800d320:	d82c      	bhi.n	800d37c <__sflush_r+0xb8>
 800d322:	4a2a      	ldr	r2, [pc, #168]	; (800d3cc <__sflush_r+0x108>)
 800d324:	40ca      	lsrs	r2, r1
 800d326:	07d6      	lsls	r6, r2, #31
 800d328:	d528      	bpl.n	800d37c <__sflush_r+0xb8>
 800d32a:	2200      	movs	r2, #0
 800d32c:	6062      	str	r2, [r4, #4]
 800d32e:	6922      	ldr	r2, [r4, #16]
 800d330:	04d9      	lsls	r1, r3, #19
 800d332:	6022      	str	r2, [r4, #0]
 800d334:	d504      	bpl.n	800d340 <__sflush_r+0x7c>
 800d336:	1c42      	adds	r2, r0, #1
 800d338:	d101      	bne.n	800d33e <__sflush_r+0x7a>
 800d33a:	682b      	ldr	r3, [r5, #0]
 800d33c:	b903      	cbnz	r3, 800d340 <__sflush_r+0x7c>
 800d33e:	6560      	str	r0, [r4, #84]	; 0x54
 800d340:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d342:	602f      	str	r7, [r5, #0]
 800d344:	2900      	cmp	r1, #0
 800d346:	d0ca      	beq.n	800d2de <__sflush_r+0x1a>
 800d348:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d34c:	4299      	cmp	r1, r3
 800d34e:	d002      	beq.n	800d356 <__sflush_r+0x92>
 800d350:	4628      	mov	r0, r5
 800d352:	f7ff fae3 	bl	800c91c <_free_r>
 800d356:	2000      	movs	r0, #0
 800d358:	6360      	str	r0, [r4, #52]	; 0x34
 800d35a:	e7c1      	b.n	800d2e0 <__sflush_r+0x1c>
 800d35c:	6a21      	ldr	r1, [r4, #32]
 800d35e:	2301      	movs	r3, #1
 800d360:	4628      	mov	r0, r5
 800d362:	47b0      	blx	r6
 800d364:	1c41      	adds	r1, r0, #1
 800d366:	d1c7      	bne.n	800d2f8 <__sflush_r+0x34>
 800d368:	682b      	ldr	r3, [r5, #0]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d0c4      	beq.n	800d2f8 <__sflush_r+0x34>
 800d36e:	2b1d      	cmp	r3, #29
 800d370:	d001      	beq.n	800d376 <__sflush_r+0xb2>
 800d372:	2b16      	cmp	r3, #22
 800d374:	d101      	bne.n	800d37a <__sflush_r+0xb6>
 800d376:	602f      	str	r7, [r5, #0]
 800d378:	e7b1      	b.n	800d2de <__sflush_r+0x1a>
 800d37a:	89a3      	ldrh	r3, [r4, #12]
 800d37c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d380:	81a3      	strh	r3, [r4, #12]
 800d382:	e7ad      	b.n	800d2e0 <__sflush_r+0x1c>
 800d384:	690f      	ldr	r7, [r1, #16]
 800d386:	2f00      	cmp	r7, #0
 800d388:	d0a9      	beq.n	800d2de <__sflush_r+0x1a>
 800d38a:	0793      	lsls	r3, r2, #30
 800d38c:	bf18      	it	ne
 800d38e:	2300      	movne	r3, #0
 800d390:	680e      	ldr	r6, [r1, #0]
 800d392:	bf08      	it	eq
 800d394:	694b      	ldreq	r3, [r1, #20]
 800d396:	eba6 0807 	sub.w	r8, r6, r7
 800d39a:	600f      	str	r7, [r1, #0]
 800d39c:	608b      	str	r3, [r1, #8]
 800d39e:	f1b8 0f00 	cmp.w	r8, #0
 800d3a2:	dd9c      	ble.n	800d2de <__sflush_r+0x1a>
 800d3a4:	4643      	mov	r3, r8
 800d3a6:	463a      	mov	r2, r7
 800d3a8:	4628      	mov	r0, r5
 800d3aa:	6a21      	ldr	r1, [r4, #32]
 800d3ac:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d3ae:	47b0      	blx	r6
 800d3b0:	2800      	cmp	r0, #0
 800d3b2:	dc06      	bgt.n	800d3c2 <__sflush_r+0xfe>
 800d3b4:	89a3      	ldrh	r3, [r4, #12]
 800d3b6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3be:	81a3      	strh	r3, [r4, #12]
 800d3c0:	e78e      	b.n	800d2e0 <__sflush_r+0x1c>
 800d3c2:	4407      	add	r7, r0
 800d3c4:	eba8 0800 	sub.w	r8, r8, r0
 800d3c8:	e7e9      	b.n	800d39e <__sflush_r+0xda>
 800d3ca:	bf00      	nop
 800d3cc:	20400001 	.word	0x20400001

0800d3d0 <_fflush_r>:
 800d3d0:	b538      	push	{r3, r4, r5, lr}
 800d3d2:	690b      	ldr	r3, [r1, #16]
 800d3d4:	4605      	mov	r5, r0
 800d3d6:	460c      	mov	r4, r1
 800d3d8:	b913      	cbnz	r3, 800d3e0 <_fflush_r+0x10>
 800d3da:	2500      	movs	r5, #0
 800d3dc:	4628      	mov	r0, r5
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	b118      	cbz	r0, 800d3ea <_fflush_r+0x1a>
 800d3e2:	6983      	ldr	r3, [r0, #24]
 800d3e4:	b90b      	cbnz	r3, 800d3ea <_fflush_r+0x1a>
 800d3e6:	f000 f887 	bl	800d4f8 <__sinit>
 800d3ea:	4b14      	ldr	r3, [pc, #80]	; (800d43c <_fflush_r+0x6c>)
 800d3ec:	429c      	cmp	r4, r3
 800d3ee:	d11b      	bne.n	800d428 <_fflush_r+0x58>
 800d3f0:	686c      	ldr	r4, [r5, #4]
 800d3f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d0ef      	beq.n	800d3da <_fflush_r+0xa>
 800d3fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d3fc:	07d0      	lsls	r0, r2, #31
 800d3fe:	d404      	bmi.n	800d40a <_fflush_r+0x3a>
 800d400:	0599      	lsls	r1, r3, #22
 800d402:	d402      	bmi.n	800d40a <_fflush_r+0x3a>
 800d404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d406:	f000 f915 	bl	800d634 <__retarget_lock_acquire_recursive>
 800d40a:	4628      	mov	r0, r5
 800d40c:	4621      	mov	r1, r4
 800d40e:	f7ff ff59 	bl	800d2c4 <__sflush_r>
 800d412:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d414:	4605      	mov	r5, r0
 800d416:	07da      	lsls	r2, r3, #31
 800d418:	d4e0      	bmi.n	800d3dc <_fflush_r+0xc>
 800d41a:	89a3      	ldrh	r3, [r4, #12]
 800d41c:	059b      	lsls	r3, r3, #22
 800d41e:	d4dd      	bmi.n	800d3dc <_fflush_r+0xc>
 800d420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d422:	f000 f908 	bl	800d636 <__retarget_lock_release_recursive>
 800d426:	e7d9      	b.n	800d3dc <_fflush_r+0xc>
 800d428:	4b05      	ldr	r3, [pc, #20]	; (800d440 <_fflush_r+0x70>)
 800d42a:	429c      	cmp	r4, r3
 800d42c:	d101      	bne.n	800d432 <_fflush_r+0x62>
 800d42e:	68ac      	ldr	r4, [r5, #8]
 800d430:	e7df      	b.n	800d3f2 <_fflush_r+0x22>
 800d432:	4b04      	ldr	r3, [pc, #16]	; (800d444 <_fflush_r+0x74>)
 800d434:	429c      	cmp	r4, r3
 800d436:	bf08      	it	eq
 800d438:	68ec      	ldreq	r4, [r5, #12]
 800d43a:	e7da      	b.n	800d3f2 <_fflush_r+0x22>
 800d43c:	0800ded4 	.word	0x0800ded4
 800d440:	0800def4 	.word	0x0800def4
 800d444:	0800deb4 	.word	0x0800deb4

0800d448 <std>:
 800d448:	2300      	movs	r3, #0
 800d44a:	b510      	push	{r4, lr}
 800d44c:	4604      	mov	r4, r0
 800d44e:	e9c0 3300 	strd	r3, r3, [r0]
 800d452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d456:	6083      	str	r3, [r0, #8]
 800d458:	8181      	strh	r1, [r0, #12]
 800d45a:	6643      	str	r3, [r0, #100]	; 0x64
 800d45c:	81c2      	strh	r2, [r0, #14]
 800d45e:	6183      	str	r3, [r0, #24]
 800d460:	4619      	mov	r1, r3
 800d462:	2208      	movs	r2, #8
 800d464:	305c      	adds	r0, #92	; 0x5c
 800d466:	f7fb fe41 	bl	80090ec <memset>
 800d46a:	4b05      	ldr	r3, [pc, #20]	; (800d480 <std+0x38>)
 800d46c:	6224      	str	r4, [r4, #32]
 800d46e:	6263      	str	r3, [r4, #36]	; 0x24
 800d470:	4b04      	ldr	r3, [pc, #16]	; (800d484 <std+0x3c>)
 800d472:	62a3      	str	r3, [r4, #40]	; 0x28
 800d474:	4b04      	ldr	r3, [pc, #16]	; (800d488 <std+0x40>)
 800d476:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d478:	4b04      	ldr	r3, [pc, #16]	; (800d48c <std+0x44>)
 800d47a:	6323      	str	r3, [r4, #48]	; 0x30
 800d47c:	bd10      	pop	{r4, pc}
 800d47e:	bf00      	nop
 800d480:	0800d799 	.word	0x0800d799
 800d484:	0800d7bb 	.word	0x0800d7bb
 800d488:	0800d7f3 	.word	0x0800d7f3
 800d48c:	0800d817 	.word	0x0800d817

0800d490 <_cleanup_r>:
 800d490:	4901      	ldr	r1, [pc, #4]	; (800d498 <_cleanup_r+0x8>)
 800d492:	f000 b8af 	b.w	800d5f4 <_fwalk_reent>
 800d496:	bf00      	nop
 800d498:	0800d3d1 	.word	0x0800d3d1

0800d49c <__sfmoreglue>:
 800d49c:	b570      	push	{r4, r5, r6, lr}
 800d49e:	2568      	movs	r5, #104	; 0x68
 800d4a0:	1e4a      	subs	r2, r1, #1
 800d4a2:	4355      	muls	r5, r2
 800d4a4:	460e      	mov	r6, r1
 800d4a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d4aa:	f7ff fa83 	bl	800c9b4 <_malloc_r>
 800d4ae:	4604      	mov	r4, r0
 800d4b0:	b140      	cbz	r0, 800d4c4 <__sfmoreglue+0x28>
 800d4b2:	2100      	movs	r1, #0
 800d4b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d4b8:	300c      	adds	r0, #12
 800d4ba:	60a0      	str	r0, [r4, #8]
 800d4bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d4c0:	f7fb fe14 	bl	80090ec <memset>
 800d4c4:	4620      	mov	r0, r4
 800d4c6:	bd70      	pop	{r4, r5, r6, pc}

0800d4c8 <__sfp_lock_acquire>:
 800d4c8:	4801      	ldr	r0, [pc, #4]	; (800d4d0 <__sfp_lock_acquire+0x8>)
 800d4ca:	f000 b8b3 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800d4ce:	bf00      	nop
 800d4d0:	20001954 	.word	0x20001954

0800d4d4 <__sfp_lock_release>:
 800d4d4:	4801      	ldr	r0, [pc, #4]	; (800d4dc <__sfp_lock_release+0x8>)
 800d4d6:	f000 b8ae 	b.w	800d636 <__retarget_lock_release_recursive>
 800d4da:	bf00      	nop
 800d4dc:	20001954 	.word	0x20001954

0800d4e0 <__sinit_lock_acquire>:
 800d4e0:	4801      	ldr	r0, [pc, #4]	; (800d4e8 <__sinit_lock_acquire+0x8>)
 800d4e2:	f000 b8a7 	b.w	800d634 <__retarget_lock_acquire_recursive>
 800d4e6:	bf00      	nop
 800d4e8:	2000194f 	.word	0x2000194f

0800d4ec <__sinit_lock_release>:
 800d4ec:	4801      	ldr	r0, [pc, #4]	; (800d4f4 <__sinit_lock_release+0x8>)
 800d4ee:	f000 b8a2 	b.w	800d636 <__retarget_lock_release_recursive>
 800d4f2:	bf00      	nop
 800d4f4:	2000194f 	.word	0x2000194f

0800d4f8 <__sinit>:
 800d4f8:	b510      	push	{r4, lr}
 800d4fa:	4604      	mov	r4, r0
 800d4fc:	f7ff fff0 	bl	800d4e0 <__sinit_lock_acquire>
 800d500:	69a3      	ldr	r3, [r4, #24]
 800d502:	b11b      	cbz	r3, 800d50c <__sinit+0x14>
 800d504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d508:	f7ff bff0 	b.w	800d4ec <__sinit_lock_release>
 800d50c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d510:	6523      	str	r3, [r4, #80]	; 0x50
 800d512:	4b13      	ldr	r3, [pc, #76]	; (800d560 <__sinit+0x68>)
 800d514:	4a13      	ldr	r2, [pc, #76]	; (800d564 <__sinit+0x6c>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	62a2      	str	r2, [r4, #40]	; 0x28
 800d51a:	42a3      	cmp	r3, r4
 800d51c:	bf08      	it	eq
 800d51e:	2301      	moveq	r3, #1
 800d520:	4620      	mov	r0, r4
 800d522:	bf08      	it	eq
 800d524:	61a3      	streq	r3, [r4, #24]
 800d526:	f000 f81f 	bl	800d568 <__sfp>
 800d52a:	6060      	str	r0, [r4, #4]
 800d52c:	4620      	mov	r0, r4
 800d52e:	f000 f81b 	bl	800d568 <__sfp>
 800d532:	60a0      	str	r0, [r4, #8]
 800d534:	4620      	mov	r0, r4
 800d536:	f000 f817 	bl	800d568 <__sfp>
 800d53a:	2200      	movs	r2, #0
 800d53c:	2104      	movs	r1, #4
 800d53e:	60e0      	str	r0, [r4, #12]
 800d540:	6860      	ldr	r0, [r4, #4]
 800d542:	f7ff ff81 	bl	800d448 <std>
 800d546:	2201      	movs	r2, #1
 800d548:	2109      	movs	r1, #9
 800d54a:	68a0      	ldr	r0, [r4, #8]
 800d54c:	f7ff ff7c 	bl	800d448 <std>
 800d550:	2202      	movs	r2, #2
 800d552:	2112      	movs	r1, #18
 800d554:	68e0      	ldr	r0, [r4, #12]
 800d556:	f7ff ff77 	bl	800d448 <std>
 800d55a:	2301      	movs	r3, #1
 800d55c:	61a3      	str	r3, [r4, #24]
 800d55e:	e7d1      	b.n	800d504 <__sinit+0xc>
 800d560:	0800da5c 	.word	0x0800da5c
 800d564:	0800d491 	.word	0x0800d491

0800d568 <__sfp>:
 800d568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d56a:	4607      	mov	r7, r0
 800d56c:	f7ff ffac 	bl	800d4c8 <__sfp_lock_acquire>
 800d570:	4b1e      	ldr	r3, [pc, #120]	; (800d5ec <__sfp+0x84>)
 800d572:	681e      	ldr	r6, [r3, #0]
 800d574:	69b3      	ldr	r3, [r6, #24]
 800d576:	b913      	cbnz	r3, 800d57e <__sfp+0x16>
 800d578:	4630      	mov	r0, r6
 800d57a:	f7ff ffbd 	bl	800d4f8 <__sinit>
 800d57e:	3648      	adds	r6, #72	; 0x48
 800d580:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d584:	3b01      	subs	r3, #1
 800d586:	d503      	bpl.n	800d590 <__sfp+0x28>
 800d588:	6833      	ldr	r3, [r6, #0]
 800d58a:	b30b      	cbz	r3, 800d5d0 <__sfp+0x68>
 800d58c:	6836      	ldr	r6, [r6, #0]
 800d58e:	e7f7      	b.n	800d580 <__sfp+0x18>
 800d590:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d594:	b9d5      	cbnz	r5, 800d5cc <__sfp+0x64>
 800d596:	4b16      	ldr	r3, [pc, #88]	; (800d5f0 <__sfp+0x88>)
 800d598:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d59c:	60e3      	str	r3, [r4, #12]
 800d59e:	6665      	str	r5, [r4, #100]	; 0x64
 800d5a0:	f000 f847 	bl	800d632 <__retarget_lock_init_recursive>
 800d5a4:	f7ff ff96 	bl	800d4d4 <__sfp_lock_release>
 800d5a8:	2208      	movs	r2, #8
 800d5aa:	4629      	mov	r1, r5
 800d5ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d5b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d5b4:	6025      	str	r5, [r4, #0]
 800d5b6:	61a5      	str	r5, [r4, #24]
 800d5b8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d5bc:	f7fb fd96 	bl	80090ec <memset>
 800d5c0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d5c4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5cc:	3468      	adds	r4, #104	; 0x68
 800d5ce:	e7d9      	b.n	800d584 <__sfp+0x1c>
 800d5d0:	2104      	movs	r1, #4
 800d5d2:	4638      	mov	r0, r7
 800d5d4:	f7ff ff62 	bl	800d49c <__sfmoreglue>
 800d5d8:	4604      	mov	r4, r0
 800d5da:	6030      	str	r0, [r6, #0]
 800d5dc:	2800      	cmp	r0, #0
 800d5de:	d1d5      	bne.n	800d58c <__sfp+0x24>
 800d5e0:	f7ff ff78 	bl	800d4d4 <__sfp_lock_release>
 800d5e4:	230c      	movs	r3, #12
 800d5e6:	603b      	str	r3, [r7, #0]
 800d5e8:	e7ee      	b.n	800d5c8 <__sfp+0x60>
 800d5ea:	bf00      	nop
 800d5ec:	0800da5c 	.word	0x0800da5c
 800d5f0:	ffff0001 	.word	0xffff0001

0800d5f4 <_fwalk_reent>:
 800d5f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5f8:	4606      	mov	r6, r0
 800d5fa:	4688      	mov	r8, r1
 800d5fc:	2700      	movs	r7, #0
 800d5fe:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d602:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d606:	f1b9 0901 	subs.w	r9, r9, #1
 800d60a:	d505      	bpl.n	800d618 <_fwalk_reent+0x24>
 800d60c:	6824      	ldr	r4, [r4, #0]
 800d60e:	2c00      	cmp	r4, #0
 800d610:	d1f7      	bne.n	800d602 <_fwalk_reent+0xe>
 800d612:	4638      	mov	r0, r7
 800d614:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d618:	89ab      	ldrh	r3, [r5, #12]
 800d61a:	2b01      	cmp	r3, #1
 800d61c:	d907      	bls.n	800d62e <_fwalk_reent+0x3a>
 800d61e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d622:	3301      	adds	r3, #1
 800d624:	d003      	beq.n	800d62e <_fwalk_reent+0x3a>
 800d626:	4629      	mov	r1, r5
 800d628:	4630      	mov	r0, r6
 800d62a:	47c0      	blx	r8
 800d62c:	4307      	orrs	r7, r0
 800d62e:	3568      	adds	r5, #104	; 0x68
 800d630:	e7e9      	b.n	800d606 <_fwalk_reent+0x12>

0800d632 <__retarget_lock_init_recursive>:
 800d632:	4770      	bx	lr

0800d634 <__retarget_lock_acquire_recursive>:
 800d634:	4770      	bx	lr

0800d636 <__retarget_lock_release_recursive>:
 800d636:	4770      	bx	lr

0800d638 <__swhatbuf_r>:
 800d638:	b570      	push	{r4, r5, r6, lr}
 800d63a:	460e      	mov	r6, r1
 800d63c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d640:	4614      	mov	r4, r2
 800d642:	2900      	cmp	r1, #0
 800d644:	461d      	mov	r5, r3
 800d646:	b096      	sub	sp, #88	; 0x58
 800d648:	da07      	bge.n	800d65a <__swhatbuf_r+0x22>
 800d64a:	2300      	movs	r3, #0
 800d64c:	602b      	str	r3, [r5, #0]
 800d64e:	89b3      	ldrh	r3, [r6, #12]
 800d650:	061a      	lsls	r2, r3, #24
 800d652:	d410      	bmi.n	800d676 <__swhatbuf_r+0x3e>
 800d654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d658:	e00e      	b.n	800d678 <__swhatbuf_r+0x40>
 800d65a:	466a      	mov	r2, sp
 800d65c:	f000 f902 	bl	800d864 <_fstat_r>
 800d660:	2800      	cmp	r0, #0
 800d662:	dbf2      	blt.n	800d64a <__swhatbuf_r+0x12>
 800d664:	9a01      	ldr	r2, [sp, #4]
 800d666:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d66a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d66e:	425a      	negs	r2, r3
 800d670:	415a      	adcs	r2, r3
 800d672:	602a      	str	r2, [r5, #0]
 800d674:	e7ee      	b.n	800d654 <__swhatbuf_r+0x1c>
 800d676:	2340      	movs	r3, #64	; 0x40
 800d678:	2000      	movs	r0, #0
 800d67a:	6023      	str	r3, [r4, #0]
 800d67c:	b016      	add	sp, #88	; 0x58
 800d67e:	bd70      	pop	{r4, r5, r6, pc}

0800d680 <__smakebuf_r>:
 800d680:	898b      	ldrh	r3, [r1, #12]
 800d682:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d684:	079d      	lsls	r5, r3, #30
 800d686:	4606      	mov	r6, r0
 800d688:	460c      	mov	r4, r1
 800d68a:	d507      	bpl.n	800d69c <__smakebuf_r+0x1c>
 800d68c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d690:	6023      	str	r3, [r4, #0]
 800d692:	6123      	str	r3, [r4, #16]
 800d694:	2301      	movs	r3, #1
 800d696:	6163      	str	r3, [r4, #20]
 800d698:	b002      	add	sp, #8
 800d69a:	bd70      	pop	{r4, r5, r6, pc}
 800d69c:	466a      	mov	r2, sp
 800d69e:	ab01      	add	r3, sp, #4
 800d6a0:	f7ff ffca 	bl	800d638 <__swhatbuf_r>
 800d6a4:	9900      	ldr	r1, [sp, #0]
 800d6a6:	4605      	mov	r5, r0
 800d6a8:	4630      	mov	r0, r6
 800d6aa:	f7ff f983 	bl	800c9b4 <_malloc_r>
 800d6ae:	b948      	cbnz	r0, 800d6c4 <__smakebuf_r+0x44>
 800d6b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6b4:	059a      	lsls	r2, r3, #22
 800d6b6:	d4ef      	bmi.n	800d698 <__smakebuf_r+0x18>
 800d6b8:	f023 0303 	bic.w	r3, r3, #3
 800d6bc:	f043 0302 	orr.w	r3, r3, #2
 800d6c0:	81a3      	strh	r3, [r4, #12]
 800d6c2:	e7e3      	b.n	800d68c <__smakebuf_r+0xc>
 800d6c4:	4b0d      	ldr	r3, [pc, #52]	; (800d6fc <__smakebuf_r+0x7c>)
 800d6c6:	62b3      	str	r3, [r6, #40]	; 0x28
 800d6c8:	89a3      	ldrh	r3, [r4, #12]
 800d6ca:	6020      	str	r0, [r4, #0]
 800d6cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6d0:	81a3      	strh	r3, [r4, #12]
 800d6d2:	9b00      	ldr	r3, [sp, #0]
 800d6d4:	6120      	str	r0, [r4, #16]
 800d6d6:	6163      	str	r3, [r4, #20]
 800d6d8:	9b01      	ldr	r3, [sp, #4]
 800d6da:	b15b      	cbz	r3, 800d6f4 <__smakebuf_r+0x74>
 800d6dc:	4630      	mov	r0, r6
 800d6de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6e2:	f000 f8d1 	bl	800d888 <_isatty_r>
 800d6e6:	b128      	cbz	r0, 800d6f4 <__smakebuf_r+0x74>
 800d6e8:	89a3      	ldrh	r3, [r4, #12]
 800d6ea:	f023 0303 	bic.w	r3, r3, #3
 800d6ee:	f043 0301 	orr.w	r3, r3, #1
 800d6f2:	81a3      	strh	r3, [r4, #12]
 800d6f4:	89a0      	ldrh	r0, [r4, #12]
 800d6f6:	4305      	orrs	r5, r0
 800d6f8:	81a5      	strh	r5, [r4, #12]
 800d6fa:	e7cd      	b.n	800d698 <__smakebuf_r+0x18>
 800d6fc:	0800d491 	.word	0x0800d491

0800d700 <_malloc_usable_size_r>:
 800d700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d704:	1f18      	subs	r0, r3, #4
 800d706:	2b00      	cmp	r3, #0
 800d708:	bfbc      	itt	lt
 800d70a:	580b      	ldrlt	r3, [r1, r0]
 800d70c:	18c0      	addlt	r0, r0, r3
 800d70e:	4770      	bx	lr

0800d710 <_raise_r>:
 800d710:	291f      	cmp	r1, #31
 800d712:	b538      	push	{r3, r4, r5, lr}
 800d714:	4604      	mov	r4, r0
 800d716:	460d      	mov	r5, r1
 800d718:	d904      	bls.n	800d724 <_raise_r+0x14>
 800d71a:	2316      	movs	r3, #22
 800d71c:	6003      	str	r3, [r0, #0]
 800d71e:	f04f 30ff 	mov.w	r0, #4294967295
 800d722:	bd38      	pop	{r3, r4, r5, pc}
 800d724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d726:	b112      	cbz	r2, 800d72e <_raise_r+0x1e>
 800d728:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d72c:	b94b      	cbnz	r3, 800d742 <_raise_r+0x32>
 800d72e:	4620      	mov	r0, r4
 800d730:	f000 f830 	bl	800d794 <_getpid_r>
 800d734:	462a      	mov	r2, r5
 800d736:	4601      	mov	r1, r0
 800d738:	4620      	mov	r0, r4
 800d73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d73e:	f000 b817 	b.w	800d770 <_kill_r>
 800d742:	2b01      	cmp	r3, #1
 800d744:	d00a      	beq.n	800d75c <_raise_r+0x4c>
 800d746:	1c59      	adds	r1, r3, #1
 800d748:	d103      	bne.n	800d752 <_raise_r+0x42>
 800d74a:	2316      	movs	r3, #22
 800d74c:	6003      	str	r3, [r0, #0]
 800d74e:	2001      	movs	r0, #1
 800d750:	e7e7      	b.n	800d722 <_raise_r+0x12>
 800d752:	2400      	movs	r4, #0
 800d754:	4628      	mov	r0, r5
 800d756:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d75a:	4798      	blx	r3
 800d75c:	2000      	movs	r0, #0
 800d75e:	e7e0      	b.n	800d722 <_raise_r+0x12>

0800d760 <raise>:
 800d760:	4b02      	ldr	r3, [pc, #8]	; (800d76c <raise+0xc>)
 800d762:	4601      	mov	r1, r0
 800d764:	6818      	ldr	r0, [r3, #0]
 800d766:	f7ff bfd3 	b.w	800d710 <_raise_r>
 800d76a:	bf00      	nop
 800d76c:	20000010 	.word	0x20000010

0800d770 <_kill_r>:
 800d770:	b538      	push	{r3, r4, r5, lr}
 800d772:	2300      	movs	r3, #0
 800d774:	4d06      	ldr	r5, [pc, #24]	; (800d790 <_kill_r+0x20>)
 800d776:	4604      	mov	r4, r0
 800d778:	4608      	mov	r0, r1
 800d77a:	4611      	mov	r1, r2
 800d77c:	602b      	str	r3, [r5, #0]
 800d77e:	f7f6 fd90 	bl	80042a2 <_kill>
 800d782:	1c43      	adds	r3, r0, #1
 800d784:	d102      	bne.n	800d78c <_kill_r+0x1c>
 800d786:	682b      	ldr	r3, [r5, #0]
 800d788:	b103      	cbz	r3, 800d78c <_kill_r+0x1c>
 800d78a:	6023      	str	r3, [r4, #0]
 800d78c:	bd38      	pop	{r3, r4, r5, pc}
 800d78e:	bf00      	nop
 800d790:	20001948 	.word	0x20001948

0800d794 <_getpid_r>:
 800d794:	f7f6 bd7e 	b.w	8004294 <_getpid>

0800d798 <__sread>:
 800d798:	b510      	push	{r4, lr}
 800d79a:	460c      	mov	r4, r1
 800d79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a0:	f000 f894 	bl	800d8cc <_read_r>
 800d7a4:	2800      	cmp	r0, #0
 800d7a6:	bfab      	itete	ge
 800d7a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d7aa:	89a3      	ldrhlt	r3, [r4, #12]
 800d7ac:	181b      	addge	r3, r3, r0
 800d7ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d7b2:	bfac      	ite	ge
 800d7b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800d7b6:	81a3      	strhlt	r3, [r4, #12]
 800d7b8:	bd10      	pop	{r4, pc}

0800d7ba <__swrite>:
 800d7ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7be:	461f      	mov	r7, r3
 800d7c0:	898b      	ldrh	r3, [r1, #12]
 800d7c2:	4605      	mov	r5, r0
 800d7c4:	05db      	lsls	r3, r3, #23
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	4616      	mov	r6, r2
 800d7ca:	d505      	bpl.n	800d7d8 <__swrite+0x1e>
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7d4:	f000 f868 	bl	800d8a8 <_lseek_r>
 800d7d8:	89a3      	ldrh	r3, [r4, #12]
 800d7da:	4632      	mov	r2, r6
 800d7dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d7e0:	81a3      	strh	r3, [r4, #12]
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	463b      	mov	r3, r7
 800d7e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ee:	f000 b817 	b.w	800d820 <_write_r>

0800d7f2 <__sseek>:
 800d7f2:	b510      	push	{r4, lr}
 800d7f4:	460c      	mov	r4, r1
 800d7f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7fa:	f000 f855 	bl	800d8a8 <_lseek_r>
 800d7fe:	1c43      	adds	r3, r0, #1
 800d800:	89a3      	ldrh	r3, [r4, #12]
 800d802:	bf15      	itete	ne
 800d804:	6560      	strne	r0, [r4, #84]	; 0x54
 800d806:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d80a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d80e:	81a3      	strheq	r3, [r4, #12]
 800d810:	bf18      	it	ne
 800d812:	81a3      	strhne	r3, [r4, #12]
 800d814:	bd10      	pop	{r4, pc}

0800d816 <__sclose>:
 800d816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d81a:	f000 b813 	b.w	800d844 <_close_r>
	...

0800d820 <_write_r>:
 800d820:	b538      	push	{r3, r4, r5, lr}
 800d822:	4604      	mov	r4, r0
 800d824:	4608      	mov	r0, r1
 800d826:	4611      	mov	r1, r2
 800d828:	2200      	movs	r2, #0
 800d82a:	4d05      	ldr	r5, [pc, #20]	; (800d840 <_write_r+0x20>)
 800d82c:	602a      	str	r2, [r5, #0]
 800d82e:	461a      	mov	r2, r3
 800d830:	f7f6 fd6e 	bl	8004310 <_write>
 800d834:	1c43      	adds	r3, r0, #1
 800d836:	d102      	bne.n	800d83e <_write_r+0x1e>
 800d838:	682b      	ldr	r3, [r5, #0]
 800d83a:	b103      	cbz	r3, 800d83e <_write_r+0x1e>
 800d83c:	6023      	str	r3, [r4, #0]
 800d83e:	bd38      	pop	{r3, r4, r5, pc}
 800d840:	20001948 	.word	0x20001948

0800d844 <_close_r>:
 800d844:	b538      	push	{r3, r4, r5, lr}
 800d846:	2300      	movs	r3, #0
 800d848:	4d05      	ldr	r5, [pc, #20]	; (800d860 <_close_r+0x1c>)
 800d84a:	4604      	mov	r4, r0
 800d84c:	4608      	mov	r0, r1
 800d84e:	602b      	str	r3, [r5, #0]
 800d850:	f7f6 fd7a 	bl	8004348 <_close>
 800d854:	1c43      	adds	r3, r0, #1
 800d856:	d102      	bne.n	800d85e <_close_r+0x1a>
 800d858:	682b      	ldr	r3, [r5, #0]
 800d85a:	b103      	cbz	r3, 800d85e <_close_r+0x1a>
 800d85c:	6023      	str	r3, [r4, #0]
 800d85e:	bd38      	pop	{r3, r4, r5, pc}
 800d860:	20001948 	.word	0x20001948

0800d864 <_fstat_r>:
 800d864:	b538      	push	{r3, r4, r5, lr}
 800d866:	2300      	movs	r3, #0
 800d868:	4d06      	ldr	r5, [pc, #24]	; (800d884 <_fstat_r+0x20>)
 800d86a:	4604      	mov	r4, r0
 800d86c:	4608      	mov	r0, r1
 800d86e:	4611      	mov	r1, r2
 800d870:	602b      	str	r3, [r5, #0]
 800d872:	f7f6 fd74 	bl	800435e <_fstat>
 800d876:	1c43      	adds	r3, r0, #1
 800d878:	d102      	bne.n	800d880 <_fstat_r+0x1c>
 800d87a:	682b      	ldr	r3, [r5, #0]
 800d87c:	b103      	cbz	r3, 800d880 <_fstat_r+0x1c>
 800d87e:	6023      	str	r3, [r4, #0]
 800d880:	bd38      	pop	{r3, r4, r5, pc}
 800d882:	bf00      	nop
 800d884:	20001948 	.word	0x20001948

0800d888 <_isatty_r>:
 800d888:	b538      	push	{r3, r4, r5, lr}
 800d88a:	2300      	movs	r3, #0
 800d88c:	4d05      	ldr	r5, [pc, #20]	; (800d8a4 <_isatty_r+0x1c>)
 800d88e:	4604      	mov	r4, r0
 800d890:	4608      	mov	r0, r1
 800d892:	602b      	str	r3, [r5, #0]
 800d894:	f7f6 fd72 	bl	800437c <_isatty>
 800d898:	1c43      	adds	r3, r0, #1
 800d89a:	d102      	bne.n	800d8a2 <_isatty_r+0x1a>
 800d89c:	682b      	ldr	r3, [r5, #0]
 800d89e:	b103      	cbz	r3, 800d8a2 <_isatty_r+0x1a>
 800d8a0:	6023      	str	r3, [r4, #0]
 800d8a2:	bd38      	pop	{r3, r4, r5, pc}
 800d8a4:	20001948 	.word	0x20001948

0800d8a8 <_lseek_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4604      	mov	r4, r0
 800d8ac:	4608      	mov	r0, r1
 800d8ae:	4611      	mov	r1, r2
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	4d05      	ldr	r5, [pc, #20]	; (800d8c8 <_lseek_r+0x20>)
 800d8b4:	602a      	str	r2, [r5, #0]
 800d8b6:	461a      	mov	r2, r3
 800d8b8:	f7f6 fd6a 	bl	8004390 <_lseek>
 800d8bc:	1c43      	adds	r3, r0, #1
 800d8be:	d102      	bne.n	800d8c6 <_lseek_r+0x1e>
 800d8c0:	682b      	ldr	r3, [r5, #0]
 800d8c2:	b103      	cbz	r3, 800d8c6 <_lseek_r+0x1e>
 800d8c4:	6023      	str	r3, [r4, #0]
 800d8c6:	bd38      	pop	{r3, r4, r5, pc}
 800d8c8:	20001948 	.word	0x20001948

0800d8cc <_read_r>:
 800d8cc:	b538      	push	{r3, r4, r5, lr}
 800d8ce:	4604      	mov	r4, r0
 800d8d0:	4608      	mov	r0, r1
 800d8d2:	4611      	mov	r1, r2
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	4d05      	ldr	r5, [pc, #20]	; (800d8ec <_read_r+0x20>)
 800d8d8:	602a      	str	r2, [r5, #0]
 800d8da:	461a      	mov	r2, r3
 800d8dc:	f7f6 fcfb 	bl	80042d6 <_read>
 800d8e0:	1c43      	adds	r3, r0, #1
 800d8e2:	d102      	bne.n	800d8ea <_read_r+0x1e>
 800d8e4:	682b      	ldr	r3, [r5, #0]
 800d8e6:	b103      	cbz	r3, 800d8ea <_read_r+0x1e>
 800d8e8:	6023      	str	r3, [r4, #0]
 800d8ea:	bd38      	pop	{r3, r4, r5, pc}
 800d8ec:	20001948 	.word	0x20001948

0800d8f0 <_init>:
 800d8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8f2:	bf00      	nop
 800d8f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8f6:	bc08      	pop	{r3}
 800d8f8:	469e      	mov	lr, r3
 800d8fa:	4770      	bx	lr

0800d8fc <_fini>:
 800d8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8fe:	bf00      	nop
 800d900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d902:	bc08      	pop	{r3}
 800d904:	469e      	mov	lr, r3
 800d906:	4770      	bx	lr
