

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1'
================================================================
* Date:           Sun Sep  7 15:34:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_5 = alloca i32 1" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 7 'alloca' 'c_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln145_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln145_1"   --->   Operation 8 'read' 'mul_ln145_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln120277_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln120277"   --->   Operation 9 'read' 'mul_ln120277_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln118_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %mul_ln118"   --->   Operation 10 'read' 'mul_ln118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %new_col"   --->   Operation 11 'read' 'new_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%store_ln136 = store i31 0, i31 %c_5" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 12 'store' 'store_ln136' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i105.i181.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c = load i31 %c_5" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 14 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %c" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 15 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %new_col_read" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 16 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.89ns)   --->   "%add_ln136 = add i31 %c, i31 1" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 17 'add' 'add_ln136' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.cond.cleanup.i98.i172.i.i.exitStub, void %for.body.i105.i181.i.split.i" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 18 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i31 %c" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 19 'trunc' 'trunc_ln138' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.65ns)   --->   "%add_ln138 = add i17 %mul_ln118_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 20 'add' 'add_ln138' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i17 %add_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 21 'zext' 'zext_ln138' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln138" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 22 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.65ns)   --->   "%add_ln140 = add i17 %mul_ln120277_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 23 'add' 'add_ln140' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln145 = add i17 %mul_ln145_1_read, i17 %trunc_ln138" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 24 'add' 'add_ln145' <Predicate = (icmp_ln136)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [2/2] (2.41ns)   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 25 'load' 'e1' <Predicate = (icmp_ln136)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln136 = store i31 %add_ln136, i31 %c_5" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 26 'store' 'store_ln136' <Predicate = (icmp_ln136)> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln136 = br void %for.body.i105.i181.i.i" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 27 'br' 'br_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln136)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i17 %add_ln140" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 28 'zext' 'zext_ln140' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%M_e_addr_9 = getelementptr i32 %M_e, i64 0, i64 %zext_ln140" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 29 'getelementptr' 'M_e_addr_9' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i17 %add_ln145" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 30 'zext' 'zext_ln145' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%M_e_addr_10 = getelementptr i32 %M_e, i64 0, i64 %zext_ln145" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 31 'getelementptr' 'M_e_addr_10' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:137->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 32 'specpipeline' 'specpipeline_ln137' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fmm_hls_greedy_potential.cpp:136->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 33 'specloopname' 'specloopname_ln136' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 34 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e1 = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:138->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 34 'load' 'e1' <Predicate = (icmp_ln136)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln139 = icmp_eq  i32 %e1, i32 0" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 35 'icmp' 'icmp_ln139' <Predicate = (icmp_ln136)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.end23.i.i191.i.i, void %cleanup56.i.i212.i.i" [fmm_hls_greedy_potential.cpp:139->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 36 'br' 'br_ln139' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.41ns)   --->   "%e2 = load i17 %M_e_addr_9" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 37 'load' 'e2' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 3 <SV = 2> <Delay = 6.75>
ST_3 : Operation 38 [1/2] ( I:2.41ns O:2.41ns )   --->   "%e2 = load i17 %M_e_addr_9" [fmm_hls_greedy_potential.cpp:140->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 38 'load' 'e2' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln141 = icmp_eq  i32 %e2, i32 0" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 39 'icmp' 'icmp_ln141' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.end31.i.i193.i.i, void %cleanup56.i.i212.i.i" [fmm_hls_greedy_potential.cpp:141->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 40 'br' 'br_ln141' <Predicate = (icmp_ln136 & !icmp_ln139)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.91ns)   --->   "%icmp_ln142 = icmp_eq  i32 %e1, i32 %e2" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 41 'icmp' 'icmp_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %if.end55.i.i208.i.i, void %if.then37.i.i207.i.i" [fmm_hls_greedy_potential.cpp:142->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 42 'br' 'br_ln142' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln143 = store i32 0, i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:143->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 43 'store' 'store_ln143' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 44 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln144 = store i32 0, i17 %M_e_addr_9" [fmm_hls_greedy_potential.cpp:144->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 44 'store' 'store_ln144' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln147 = br void %cleanup56.i.i212.i.i" [fmm_hls_greedy_potential.cpp:147->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 45 'br' 'br_ln147' <Predicate = (icmp_ln136 & !icmp_ln139 & !icmp_ln141)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 46 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln145 = store i32 %e1, i17 %M_e_addr_10" [fmm_hls_greedy_potential.cpp:145->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 46 'store' 'store_ln145' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end55.i.i208.i.i" [fmm_hls_greedy_potential.cpp:146->fmm_hls_greedy_potential.cpp:212->fmm_hls_greedy_potential.cpp:230->fmm_hls_greedy_potential.cpp:262]   --->   Operation 47 'br' 'br_ln146' <Predicate = (!icmp_ln139 & !icmp_ln141 & icmp_ln142)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ new_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln118]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ mul_ln120277]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln145_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_5                (alloca       ) [ 01000]
mul_ln145_1_read   (read         ) [ 00000]
mul_ln120277_read  (read         ) [ 00000]
mul_ln118_read     (read         ) [ 00000]
new_col_read       (read         ) [ 00000]
store_ln136        (store        ) [ 00000]
br_ln0             (br           ) [ 00000]
c                  (load         ) [ 00000]
zext_ln136         (zext         ) [ 00000]
icmp_ln136         (icmp         ) [ 01110]
add_ln136          (add          ) [ 00000]
br_ln136           (br           ) [ 00000]
trunc_ln138        (trunc        ) [ 00000]
add_ln138          (add          ) [ 00000]
zext_ln138         (zext         ) [ 00000]
M_e_addr           (getelementptr) [ 00110]
add_ln140          (add          ) [ 00100]
add_ln145          (add          ) [ 00100]
store_ln136        (store        ) [ 00000]
br_ln136           (br           ) [ 00000]
zext_ln140         (zext         ) [ 00000]
M_e_addr_9         (getelementptr) [ 00010]
zext_ln145         (zext         ) [ 00000]
M_e_addr_10        (getelementptr) [ 01011]
specpipeline_ln137 (specpipeline ) [ 00000]
specloopname_ln136 (specloopname ) [ 00000]
e1                 (load         ) [ 01011]
icmp_ln139         (icmp         ) [ 01111]
br_ln139           (br           ) [ 00000]
e2                 (load         ) [ 00000]
icmp_ln141         (icmp         ) [ 01011]
br_ln141           (br           ) [ 00000]
icmp_ln142         (icmp         ) [ 01011]
br_ln142           (br           ) [ 00000]
store_ln143        (store        ) [ 00000]
store_ln144        (store        ) [ 00000]
br_ln147           (br           ) [ 00000]
store_ln145        (store        ) [ 00000]
br_ln146           (br           ) [ 00000]
ret_ln0            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="new_col">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_col"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln118">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln118"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mul_ln120277">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln120277"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln145_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln145_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="c_5_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_5/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="mul_ln145_1_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="17" slack="0"/>
<pin id="38" dir="0" index="1" bw="17" slack="0"/>
<pin id="39" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln145_1_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="mul_ln120277_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln120277_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="mul_ln118_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="17" slack="0"/>
<pin id="50" dir="0" index="1" bw="17" slack="0"/>
<pin id="51" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln118_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="new_col_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_col_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="M_e_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="17" slack="0"/>
<pin id="64" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="17" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="17" slack="0"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="e1/1 e2/2 store_ln143/3 store_ln144/3 store_ln145/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="M_e_addr_9_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="17" slack="0"/>
<pin id="81" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_9/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="M_e_addr_10_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="17" slack="0"/>
<pin id="88" dir="1" index="3" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr_10/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln136_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="31" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="c_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="31" slack="0"/>
<pin id="101" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln136_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="31" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln136_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln136_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="31" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln138_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln138_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="17" slack="0"/>
<pin id="125" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln138_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln140_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="17" slack="0"/>
<pin id="135" dir="0" index="1" bw="17" slack="0"/>
<pin id="136" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln145_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="0"/>
<pin id="141" dir="0" index="1" bw="17" slack="0"/>
<pin id="142" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln136_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="0"/>
<pin id="147" dir="0" index="1" bw="31" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln140_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="1"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln145_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln139_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln141_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln142_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/3 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_5_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="31" slack="0"/>
<pin id="177" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="icmp_ln136_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="186" class="1005" name="M_e_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="1"/>
<pin id="188" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

<comp id="192" class="1005" name="add_ln140_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="1"/>
<pin id="194" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

<comp id="197" class="1005" name="add_ln145_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="17" slack="1"/>
<pin id="199" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln145 "/>
</bind>
</comp>

<comp id="202" class="1005" name="M_e_addr_9_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="17" slack="1"/>
<pin id="204" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr_9 "/>
</bind>
</comp>

<comp id="208" class="1005" name="M_e_addr_10_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="17" slack="2"/>
<pin id="210" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="M_e_addr_10 "/>
</bind>
</comp>

<comp id="213" class="1005" name="e1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln139_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln141_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln142_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln142 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="77" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="54" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="99" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="99" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="48" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="137"><net_src comp="42" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="118" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="36" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="118" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="112" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="150" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="162"><net_src comp="67" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="67" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="67" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="32" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="60" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="195"><net_src comp="133" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="200"><net_src comp="139" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="205"><net_src comp="77" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="211"><net_src comp="84" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="216"><net_src comp="67" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="222"><net_src comp="158" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="164" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="170" pin="2"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {3 4 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 : new_col | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 : mul_ln118 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 : M_e | {1 2 3 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 : mul_ln120277 | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 : mul_ln145_1 | {1 }
  - Chain level:
	State 1
		store_ln136 : 1
		c : 1
		zext_ln136 : 2
		icmp_ln136 : 3
		add_ln136 : 2
		br_ln136 : 4
		trunc_ln138 : 2
		add_ln138 : 3
		zext_ln138 : 4
		M_e_addr : 5
		add_ln140 : 3
		add_ln145 : 3
		e1 : 6
		store_ln136 : 3
	State 2
		M_e_addr_9 : 1
		M_e_addr_10 : 1
		icmp_ln139 : 1
		br_ln139 : 2
		e2 : 2
	State 3
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln142 : 1
		br_ln142 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln136_fu_106      |    0    |    39   |
|   icmp   |       icmp_ln139_fu_158      |    0    |    39   |
|          |       icmp_ln141_fu_164      |    0    |    39   |
|          |       icmp_ln142_fu_170      |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |       add_ln136_fu_112       |    0    |    38   |
|    add   |       add_ln138_fu_122       |    0    |    24   |
|          |       add_ln140_fu_133       |    0    |    24   |
|          |       add_ln145_fu_139       |    0    |    24   |
|----------|------------------------------|---------|---------|
|          |  mul_ln145_1_read_read_fu_36 |    0    |    0    |
|   read   | mul_ln120277_read_read_fu_42 |    0    |    0    |
|          |   mul_ln118_read_read_fu_48  |    0    |    0    |
|          |    new_col_read_read_fu_54   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln136_fu_102      |    0    |    0    |
|   zext   |       zext_ln138_fu_128      |    0    |    0    |
|          |       zext_ln140_fu_150      |    0    |    0    |
|          |       zext_ln145_fu_154      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln138_fu_118      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   266   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|M_e_addr_10_reg_208|   17   |
| M_e_addr_9_reg_202|   17   |
|  M_e_addr_reg_186 |   17   |
| add_ln140_reg_192 |   17   |
| add_ln145_reg_197 |   17   |
|    c_5_reg_175    |   31   |
|     e1_reg_213    |   32   |
| icmp_ln136_reg_182|    1   |
| icmp_ln139_reg_219|    1   |
| icmp_ln141_reg_223|    1   |
| icmp_ln142_reg_227|    1   |
+-------------------+--------+
|       Total       |   152  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_67 |  p0  |   4  |  17  |   68   ||    0    ||    17   |
| grp_access_fu_67 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_access_fu_67 |  p2  |   3  |   0  |    0   ||    0    ||    13   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   132  || 3.51364 ||    0    ||    39   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   266  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   39   |
|  Register |    -   |   152  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   152  |   305  |
+-----------+--------+--------+--------+
