
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000250                       # Number of seconds simulated
sim_ticks                                   249835000                       # Number of ticks simulated
final_tick                                  249835000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69947                       # Simulator instruction rate (inst/s)
host_op_rate                                   127463                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97655925                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449716                       # Number of bytes of host memory used
host_seconds                                     2.56                       # Real time elapsed on the host
sim_insts                                      178945                       # Number of instructions simulated
sim_ops                                        326091                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         205952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             310400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                599                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         418067925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         824352072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1242419997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    418067925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        418067925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153445274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153445274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153445274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        418067925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        824352072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1395865271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000077875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1570                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1717                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1717                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 304448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  310464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               109888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     94                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               44                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     249833000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1717                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.470144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.120752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.568570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          431     32.58%     32.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          362     27.36%     59.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          134     10.13%     70.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      7.33%     77.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      5.29%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      3.02%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.59%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.81%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144     10.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1323                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.126214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.013267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.121858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             61     59.22%     59.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            29     28.16%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             7      6.80%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.94%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.97%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      1.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               89     86.41%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      3.88%     90.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      8.74%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        99200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       205248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       107072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 397062060.960233747959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 821534212.580302953720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 428570856.765465199947                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1717                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59009750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    117600000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5567908000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36135.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36544.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3242811.88                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     87416000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               176609750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23785000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18376.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37126.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1218.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       428.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1242.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    439.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3800                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1301                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      38037.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6611640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3506580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21898380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6034320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41393400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               429600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        70873800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          966240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              171382440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            685.982508                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            157806000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       115000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2516250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83452750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    155431000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2877420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1514205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12059460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2698740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             37909560                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        66464280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7070880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              151235025                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            605.339624                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            164161500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1266000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     18412250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      76087500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    145749250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  107136                       # Number of BP lookups
system.cpu.branchPred.condPredicted            107136                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10628                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                26104                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     884                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                307                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           26104                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              22785                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3319                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1430                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       80822                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       21947                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1811                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       52626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           323                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       249835000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           499671                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              97429                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         510055                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      107136                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              23669                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        306411                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1804                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          127                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          192                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     52415                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3235                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             416897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.247946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.375945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   273362     65.57%     65.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5834      1.40%     66.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7274      1.74%     68.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    11292      2.71%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6682      1.60%     73.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     9697      2.33%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5566      1.34%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3225      0.77%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    93965     22.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               416897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.214413                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.020782                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    78271                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                211903                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    100670                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15255                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10798                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 833987                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10798                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    87831                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  153264                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5529                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    104306                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 55169                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 783504                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3066                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12420                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    161                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  38438                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              949802                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1978586                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1134517                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             44013                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                408324                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   541478                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                202                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            138                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     58908                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                98351                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               29489                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1874                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              462                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     697885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 318                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    576868                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4007                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          372111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       546459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            254                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        416897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.383718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.260131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              270507     64.89%     64.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               24576      5.89%     70.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               19405      4.65%     75.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               21377      5.13%     80.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               23001      5.52%     86.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19798      4.75%     90.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               17973      4.31%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11561      2.77%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8699      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          416897                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9248     81.35%     81.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    30      0.26%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.15%     81.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.18%     81.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.02%     81.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.02%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                38      0.33%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult               60      0.53%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1229     10.81%     93.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   594      5.23%     98.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                65      0.57%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               62      0.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7934      1.38%      1.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                445035     77.15%     78.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  207      0.04%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1601      0.28%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3357      0.58%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.01%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  728      0.13%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2037      0.35%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1970      0.34%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1307      0.23%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                986      0.17%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             978      0.17%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             173      0.03%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            872      0.15%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                80787     14.00%     95.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               21979      3.81%     98.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5549      0.96%     99.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1304      0.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 576868                       # Type of FU issued
system.cpu.iq.rate                           1.154496                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       11368                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1544225                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1029122                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       518706                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               41783                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              41254                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        18346                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 559446                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   20856                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             4370                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53485                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14777                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10798                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  107907                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3133                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              698203                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               546                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 98351                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                29489                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                193                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    841                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1861                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1620                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12633                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14253                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                554361                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 80664                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22507                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       102597                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    52353                       # Number of branches executed
system.cpu.iew.exec_stores                      21933                       # Number of stores executed
system.cpu.iew.exec_rate                     1.109452                       # Inst execution rate
system.cpu.iew.wb_sent                         543782                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        537052                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    410577                       # num instructions producing a value
system.cpu.iew.wb_consumers                    653429                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.074811                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628342                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          372142                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10748                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       358604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.909335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.075940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       272084     75.87%     75.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        24112      6.72%     82.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11506      3.21%     85.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16416      4.58%     90.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6726      1.88%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3862      1.08%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2801      0.78%     94.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2077      0.58%     94.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        19020      5.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       358604                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               178945                       # Number of instructions committed
system.cpu.commit.committedOps                 326091                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59578                       # Number of memory references committed
system.cpu.commit.loads                         44866                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      36104                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      12346                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    315901                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1208                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1953      0.60%      0.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           255191     78.26%     78.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             179      0.05%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.45%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2242      0.69%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.02%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.14%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             925      0.28%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.33%     80.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            724      0.22%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.09%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          972      0.30%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          108      0.03%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          864      0.26%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42224     12.95%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13726      4.21%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2642      0.81%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          986      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            326091                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 19020                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1037817                       # The number of ROB reads
system.cpu.rob.rob_writes                     1455837                       # The number of ROB writes
system.cpu.timesIdled                             822                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      178945                       # Number of Instructions Simulated
system.cpu.committedOps                        326091                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.792316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.792316                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.358126                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.358126                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   739049                       # number of integer regfile reads
system.cpu.int_regfile_writes                  447906                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     25054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16739                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    266788                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   183299                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  229356                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           458.679573                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               57381                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.205100                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   458.679573                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.895859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.895859                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            181038                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           181038                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        59533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59533                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        14133                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14133                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        73666                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            73666                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        73666                       # number of overall hits
system.cpu.dcache.overall_hits::total           73666                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14661                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          583                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          583                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15244                       # number of overall misses
system.cpu.dcache.overall_misses::total         15244                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    796079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    796079500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40890500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40890500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    836970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    836970000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    836970000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    836970000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        74194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        74194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14716                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        88910                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        88910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        88910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        88910                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.197604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.197604                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039617                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039617                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.171454                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.171454                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.171454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.171454                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54299.126935                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54299.126935                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70138.078902                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70138.078902                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54904.880609                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54904.880609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54904.880609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54904.880609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16080                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               200                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    80.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          599                       # number of writebacks
system.cpu.dcache.writebacks::total               599                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12016                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12016                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12026                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12026                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12026                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2645                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2645                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          573                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          573                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3218                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    180206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180206000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    219903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    219903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    219903000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    219903000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036194                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036194                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036194                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036194                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68130.812854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68130.812854                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69279.232112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69279.232112                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68335.301429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68335.301429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68335.301429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68335.301429                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2706                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.749699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.477679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.749699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            106460                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           106460                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        50069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           50069                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        50069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            50069                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        50069                       # number of overall hits
system.cpu.icache.overall_hits::total           50069                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2345                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2345                       # number of overall misses
system.cpu.icache.overall_misses::total          2345                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    146870999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    146870999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    146870999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    146870999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    146870999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    146870999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        52414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        52414                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        52414                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        52414                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        52414                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        52414                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.044740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.044740                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.044740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.044740                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.044740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.044740                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62631.556077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62631.556077                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62631.556077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62631.556077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62631.556077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62631.556077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1463                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.448276                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1120                       # number of writebacks
system.cpu.icache.writebacks::total              1120                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1633                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1633                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1633                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1633                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1633                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    111031999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    111031999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    111031999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    111031999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    111031999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    111031999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.031156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031156                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.031156                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031156                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.031156                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031156                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67992.650949                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67992.650949                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67992.650949                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67992.650949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67992.650949                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67992.650949                       # average overall mshr miss latency
system.cpu.icache.replacements                   1120                       # number of replacements
system.membus.snoop_filter.tot_requests          8677                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    249835000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          599                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1120                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2107                       # Transaction distribution
system.membus.trans_dist::ReadExReq               573                       # Transaction distribution
system.membus.trans_dist::ReadExResp              573                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2645                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       244288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       244288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  420416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4851                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001649                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040580                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4843     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4851                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16452500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8639497                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17062749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
