[
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743711",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743711",
        "articleTitle": "Automatic synthesis of extended burst-mode circuits. I. (Specification and hazard-free implementations)",
        "volume": "18",
        "issue": "2",
        "startPage": "101",
        "endPage": "117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37352445100,
                "preferredName": "D.L. Dill",
                "firstName": "D.L.",
                "lastName": "Dill"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739055",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739055",
        "articleTitle": "Hierarchical algorithm partitioning at system level for an improved utilization of memory structures",
        "volume": "18",
        "issue": "1",
        "startPage": "14",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37369657800,
                "preferredName": "U. Eckhardt",
                "firstName": "U.",
                "lastName": "Eckhardt"
            },
            {
                "id": 37267022100,
                "preferredName": "R. Merker",
                "firstName": "R.",
                "lastName": "Merker"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743738",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743738",
        "articleTitle": "On the design of optimal counter-based schemes for test set embedding",
        "volume": "18",
        "issue": "2",
        "startPage": "219",
        "endPage": "230",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282592800,
                "preferredName": "D. Kagaris",
                "firstName": "D.",
                "lastName": "Kagaris"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775639",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775639",
        "articleTitle": "Probabilistic design of integrated circuits with correlated input parameters",
        "volume": "18",
        "issue": "8",
        "startPage": "1214",
        "endPage": "1219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37370300400,
                "preferredName": "A. Seifi",
                "firstName": "A.",
                "lastName": "Seifi"
            },
            {
                "id": 37370300700,
                "preferredName": "K. Ponnambalam",
                "firstName": "K.",
                "lastName": "Ponnambalam"
            },
            {
                "id": 37344715300,
                "preferredName": "J. Vlach",
                "firstName": "J.",
                "lastName": "Vlach"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790627",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790627",
        "articleTitle": "Extension of the VR discretization scheme for velocity saturation",
        "volume": "18",
        "issue": "10",
        "startPage": "1508",
        "endPage": "1511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267868500,
                "preferredName": "M.B. Patil",
                "firstName": "M.B.",
                "lastName": "Patil"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759083",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759083",
        "articleTitle": "A comment on \"Improving a nonenumerative method to estimate path delay fault coverage\"",
        "volume": "18",
        "issue": "5",
        "startPage": "665",
        "endPage": "666",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739059",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739059",
        "articleTitle": "A new algorithm for elimination of common subexpressions",
        "volume": "18",
        "issue": "1",
        "startPage": "58",
        "endPage": "68",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37621993700,
                "preferredName": "R. Pasko",
                "firstName": "R.",
                "lastName": "Pasko"
            },
            {
                "id": 37281913600,
                "preferredName": "P. Schaumont",
                "firstName": "P.",
                "lastName": "Schaumont"
            },
            {
                "id": 37295330500,
                "preferredName": "V. Derudder",
                "firstName": "V.",
                "lastName": "Derudder"
            },
            {
                "id": 37282474200,
                "preferredName": "S. Vernalde",
                "firstName": "S.",
                "lastName": "Vernalde"
            },
            {
                "id": 37621999100,
                "preferredName": "D. Durackova",
                "firstName": "D.",
                "lastName": "Durackova"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771182",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771182",
        "articleTitle": "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation",
        "volume": "18",
        "issue": "7",
        "startPage": "1014",
        "endPage": "1025",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087671775,
                "preferredName": "Chung-Ping Chen",
                "firstName": null,
                "lastName": "Chung-Ping Chen"
            },
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811330",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811330",
        "articleTitle": "Crosstalk in VLSI interconnections",
        "volume": "18",
        "issue": "12",
        "startPage": "1817",
        "endPage": "1824",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38275558700,
                "preferredName": "A. Vittal",
                "firstName": "A.",
                "lastName": "Vittal"
            },
            {
                "id": 37089059299,
                "preferredName": "L.H. Chen",
                "firstName": "L.H.",
                "lastName": "Chen"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            },
            {
                "id": 37087973760,
                "preferredName": "Kai-Ping Wang",
                "firstName": null,
                "lastName": "Kai-Ping Wang"
            },
            {
                "id": 38270193900,
                "preferredName": "S. Yang",
                "firstName": "S.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752928",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752928",
        "articleTitle": "Filling algorithms and analyses for layout density control",
        "volume": "18",
        "issue": "4",
        "startPage": "445",
        "endPage": "462",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37299670500,
                "preferredName": "G. Robins",
                "firstName": "G.",
                "lastName": "Robins"
            },
            {
                "id": 37364798500,
                "preferredName": "A. Singh",
                "firstName": "A.",
                "lastName": "Singh"
            },
            {
                "id": 37278593900,
                "preferredName": "A. Zelikovsky",
                "firstName": "A.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775633",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775633",
        "articleTitle": "Harmony: static noise analysis of deep submicron digital integrated circuits",
        "volume": "18",
        "issue": "8",
        "startPage": "1132",
        "endPage": "1150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273513800,
                "preferredName": "K.L. Shepard",
                "firstName": "K.L.",
                "lastName": "Shepard"
            },
            {
                "id": 37089920023,
                "preferredName": "V. Narayanan",
                "firstName": "V.",
                "lastName": "Narayanan"
            },
            {
                "id": 37087384393,
                "preferredName": "R. Rose",
                "firstName": "R.",
                "lastName": "Rose"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759076",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759076",
        "articleTitle": "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's",
        "volume": "18",
        "issue": "5",
        "startPage": "597",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38255765600,
                "preferredName": "J.P. Costa",
                "firstName": "J.P.",
                "lastName": "Costa"
            },
            {
                "id": 37087331420,
                "preferredName": "Mike Chou",
                "firstName": null,
                "lastName": "Mike Chou"
            },
            {
                "id": 37884941600,
                "preferredName": "L.M. Silveira",
                "firstName": "L.M.",
                "lastName": "Silveira"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806802",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806802",
        "articleTitle": "Hierarchical approach to \"atomistic\" 3-D MOSFET simulation",
        "volume": "18",
        "issue": "11",
        "startPage": "1558",
        "endPage": "1565",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37268766900,
                "preferredName": "A. Asenov",
                "firstName": "A.",
                "lastName": "Asenov"
            },
            {
                "id": 37308947900,
                "preferredName": "A.R. Brown",
                "firstName": "A.R.",
                "lastName": "Brown"
            },
            {
                "id": 38185251900,
                "preferredName": "J.H. Davies",
                "firstName": "J.H.",
                "lastName": "Davies"
            },
            {
                "id": 37344182600,
                "preferredName": "S. Saini",
                "firstName": "S.",
                "lastName": "Saini"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784130",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784130",
        "articleTitle": "Multilevel spectral hypergraph partitioning with arbitrary vertex sizes",
        "volume": "18",
        "issue": "9",
        "startPage": "1389",
        "endPage": "1399",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284020500,
                "preferredName": "J.Y. Zien",
                "firstName": "J.Y.",
                "lastName": "Zien"
            },
            {
                "id": 37284020900,
                "preferredName": "M.D.F. Schlag",
                "firstName": "M.D.F.",
                "lastName": "Schlag"
            },
            {
                "id": 37273877700,
                "preferredName": "P.K. Chan",
                "firstName": "P.K.",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759070",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759070",
        "articleTitle": "A modeling technique for CMOS gates",
        "volume": "18",
        "issue": "5",
        "startPage": "557",
        "endPage": "575",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267568900,
                "preferredName": "A. Chatzigeorgiou",
                "firstName": "A.",
                "lastName": "Chatzigeorgiou"
            },
            {
                "id": 37283522200,
                "preferredName": "S. Nikolaidis",
                "firstName": "S.",
                "lastName": "Nikolaidis"
            },
            {
                "id": 37371415400,
                "preferredName": "I. Tsoukalas",
                "firstName": "I.",
                "lastName": "Tsoukalas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748160",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748160",
        "articleTitle": "Modeling digital substrate noise injection in mixed-signal IC's",
        "volume": "18",
        "issue": "3",
        "startPage": "301",
        "endPage": "310",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37271353200,
                "preferredName": "E. Charbon",
                "firstName": "E.",
                "lastName": "Charbon"
            },
            {
                "id": 37354912500,
                "preferredName": "P. Miliozzi",
                "firstName": "P.",
                "lastName": "Miliozzi"
            },
            {
                "id": 37282454900,
                "preferredName": "L.P. Carloni",
                "firstName": "L.P.",
                "lastName": "Carloni"
            },
            {
                "id": 37272212200,
                "preferredName": "A. Ferrari",
                "firstName": "A.",
                "lastName": "Ferrari"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806813",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806813",
        "articleTitle": "Global routing with crosstalk constraints",
        "volume": "18",
        "issue": "11",
        "startPage": "1683",
        "endPage": "1688",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087167932,
                "preferredName": "Hai Zhou",
                "firstName": null,
                "lastName": "Hai Zhou"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784119",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784119",
        "articleTitle": "On wirelength estimations for row-based placement",
        "volume": "18",
        "issue": "9",
        "startPage": "1265",
        "endPage": "1278",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37333261800,
                "preferredName": "A.E. Caldwell",
                "firstName": "A.E.",
                "lastName": "Caldwell"
            },
            {
                "id": 37273666400,
                "preferredName": "A.B. Kahng",
                "firstName": "A.B.",
                "lastName": "Kahng"
            },
            {
                "id": 37374279900,
                "preferredName": "S. Mantik",
                "firstName": "S.",
                "lastName": "Mantik"
            },
            {
                "id": 37267052900,
                "preferredName": "I.L. Markov",
                "firstName": "I.L.",
                "lastName": "Markov"
            },
            {
                "id": 37278593900,
                "preferredName": "A. Zelikovsky",
                "firstName": "A.",
                "lastName": "Zelikovsky"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752929",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752929",
        "articleTitle": "Critical area computation via Voronoi diagrams",
        "volume": "18",
        "issue": "4",
        "startPage": "463",
        "endPage": "474",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37372073500,
                "preferredName": "E. Papadopoulou",
                "firstName": "E.",
                "lastName": "Papadopoulou"
            },
            {
                "id": 38184402500,
                "preferredName": "D.T. Lee",
                "firstName": "D.T.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743706",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743706",
        "articleTitle": "BDD minimization using symmetries",
        "volume": "18",
        "issue": "2",
        "startPage": "81",
        "endPage": "100",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37294162700,
                "preferredName": "C. Scholl",
                "firstName": "C.",
                "lastName": "Scholl"
            },
            {
                "id": 37851294900,
                "preferredName": "D. Moller",
                "firstName": "D.",
                "lastName": "Moller"
            },
            {
                "id": 37296656600,
                "preferredName": "P. Molitor",
                "firstName": "P.",
                "lastName": "Molitor"
            },
            {
                "id": 37276502700,
                "preferredName": "R. Drechsler",
                "firstName": "R.",
                "lastName": "Drechsler"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784121",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784121",
        "articleTitle": "An efficient and optimal algorithm for simultaneous buffer and wire sizing",
        "volume": "18",
        "issue": "9",
        "startPage": "1297",
        "endPage": "1304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811328",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811328",
        "articleTitle": "Broadcasting test patterns to multiple circuits",
        "volume": "18",
        "issue": "12",
        "startPage": "1793",
        "endPage": "1802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087179832,
                "preferredName": "Kuen-Jong Lee",
                "firstName": null,
                "lastName": "Kuen-Jong Lee"
            },
            {
                "id": 37087394034,
                "preferredName": "Jih-Jeen Chen",
                "firstName": null,
                "lastName": "Jih-Jeen Chen"
            },
            {
                "id": 37087896532,
                "preferredName": "Cheng-Hua Huang",
                "firstName": null,
                "lastName": "Cheng-Hua Huang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743744",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743744",
        "articleTitle": "GLFSR-a new test pattern generator for built-in-self-test",
        "volume": "18",
        "issue": "2",
        "startPage": "238",
        "endPage": "247",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276263100,
                "preferredName": "D.K. Pradhan",
                "firstName": "D.K.",
                "lastName": "Pradhan"
            },
            {
                "id": 37349740500,
                "preferredName": "M. Chatterjee",
                "firstName": "M.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771175",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771175",
        "articleTitle": "Equivalence checking of combinational circuits using Boolean expression diagrams",
        "volume": "18",
        "issue": "7",
        "startPage": "903",
        "endPage": "917",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37374630000,
                "preferredName": "H. Hulgaard",
                "firstName": "H.",
                "lastName": "Hulgaard"
            },
            {
                "id": 37444235700,
                "preferredName": "P.F. Williams",
                "firstName": "P.F.",
                "lastName": "Williams"
            },
            {
                "id": 37607354900,
                "preferredName": "H.R. Andersen",
                "firstName": "H.R.",
                "lastName": "Andersen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759074",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759074",
        "articleTitle": "Parametric yield formulation of MOS IC's affected by mismatch effect",
        "volume": "18",
        "issue": "5",
        "startPage": "582",
        "endPage": "596",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37270935700,
                "preferredName": "M. Conti",
                "firstName": "M.",
                "lastName": "Conti"
            },
            {
                "id": 37300214800,
                "preferredName": "P. Crippa",
                "firstName": "P.",
                "lastName": "Crippa"
            },
            {
                "id": 37282451300,
                "preferredName": "S. Orcioni",
                "firstName": "S.",
                "lastName": "Orcioni"
            },
            {
                "id": 37282450700,
                "preferredName": "C. Turchetti",
                "firstName": "C.",
                "lastName": "Turchetti"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766728",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766728",
        "articleTitle": "A quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing",
        "volume": "18",
        "issue": "6",
        "startPage": "787",
        "endPage": "798",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743727",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743727",
        "articleTitle": "Substrate optimization based on semi-analytical techniques",
        "volume": "18",
        "issue": "2",
        "startPage": "172",
        "endPage": "190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37271353200,
                "preferredName": "E. Charbon",
                "firstName": "E.",
                "lastName": "Charbon"
            },
            {
                "id": 37282428100,
                "preferredName": "R. Gharpurey",
                "firstName": "R.",
                "lastName": "Gharpurey"
            },
            {
                "id": 37265432600,
                "preferredName": "R.G. Meyer",
                "firstName": "R.G.",
                "lastName": "Meyer"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806811",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806811",
        "articleTitle": "A low overhead design for testability and test generation technique for core-based systems-on-a-chip",
        "volume": "18",
        "issue": "11",
        "startPage": "1661",
        "endPage": "1676",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806810",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806810",
        "articleTitle": "A boundary gradient search technique and its applications in design centering",
        "volume": "18",
        "issue": "11",
        "startPage": "1654",
        "endPage": "1660",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38277537800,
                "preferredName": "H.L. Abdel-Malek",
                "firstName": "H.L.",
                "lastName": "Abdel-Malek"
            },
            {
                "id": 37287578900,
                "preferredName": "A.-K.S.O. Hassan",
                "firstName": "A.-K.S.O.",
                "lastName": "Hassan"
            },
            {
                "id": 37087519090,
                "preferredName": "M.H. Heaba",
                "firstName": "M.H.",
                "lastName": "Heaba"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784126",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784126",
        "articleTitle": "Analog testing by characteristic observation inference",
        "volume": "18",
        "issue": "9",
        "startPage": "1353",
        "endPage": "1368",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37621569000,
                "preferredName": "W.M. Lindermeir",
                "firstName": "W.M.",
                "lastName": "Lindermeir"
            },
            {
                "id": 37298522400,
                "preferredName": "H.E. Graeb",
                "firstName": "H.E.",
                "lastName": "Graeb"
            },
            {
                "id": 37327230500,
                "preferredName": "K.J. Antreich",
                "firstName": "K.J.",
                "lastName": "Antreich"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784129",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784129",
        "articleTitle": "Slicing floorplans with boundary constraints",
        "volume": "18",
        "issue": "9",
        "startPage": "1385",
        "endPage": "1389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37363394000,
                "preferredName": "F.Y. Young",
                "firstName": "F.Y.",
                "lastName": "Young"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            },
            {
                "id": 37278140400,
                "preferredName": "H.H. Yang",
                "firstName": "H.H.",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771179",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771179",
        "articleTitle": "Sequence compaction for power estimation: theory and practice",
        "volume": "18",
        "issue": "7",
        "startPage": "973",
        "endPage": "993",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273691800,
                "preferredName": "R. Marculescu",
                "firstName": "R.",
                "lastName": "Marculescu"
            },
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759064",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759064",
        "articleTitle": "Wavesched: a novel scheduling technique for control-flow intensive designs",
        "volume": "18",
        "issue": "5",
        "startPage": "505",
        "endPage": "523",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37265273100,
                "preferredName": "K.S. Khouri",
                "firstName": "K.S.",
                "lastName": "Khouri"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806807",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806807",
        "articleTitle": "A new algorithm for exact reduction of incompletely specified finite state machines",
        "volume": "18",
        "issue": "11",
        "startPage": "1619",
        "endPage": "1632",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37376133000,
                "preferredName": "J.M. Pena",
                "firstName": "J.M.",
                "lastName": "Pena"
            },
            {
                "id": 37273777900,
                "preferredName": "A.L. Oliveira",
                "firstName": "A.L.",
                "lastName": "Oliveira"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748161",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748161",
        "articleTitle": "Error bounds for capacitance extraction via window techniques",
        "volume": "18",
        "issue": "3",
        "startPage": "311",
        "endPage": "321",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295579200,
                "preferredName": "M.W. Beattie",
                "firstName": "M.W.",
                "lastName": "Beattie"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784128",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784128",
        "articleTitle": "AutoFix: a hybrid tool for automatic logic rectification",
        "volume": "18",
        "issue": "9",
        "startPage": "1376",
        "endPage": "1384",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087149368,
                "preferredName": "Shi-Yu Huang",
                "firstName": null,
                "lastName": "Shi-Yu Huang"
            },
            {
                "id": 37087149292,
                "preferredName": "Kuang-Chien Chen",
                "firstName": null,
                "lastName": "Kuang-Chien Chen"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759073",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759073",
        "articleTitle": "Methodology for electromigration critical threshold design rule evaluation",
        "volume": "18",
        "issue": "5",
        "startPage": "576",
        "endPage": "581",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37312017100,
                "preferredName": "J.J. Clement",
                "firstName": "J.J.",
                "lastName": "Clement"
            },
            {
                "id": 37374209500,
                "preferredName": "S.P. Riege",
                "firstName": "S.P.",
                "lastName": "Riege"
            },
            {
                "id": 37355129100,
                "preferredName": "R. Cvijetic",
                "firstName": "R.",
                "lastName": "Cvijetic"
            },
            {
                "id": 37275271300,
                "preferredName": "C.V. Thompson",
                "firstName": "C.V.",
                "lastName": "Thompson"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743724",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743724",
        "articleTitle": "A DRC-based algorithm for extraction of critical areas for opens in large VLSI circuits",
        "volume": "18",
        "issue": "2",
        "startPage": "151",
        "endPage": "162",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37320577900,
                "preferredName": "W.A. Pleskacz",
                "firstName": "W.A.",
                "lastName": "Pleskacz"
            },
            {
                "id": 37368144200,
                "preferredName": "C.H. Ouyang",
                "firstName": "C.H.",
                "lastName": "Ouyang"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784127",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784127",
        "articleTitle": "Highly accurate and simple models for CML and ECL gates",
        "volume": "18",
        "issue": "9",
        "startPage": "1369",
        "endPage": "1375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273061100,
                "preferredName": "M. Alioto",
                "firstName": "M.",
                "lastName": "Alioto"
            },
            {
                "id": 37269984500,
                "preferredName": "G. Palumbo",
                "firstName": "G.",
                "lastName": "Palumbo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752925",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752925",
        "articleTitle": "Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing",
        "volume": "18",
        "issue": "4",
        "startPage": "406",
        "endPage": "420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087065914,
                "preferredName": "Lei He",
                "firstName": null,
                "lastName": "Lei He"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790620",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790620",
        "articleTitle": "An integral equation of the second kind for computation of capacitance",
        "volume": "18",
        "issue": "10",
        "startPage": "1435",
        "endPage": "1441",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37362616100,
                "preferredName": "H.H. Pham",
                "firstName": "H.H.",
                "lastName": "Pham"
            },
            {
                "id": 37275134700,
                "preferredName": "A. Nathan",
                "firstName": "A.",
                "lastName": "Nathan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790624",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790624",
        "articleTitle": "Efficient extra material critical area algorithms",
        "volume": "18",
        "issue": "10",
        "startPage": "1480",
        "endPage": "1486",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265526800,
                "preferredName": "G.A. Allan",
                "firstName": "G.A.",
                "lastName": "Allan"
            },
            {
                "id": 37268516800,
                "preferredName": "A.J. Walton",
                "firstName": "A.J.",
                "lastName": "Walton"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811324",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811324",
        "articleTitle": "Linear gate assignment: a fast statistical mechanics approach",
        "volume": "18",
        "issue": "12",
        "startPage": "1750",
        "endPage": "1758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37375398500,
                "preferredName": "A. Linhares",
                "firstName": "A.",
                "lastName": "Linhares"
            },
            {
                "id": 37085374248,
                "preferredName": "H.H. Yanasse",
                "firstName": "H.H.",
                "lastName": "Yanasse"
            },
            {
                "id": 37266937200,
                "preferredName": "J.R.A. Torreao",
                "firstName": "J.R.A.",
                "lastName": "Torreao"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759068",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759068",
        "articleTitle": "Improving the efficiency of BDD-based operators by means of partitioning",
        "volume": "18",
        "issue": "5",
        "startPage": "545",
        "endPage": "556",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295811500,
                "preferredName": "G. Cabodi",
                "firstName": "G.",
                "lastName": "Cabodi"
            },
            {
                "id": 37327263900,
                "preferredName": "P. Camurati",
                "firstName": "P.",
                "lastName": "Camurati"
            },
            {
                "id": 37295829000,
                "preferredName": "S. Quer",
                "firstName": "S.",
                "lastName": "Quer"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806812",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806812",
        "articleTitle": "On comparing functional fault coverage and defect coverage for memory testing",
        "volume": "18",
        "issue": "11",
        "startPage": "1676",
        "endPage": "1683",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087181482,
                "preferredName": "Von-Kyoung Kim",
                "firstName": null,
                "lastName": "Von-Kyoung Kim"
            },
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775628",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775628",
        "articleTitle": "Timing analysis of asynchronous systems using time separation of events",
        "volume": "18",
        "issue": "8",
        "startPage": "1061",
        "endPage": "1076",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37085394558,
                "preferredName": "S. Chakraborty",
                "firstName": "S.",
                "lastName": "Chakraborty"
            },
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37352445100,
                "preferredName": "D.L. Dill",
                "firstName": "D.L.",
                "lastName": "Dill"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743726",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743726",
        "articleTitle": "An improved optimal algorithm for bubble-sorting-based non-Manhattan channel routing",
        "volume": "18",
        "issue": "2",
        "startPage": "163",
        "endPage": "171",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748157",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748157",
        "articleTitle": "High-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors",
        "volume": "18",
        "issue": "3",
        "startPage": "265",
        "endPage": "281",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775637",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775637",
        "articleTitle": "Diagnosis of clustered faults for identical degree topologies",
        "volume": "18",
        "issue": "8",
        "startPage": "1192",
        "endPage": "1201",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087281472,
                "preferredName": "Qian-Yu Tang",
                "firstName": null,
                "lastName": "Qian-Yu Tang"
            },
            {
                "id": 37087146707,
                "preferredName": "Xiaoyu Song",
                "firstName": null,
                "lastName": "Xiaoyu Song"
            },
            {
                "id": 37087200197,
                "preferredName": "Yuke Wang",
                "firstName": null,
                "lastName": "Yuke Wang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811322",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811322",
        "articleTitle": "A physics-based semiconductor noise model suitable for efficient numerical implementation",
        "volume": "18",
        "issue": "12",
        "startPage": "1730",
        "endPage": "1740",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087402398,
                "preferredName": "A.J. Piazza",
                "firstName": "A.J.",
                "lastName": "Piazza"
            },
            {
                "id": 37305462700,
                "preferredName": "C.E. Korman",
                "firstName": "C.E.",
                "lastName": "Korman"
            },
            {
                "id": 37087401993,
                "preferredName": "A.M. Jaradeh",
                "firstName": "A.M.",
                "lastName": "Jaradeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748162",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748162",
        "articleTitle": "Timing optimization for multisource nets: characterization and optimal repeater insertion",
        "volume": "18",
        "issue": "3",
        "startPage": "322",
        "endPage": "331",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282434100,
                "preferredName": "J. Lillis",
                "firstName": "J.",
                "lastName": "Lillis"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771185",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771185",
        "articleTitle": "A fast nonenumerative automatic test pattern generator for path delay faults",
        "volume": "18",
        "issue": "7",
        "startPage": "1050",
        "endPage": "1057",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            },
            {
                "id": 37347501000,
                "preferredName": "D. Karayiannis",
                "firstName": "D.",
                "lastName": "Karayiannis"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752924",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752924",
        "articleTitle": "Greedy wire-sizing is linear time",
        "volume": "18",
        "issue": "4",
        "startPage": "398",
        "endPage": "405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277309700,
                "preferredName": "C.C.N. Chu",
                "firstName": "C.C.N.",
                "lastName": "Chu"
            },
            {
                "id": 37274545500,
                "preferredName": "M.D.F. Wong",
                "firstName": "M.D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784118",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784118",
        "articleTitle": "Optimizing large multiphase level-clocked circuits",
        "volume": "18",
        "issue": "9",
        "startPage": "1249",
        "endPage": "1264",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354617300,
                "preferredName": "N. Maheshwari",
                "firstName": "N.",
                "lastName": "Maheshwari"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752923",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752923",
        "articleTitle": "Nostradamus: a floorplanner of uncertain designs",
        "volume": "18",
        "issue": "4",
        "startPage": "389",
        "endPage": "397",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38534813500,
                "preferredName": "K. Bazargan",
                "firstName": "K.",
                "lastName": "Bazargan"
            },
            {
                "id": 37087146116,
                "preferredName": "Samjung Kim",
                "firstName": null,
                "lastName": "Samjung Kim"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748158",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748158",
        "articleTitle": "Logic synthesis for engineering change",
        "volume": "18",
        "issue": "3",
        "startPage": "282",
        "endPage": "292",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087177441,
                "preferredName": "Chih-Chang Lin",
                "firstName": null,
                "lastName": "Chih-Chang Lin"
            },
            {
                "id": 37087149292,
                "preferredName": "Kuang-Chien Chen",
                "firstName": null,
                "lastName": "Kuang-Chien Chen"
            },
            {
                "id": 37274844200,
                "preferredName": "M. Marek-Sadowska",
                "firstName": "M.",
                "lastName": "Marek-Sadowska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790626",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790626",
        "articleTitle": "Controller-based power management for control-flow intensive designs",
        "volume": "18",
        "issue": "10",
        "startPage": "1496",
        "endPage": "1508",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            },
            {
                "id": 37265562900,
                "preferredName": "K. Wakabayashi",
                "firstName": "K.",
                "lastName": "Wakabayashi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771181",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771181",
        "articleTitle": "Equivalent circuit model of resistive IC sensors derived with the box integration method",
        "volume": "18",
        "issue": "7",
        "startPage": "1000",
        "endPage": "1013",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37358853500,
                "preferredName": "C. Maier",
                "firstName": "C.",
                "lastName": "Maier"
            },
            {
                "id": 37398327600,
                "preferredName": "M. Emmenegger",
                "firstName": "M.",
                "lastName": "Emmenegger"
            },
            {
                "id": 37271471000,
                "preferredName": "S. Taschini",
                "firstName": "S.",
                "lastName": "Taschini"
            },
            {
                "id": 37274215600,
                "preferredName": "H. Baltes",
                "firstName": "H.",
                "lastName": "Baltes"
            },
            {
                "id": 37271471200,
                "preferredName": "J.G. Korvink",
                "firstName": "J.G.",
                "lastName": "Korvink"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739057",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739057",
        "articleTitle": "Synthesizing controllers from real-time specifications",
        "volume": "18",
        "issue": "1",
        "startPage": "33",
        "endPage": "43",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37318005200,
                "preferredName": "H. Dierks",
                "firstName": "H.",
                "lastName": "Dierks"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775635",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775635",
        "articleTitle": "Analysis of communication circuits based on multidimensional Fourier transformation",
        "volume": "18",
        "issue": "8",
        "startPage": "1165",
        "endPage": "1177",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269416800,
                "preferredName": "Y. Yamagami",
                "firstName": "Y.",
                "lastName": "Yamagami"
            },
            {
                "id": 37270701900,
                "preferredName": "Y. Nishio",
                "firstName": "Y.",
                "lastName": "Nishio"
            },
            {
                "id": 37270705300,
                "preferredName": "A. Ushida",
                "firstName": "A.",
                "lastName": "Ushida"
            },
            {
                "id": 37086998654,
                "preferredName": "M. Takahashi",
                "firstName": "M.",
                "lastName": "Takahashi"
            },
            {
                "id": 37366371700,
                "preferredName": "K. Ogawa",
                "firstName": "K.",
                "lastName": "Ogawa"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766732",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766732",
        "articleTitle": "A cost-effective design for testability: clock line control and test generation using selective clocking",
        "volume": "18",
        "issue": "6",
        "startPage": "850",
        "endPage": "861",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087396466,
                "preferredName": "Sanghyeon Baeg",
                "firstName": null,
                "lastName": "Sanghyeon Baeg"
            },
            {
                "id": 37350198400,
                "preferredName": "W.A. Rogers",
                "firstName": "W.A.",
                "lastName": "Rogers"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790623",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790623",
        "articleTitle": "A gridless multilayer router for standard cell circuits using CTM cells",
        "volume": "18",
        "issue": "10",
        "startPage": "1462",
        "endPage": "1479",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087761800,
                "preferredName": "Hsiao-Ping Tseng",
                "firstName": null,
                "lastName": "Hsiao-Ping Tseng"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759079",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759079",
        "articleTitle": "Redundancy and testability in digital filter datapaths",
        "volume": "18",
        "issue": "5",
        "startPage": "631",
        "endPage": "644",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353687700,
                "preferredName": "L. Goodby",
                "firstName": "L.",
                "lastName": "Goodby"
            },
            {
                "id": 37278223400,
                "preferredName": "A. Orailoglu",
                "firstName": "A.",
                "lastName": "Orailoglu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743736",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743736",
        "articleTitle": "Accurate high-speed performance prediction for full differential current-mode logic: the effect of dielectric anisotropy",
        "volume": "18",
        "issue": "2",
        "startPage": "212",
        "endPage": "219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37358357900,
                "preferredName": "A. Garg",
                "firstName": "A.",
                "lastName": "Garg"
            },
            {
                "id": 37322749300,
                "preferredName": "Y.L. Le Coz",
                "firstName": "Y.L.",
                "lastName": "Le Coz"
            },
            {
                "id": 37298834800,
                "preferredName": "H.J. Greub",
                "firstName": "H.J.",
                "lastName": "Greub"
            },
            {
                "id": 37359089800,
                "preferredName": "R.B. Iverson",
                "firstName": "R.B.",
                "lastName": "Iverson"
            },
            {
                "id": 37370694800,
                "preferredName": "R.F. Philhower",
                "firstName": "R.F.",
                "lastName": "Philhower"
            },
            {
                "id": 37345479000,
                "preferredName": "P.M. Campbell",
                "firstName": "P.M.",
                "lastName": "Campbell"
            },
            {
                "id": 37341628900,
                "preferredName": "C.A. Maier",
                "firstName": "C.A.",
                "lastName": "Maier"
            },
            {
                "id": 37267449200,
                "preferredName": "S.A. Steidl",
                "firstName": "S.A.",
                "lastName": "Steidl"
            },
            {
                "id": 37267446100,
                "preferredName": "M.W. Ernest",
                "firstName": "M.W.",
                "lastName": "Ernest"
            },
            {
                "id": 37267443400,
                "preferredName": "R.P. Kraft",
                "firstName": "R.P.",
                "lastName": "Kraft"
            },
            {
                "id": 37267448500,
                "preferredName": "S.R. Carlough",
                "firstName": "S.R.",
                "lastName": "Carlough"
            },
            {
                "id": 37088789235,
                "preferredName": "J.W. Perry",
                "firstName": "J.W.",
                "lastName": "Perry"
            },
            {
                "id": 37267452900,
                "preferredName": "T.W. Krawczyk",
                "firstName": "T.W.",
                "lastName": "Krawczyk"
            },
            {
                "id": 37275721700,
                "preferredName": "J.F. McDonald",
                "firstName": "J.F.",
                "lastName": "McDonald"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743742",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743742",
        "articleTitle": "On determining sensitization criterion in an iterative gate sizing process",
        "volume": "18",
        "issue": "2",
        "startPage": "231",
        "endPage": "238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087308728,
                "preferredName": "How-Rern Lin",
                "firstName": null,
                "lastName": "How-Rern Lin"
            },
            {
                "id": 37086991500,
                "preferredName": "Ting Ting Hwang",
                "firstName": null,
                "lastName": "Ting Ting Hwang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806809",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806809",
        "articleTitle": "Curvilinear detailed routing with simultaneous wire-spreading and wire-fattening",
        "volume": "18",
        "issue": "11",
        "startPage": "1646",
        "endPage": "1653",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279182900,
                "preferredName": "T. Hama",
                "firstName": "T.",
                "lastName": "Hama"
            },
            {
                "id": 37370719100,
                "preferredName": "H. Etoh",
                "firstName": "H.",
                "lastName": "Etoh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771180",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771180",
        "articleTitle": "Optimal shape function for a bidirectional wire under Elmore delay model",
        "volume": "18",
        "issue": "7",
        "startPage": "994",
        "endPage": "999",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087336502,
                "preferredName": "Youxin Gao",
                "firstName": null,
                "lastName": "Youxin Gao"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790629",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790629",
        "articleTitle": "An efficient cut-based algorithm on minimizing the number of L-shaped channels for safe routing ordering",
        "volume": "18",
        "issue": "10",
        "startPage": "1519",
        "endPage": "1526",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087150656,
                "preferredName": "Jin-Tai Yan",
                "firstName": null,
                "lastName": "Jin-Tai Yan"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811327",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811327",
        "articleTitle": "A synthesis for testability scheme for finite state machines using clock control",
        "volume": "18",
        "issue": "12",
        "startPage": "1780",
        "endPage": "1792",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373421000,
                "preferredName": "K.L. Einspahr",
                "firstName": "K.L.",
                "lastName": "Einspahr"
            },
            {
                "id": 37275792600,
                "preferredName": "S.K. Mehta",
                "firstName": "S.K.",
                "lastName": "Mehta"
            },
            {
                "id": 37269972600,
                "preferredName": "S.C. Seth",
                "firstName": "S.C.",
                "lastName": "Seth"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790628",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790628",
        "articleTitle": "Interconnection analysis for standard cell layouts",
        "volume": "18",
        "issue": "10",
        "startPage": "1512",
        "endPage": "1519",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            },
            {
                "id": 37353745200,
                "preferredName": "B.T. Preas",
                "firstName": "B.T.",
                "lastName": "Preas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752932",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752932",
        "articleTitle": "An algorithm for determining repetitive patterns in very large IC layouts",
        "volume": "18",
        "issue": "4",
        "startPage": "494",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353949800,
                "preferredName": "M. Niewczas",
                "firstName": "M.",
                "lastName": "Niewczas"
            },
            {
                "id": 37284393300,
                "preferredName": "W. Maly",
                "firstName": "W.",
                "lastName": "Maly"
            },
            {
                "id": 37266907500,
                "preferredName": "A. Strojwas",
                "firstName": "A.",
                "lastName": "Strojwas"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759081",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759081",
        "articleTitle": "Timing verification of sequential dynamic circuits",
        "volume": "18",
        "issue": "5",
        "startPage": "645",
        "endPage": "658",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37374199100,
                "preferredName": "D. Van Campenhout",
                "firstName": "D.",
                "lastName": "Van Campenhout"
            },
            {
                "id": 37267150400,
                "preferredName": "T. Mudge",
                "firstName": "T.",
                "lastName": "Mudge"
            },
            {
                "id": 37086996416,
                "preferredName": "K.A. Sakallh",
                "firstName": "K.A.",
                "lastName": "Sakallh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759082",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759082",
        "articleTitle": "SEGRA: a very fast general area router for multichip modules",
        "volume": "18",
        "issue": "5",
        "startPage": "659",
        "endPage": "665",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087532452,
                "preferredName": "Young-Jun Cha",
                "firstName": null,
                "lastName": "Young-Jun Cha"
            },
            {
                "id": 37353408300,
                "preferredName": "C.S. Rim",
                "firstName": "C.S.",
                "lastName": "Rim"
            },
            {
                "id": 37335421300,
                "preferredName": "K. Nakajima",
                "firstName": "K.",
                "lastName": "Nakajima"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784131",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784131",
        "articleTitle": "Comment on \"Event suppression by optimizing VHDL programs\"",
        "volume": "18",
        "issue": "9",
        "startPage": "1400",
        "endPage": "1401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37088250767,
                "preferredName": "K.C. Chang",
                "firstName": "K.C.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806803",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806803",
        "articleTitle": "Methods for generating and editing merged isotropic/anisotropic triangular-element meshes",
        "volume": "18",
        "issue": "11",
        "startPage": "1566",
        "endPage": "1576",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37285121000,
                "preferredName": "M. Netzel",
                "firstName": "M.",
                "lastName": "Netzel"
            },
            {
                "id": 37268256400,
                "preferredName": "B. Heinemann",
                "firstName": "B.",
                "lastName": "Heinemann"
            },
            {
                "id": 37447972700,
                "preferredName": "M. Brett",
                "firstName": "M.",
                "lastName": "Brett"
            },
            {
                "id": 37348486300,
                "preferredName": "D. Schipanski",
                "firstName": "D.",
                "lastName": "Schipanski"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752930",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752930",
        "articleTitle": "A timing-driven soft-macro placement and resynthesis method in interaction with chip floorplanning",
        "volume": "18",
        "issue": "4",
        "startPage": "475",
        "endPage": "483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087145061,
                "preferredName": "Hsiao-Pin Su",
                "firstName": null,
                "lastName": "Hsiao-Pin Su"
            },
            {
                "id": 37287873500,
                "preferredName": "A.C.-H. Wu",
                "firstName": "A.C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 37087146652,
                "preferredName": "Youn-Long Lin",
                "firstName": null,
                "lastName": "Youn-Long Lin"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743747",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743747",
        "articleTitle": "Exterior templates for capacitance computations [interconnections]",
        "volume": "18",
        "issue": "2",
        "startPage": "248",
        "endPage": "251",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37269451900,
                "preferredName": "A.H. Zemanian",
                "firstName": "A.H.",
                "lastName": "Zemanian"
            },
            {
                "id": 37286366900,
                "preferredName": "V.A. Chang",
                "firstName": "V.A.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748156",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748156",
        "articleTitle": "Processor array design with FPGA area constraint",
        "volume": "18",
        "issue": "3",
        "startPage": "253",
        "endPage": "264",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37089053486,
                "preferredName": "J.A. Fernando",
                "firstName": "J.A.",
                "lastName": "Fernando"
            },
            {
                "id": 37349073900,
                "preferredName": "J.S.-N. Jean",
                "firstName": "J.S.-N.",
                "lastName": "Jean"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766730",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766730",
        "articleTitle": "Policy optimization for dynamic power management",
        "volume": "18",
        "issue": "6",
        "startPage": "813",
        "endPage": "833",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274443600,
                "preferredName": "L. Benini",
                "firstName": "L.",
                "lastName": "Benini"
            },
            {
                "id": 37274096900,
                "preferredName": "A. Bogliolo",
                "firstName": "A.",
                "lastName": "Bogliolo"
            },
            {
                "id": 37374524100,
                "preferredName": "G.A. Paleologo",
                "firstName": "G.A.",
                "lastName": "Paleologo"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766725",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766725",
        "articleTitle": "Hierarchical finite state machines with multiple concurrency models",
        "volume": "18",
        "issue": "6",
        "startPage": "742",
        "endPage": "760",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273315300,
                "preferredName": "A. Girault",
                "firstName": "A.",
                "lastName": "Girault"
            },
            {
                "id": 37087354393,
                "preferredName": "Bilung Lee",
                "firstName": null,
                "lastName": "Bilung Lee"
            },
            {
                "id": 37277525600,
                "preferredName": "E.A. Lee",
                "firstName": "E.A.",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766723",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766723",
        "articleTitle": "Models and algorithms for bounds on leakage in CMOS circuits",
        "volume": "18",
        "issue": "6",
        "startPage": "714",
        "endPage": "725",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38183621300,
                "preferredName": "M.C. Johnson",
                "firstName": "M.C.",
                "lastName": "Johnson"
            },
            {
                "id": 37285025700,
                "preferredName": "D. Somasekhar",
                "firstName": "D.",
                "lastName": "Somasekhar"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811318",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811318",
        "articleTitle": "Power optimization of variable-voltage core-based systems",
        "volume": "18",
        "issue": "12",
        "startPage": "1702",
        "endPage": "1714",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38203052900,
                "preferredName": "I. Hong",
                "firstName": "I.",
                "lastName": "Hong"
            },
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37087171130,
                "preferredName": "Gang Qu",
                "firstName": null,
                "lastName": "Gang Qu"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811329",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811329",
        "articleTitle": "Design error diagnosis and correction via test vector simulation",
        "volume": "18",
        "issue": "12",
        "startPage": "1803",
        "endPage": "1816",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265696800,
                "preferredName": "A. Veneris",
                "firstName": "A.",
                "lastName": "Veneris"
            },
            {
                "id": 37276038600,
                "preferredName": "I.N. Hajj",
                "firstName": "I.N.",
                "lastName": "Hajj"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806808",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806808",
        "articleTitle": "Buffer insertion for noise and delay optimization",
        "volume": "18",
        "issue": "11",
        "startPage": "1633",
        "endPage": "1645",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275750300,
                "preferredName": "C.J. Alpert",
                "firstName": "C.J.",
                "lastName": "Alpert"
            },
            {
                "id": 37275733700,
                "preferredName": "A. Devgan",
                "firstName": "A.",
                "lastName": "Devgan"
            },
            {
                "id": 37282454500,
                "preferredName": "S.T. Quay",
                "firstName": "S.T.",
                "lastName": "Quay"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811316",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811316",
        "articleTitle": "SAMC: a code compression algorithm for embedded processors",
        "volume": "18",
        "issue": "12",
        "startPage": "1689",
        "endPage": "1701",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37326105500,
                "preferredName": "H. Lekatsas",
                "firstName": "H.",
                "lastName": "Lekatsas"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748164",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748164",
        "articleTitle": "Creating small fault dictionaries [logic circuit fault diagnosis]",
        "volume": "18",
        "issue": "3",
        "startPage": "346",
        "endPage": "356",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282360300,
                "preferredName": "B. Chess",
                "firstName": "B.",
                "lastName": "Chess"
            },
            {
                "id": 37330621300,
                "preferredName": "T. Larrabee",
                "firstName": "T.",
                "lastName": "Larrabee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790625",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790625",
        "articleTitle": "Fault emulation: A new methodology for fault grading",
        "volume": "18",
        "issue": "10",
        "startPage": "1487",
        "endPage": "1495",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37087149368,
                "preferredName": "Shi-Yu Huang",
                "firstName": null,
                "lastName": "Shi-Yu Huang"
            },
            {
                "id": 37088055054,
                "preferredName": "Wei-Jin Dai",
                "firstName": null,
                "lastName": "Wei-Jin Dai"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743719",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743719",
        "articleTitle": "Error bound for reduced system model by Pade approximation via the Lanczos process",
        "volume": "18",
        "issue": "2",
        "startPage": "133",
        "endPage": "141",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087451184,
                "preferredName": "Zhaojun Bai",
                "firstName": null,
                "lastName": "Zhaojun Bai"
            },
            {
                "id": 37265500700,
                "preferredName": "R.D. Slone",
                "firstName": "R.D.",
                "lastName": "Slone"
            },
            {
                "id": 37345240400,
                "preferredName": "W.T. Smith",
                "firstName": "W.T.",
                "lastName": "Smith"
            },
            {
                "id": 37087371871,
                "preferredName": "Qiang Ye",
                "firstName": null,
                "lastName": "Qiang Ye"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766722",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766722",
        "articleTitle": "High-level area and power estimation for VLSI circuits",
        "volume": "18",
        "issue": "6",
        "startPage": "697",
        "endPage": "713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37351857500,
                "preferredName": "M. Nemani",
                "firstName": "M.",
                "lastName": "Nemani"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739054",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739054",
        "articleTitle": "Local memory exploration and optimization in embedded systems",
        "volume": "18",
        "issue": "1",
        "startPage": "3",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37337867200,
                "preferredName": "P.R. Panda",
                "firstName": "P.R.",
                "lastName": "Panda"
            },
            {
                "id": 37265889400,
                "preferredName": "N.D. Dutt",
                "firstName": "N.D.",
                "lastName": "Dutt"
            },
            {
                "id": 37271711300,
                "preferredName": "A. Nicolau",
                "firstName": "A.",
                "lastName": "Nicolau"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775631",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775631",
        "articleTitle": "Configuration compression for the Xilinx XC6200 FPGA",
        "volume": "18",
        "issue": "8",
        "startPage": "1107",
        "endPage": "1113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37087339645,
                "preferredName": "Zhiyuan Li",
                "firstName": null,
                "lastName": "Zhiyuan Li"
            },
            {
                "id": 37355266800,
                "preferredName": "E. Schwabe",
                "firstName": "E.",
                "lastName": "Schwabe"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775629",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775629",
        "articleTitle": "Integrating communication protocol selection with hardware/software codesign",
        "volume": "18",
        "issue": "8",
        "startPage": "1077",
        "endPage": "1095",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354769800,
                "preferredName": "P.V. Knudsen",
                "firstName": "P.V.",
                "lastName": "Knudsen"
            },
            {
                "id": 37265832800,
                "preferredName": "J. Madsen",
                "firstName": "J.",
                "lastName": "Madsen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743733",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743733",
        "articleTitle": "Scan-based BIST fault diagnosis",
        "volume": "18",
        "issue": "2",
        "startPage": "203",
        "endPage": "211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087256222,
                "preferredName": "Yuejian Wu",
                "firstName": null,
                "lastName": "Yuejian Wu"
            },
            {
                "id": 37281885800,
                "preferredName": "S.M.I. Adham",
                "firstName": "S.M.I.",
                "lastName": "Adham"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766731",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766731",
        "articleTitle": "Synthesis of software programs for embedded control applications",
        "volume": "18",
        "issue": "6",
        "startPage": "834",
        "endPage": "849",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267342700,
                "preferredName": "F. Balarin",
                "firstName": "F.",
                "lastName": "Balarin"
            },
            {
                "id": 37332754700,
                "preferredName": "M. Chiodo",
                "firstName": "M.",
                "lastName": "Chiodo"
            },
            {
                "id": 37354806600,
                "preferredName": "P. Giusto",
                "firstName": "P.",
                "lastName": "Giusto"
            },
            {
                "id": 37267341700,
                "preferredName": "H. Hsieh",
                "firstName": "H.",
                "lastName": "Hsieh"
            },
            {
                "id": 37354806100,
                "preferredName": "A. Jurecska",
                "firstName": "A.",
                "lastName": "Jurecska"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 38271978500,
                "preferredName": "A. Sangiovanni-Vincentelli",
                "firstName": "A.",
                "lastName": "Sangiovanni-Vincentelli"
            },
            {
                "id": 37354571900,
                "preferredName": "E.M. Sentovich",
                "firstName": "E.M.",
                "lastName": "Sentovich"
            },
            {
                "id": 37877019900,
                "preferredName": "K. Suzuki",
                "firstName": "K.",
                "lastName": "Suzuki"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759067",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759067",
        "articleTitle": "Memory management for embedded network applications",
        "volume": "18",
        "issue": "5",
        "startPage": "533",
        "endPage": "544",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37351824700,
                "preferredName": "S. Wuytack",
                "firstName": "S.",
                "lastName": "Wuytack"
            },
            {
                "id": 37368433800,
                "preferredName": "J.L. da Silva",
                "firstName": "J.L.",
                "lastName": "da Silva"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37343117800,
                "preferredName": "G. de Jong",
                "firstName": "G.",
                "lastName": "de Jong"
            },
            {
                "id": 38277322000,
                "preferredName": "C. Ykman-Couvreur",
                "firstName": "C.",
                "lastName": "Ykman-Couvreur"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775632",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775632",
        "articleTitle": "Register transfer level power optimization with emphasis on glitch analysis and reduction",
        "volume": "18",
        "issue": "8",
        "startPage": "1114",
        "endPage": "1131",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811326",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811326",
        "articleTitle": "Voltage- and current-based fault simulation for interconnect open defects",
        "volume": "18",
        "issue": "12",
        "startPage": "1768",
        "endPage": "1779",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37330274100,
                "preferredName": "H. Konuk",
                "firstName": "H.",
                "lastName": "Konuk"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748165",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748165",
        "articleTitle": "Hierarchical test generation and design for testability methods for ASPPs and ASIPs",
        "volume": "18",
        "issue": "3",
        "startPage": "357",
        "endPage": "370",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37313880800,
                "preferredName": "I. Ghosh",
                "firstName": "I.",
                "lastName": "Ghosh"
            },
            {
                "id": 37275475300,
                "preferredName": "A. Raghunathan",
                "firstName": "A.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790618",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790618",
        "articleTitle": "Hardware/software co-synthesis with memory hierarchies",
        "volume": "18",
        "issue": "10",
        "startPage": "1405",
        "endPage": "1417",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087445444,
                "preferredName": "Yanbing Li",
                "firstName": null,
                "lastName": "Yanbing Li"
            },
            {
                "id": 37284351200,
                "preferredName": "W.H. Wolf",
                "firstName": "W.H.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766733",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766733",
        "articleTitle": "Using configurable computing to accelerate Boolean satisfiability",
        "volume": "18",
        "issue": "6",
        "startPage": "861",
        "endPage": "868",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087361663,
                "preferredName": "Peixin Zhong",
                "firstName": null,
                "lastName": "Peixin Zhong"
            },
            {
                "id": 37332404000,
                "preferredName": "M. Martonosi",
                "firstName": "M.",
                "lastName": "Martonosi"
            },
            {
                "id": 37327231400,
                "preferredName": "P. Ashar",
                "firstName": "P.",
                "lastName": "Ashar"
            },
            {
                "id": 37267339800,
                "preferredName": "S. Malik",
                "firstName": "S.",
                "lastName": "Malik"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759077",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759077",
        "articleTitle": "An efficient approach to multilayer layer assignment with an application to via minimization",
        "volume": "18",
        "issue": "5",
        "startPage": "608",
        "endPage": "620",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087432303,
                "preferredName": "Chin-Chih Chang",
                "firstName": null,
                "lastName": "Chin-Chih Chang"
            },
            {
                "id": 37276009100,
                "preferredName": "J.J.S. Cong",
                "firstName": "J.J.S.",
                "lastName": "Cong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752927",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752927",
        "articleTitle": "Non-Hanan routing",
        "volume": "18",
        "issue": "4",
        "startPage": "436",
        "endPage": "444",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37088118856,
                "preferredName": "Huibo Hou",
                "firstName": null,
                "lastName": "Huibo Hou"
            },
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784125",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784125",
        "articleTitle": "ErrorTracer: design error diagnosis based on fault simulation techniques",
        "volume": "18",
        "issue": "9",
        "startPage": "1341",
        "endPage": "1352",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087149368,
                "preferredName": "Shi-Yu Huang",
                "firstName": null,
                "lastName": "Shi-Yu Huang"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743715",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743715",
        "articleTitle": "Automatic synthesis of extended burst-mode circuits. II. (Automatic synthesis)",
        "volume": "18",
        "issue": "2",
        "startPage": "118",
        "endPage": "132",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            },
            {
                "id": 37352445100,
                "preferredName": "D.L. Dill",
                "firstName": "D.L.",
                "lastName": "Dill"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771183",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771183",
        "articleTitle": "Test set selection for structural faults in analog IC's",
        "volume": "18",
        "issue": "7",
        "startPage": "1026",
        "endPage": "1039",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354240100,
                "preferredName": "G. Devarayanadurg",
                "firstName": "G.",
                "lastName": "Devarayanadurg"
            },
            {
                "id": 37275850100,
                "preferredName": "M. Soma",
                "firstName": "M.",
                "lastName": "Soma"
            },
            {
                "id": 37354239700,
                "preferredName": "P. Goteti",
                "firstName": "P.",
                "lastName": "Goteti"
            },
            {
                "id": 37369238800,
                "preferredName": "S.D. Huynh",
                "firstName": "S.D.",
                "lastName": "Huynh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784120",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784120",
        "articleTitle": "Extraction of functional regularity in datapath circuits",
        "volume": "18",
        "issue": "9",
        "startPage": "1279",
        "endPage": "1296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37368497600,
                "preferredName": "A. Chowdhary",
                "firstName": "A.",
                "lastName": "Chowdhary"
            },
            {
                "id": 37372086800,
                "preferredName": "S. Kale",
                "firstName": "S.",
                "lastName": "Kale"
            },
            {
                "id": 37374935000,
                "preferredName": "P.K. Saripella",
                "firstName": "P.K.",
                "lastName": "Saripella"
            },
            {
                "id": 37371950100,
                "preferredName": "N.K. Sehgal",
                "firstName": "N.K.",
                "lastName": "Sehgal"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811321",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811321",
        "articleTitle": "High-level synthesis of low-power control-flow intensive circuits",
        "volume": "18",
        "issue": "12",
        "startPage": "1715",
        "endPage": "1729",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265273100,
                "preferredName": "K.S. Khouri",
                "firstName": "K.S.",
                "lastName": "Khouri"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806806",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806806",
        "articleTitle": "Timing analysis including clock skew",
        "volume": "18",
        "issue": "11",
        "startPage": "1608",
        "endPage": "1618",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37287284400,
                "preferredName": "D. Harris",
                "firstName": "D.",
                "lastName": "Harris"
            },
            {
                "id": 37270364000,
                "preferredName": "M. Horowitz",
                "firstName": "M.",
                "lastName": "Horowitz"
            },
            {
                "id": 37334718200,
                "preferredName": "D. Liu",
                "firstName": "D.",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771176",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771176",
        "articleTitle": "Exploiting symmetry when verifying transistor-level circuits by symbolic trajectory evaluation",
        "volume": "18",
        "issue": "7",
        "startPage": "918",
        "endPage": "935",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37352914600,
                "preferredName": "M. Pandey",
                "firstName": "M.",
                "lastName": "Pandey"
            },
            {
                "id": 37269746100,
                "preferredName": "R.E. Bryant",
                "firstName": "R.E.",
                "lastName": "Bryant"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748159",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748159",
        "articleTitle": "Metrics and bounds for phase delay and signal attenuation in RC(L) clock trees",
        "volume": "18",
        "issue": "3",
        "startPage": "293",
        "endPage": "300",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37302319000,
                "preferredName": "M. Celik",
                "firstName": "M.",
                "lastName": "Celik"
            },
            {
                "id": 37273687500,
                "preferredName": "L.T. Pileggi",
                "firstName": "L.T.",
                "lastName": "Pileggi"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739058",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739058",
        "articleTitle": "Constraint analysis for DSP code generation",
        "volume": "18",
        "issue": "1",
        "startPage": "44",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37295514700,
                "preferredName": "B. Mesman",
                "firstName": "B.",
                "lastName": "Mesman"
            },
            {
                "id": 37328908800,
                "preferredName": "A.H. Timmer",
                "firstName": "A.H.",
                "lastName": "Timmer"
            },
            {
                "id": 37295685300,
                "preferredName": "J.L. Van Meerbergen",
                "firstName": "J.L.",
                "lastName": "Van Meerbergen"
            },
            {
                "id": 37352292600,
                "preferredName": "J.A.G. Jess",
                "firstName": "J.A.G.",
                "lastName": "Jess"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.748163",
        "publicationYear": "1999",
        "publicationDate": "March 1999",
        "articleNumber": "748163",
        "articleTitle": "Worst case tolerance analysis and CLP-based multifrequency test generation for analog circuits",
        "volume": "18",
        "issue": "3",
        "startPage": "332",
        "endPage": "345",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373714700,
                "preferredName": "A. Abderrahman",
                "firstName": "A.",
                "lastName": "Abderrahman"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784123",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784123",
        "articleTitle": "Application-driven synthesis of memory-intensive systems-on-chip",
        "volume": "18",
        "issue": "9",
        "startPage": "1316",
        "endPage": "1326",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37087158167,
                "preferredName": "Chunho Lee",
                "firstName": null,
                "lastName": "Chunho Lee"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 38272053400,
                "preferredName": "W.H. Mangione-Smith",
                "firstName": "W.H.",
                "lastName": "Mangione-Smith"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771178",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771178",
        "articleTitle": "Modeling and formal verification of the Fairisle ATM switch fabric using MDGs",
        "volume": "18",
        "issue": "7",
        "startPage": "956",
        "endPage": "972",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37277153600,
                "preferredName": "S. Tahar",
                "firstName": "S.",
                "lastName": "Tahar"
            },
            {
                "id": 37087146707,
                "preferredName": "Xiaoyu Song",
                "firstName": null,
                "lastName": "Xiaoyu Song"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            },
            {
                "id": 37087731334,
                "preferredName": "Zijian Zhou",
                "firstName": null,
                "lastName": "Zijian Zhou"
            },
            {
                "id": 37089132463,
                "preferredName": "M. Langevin",
                "firstName": "M.",
                "lastName": "Langevin"
            },
            {
                "id": 38270074400,
                "preferredName": "O. Ait-Mohamed",
                "firstName": "O.",
                "lastName": "Ait-Mohamed"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806801",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806801",
        "articleTitle": "An efficient filter-based approach for combinational verification",
        "volume": "18",
        "issue": "11",
        "startPage": "1542",
        "endPage": "1557",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37366668100,
                "preferredName": "R. Mukherjee",
                "firstName": "R.",
                "lastName": "Mukherjee"
            },
            {
                "id": 37298627400,
                "preferredName": "J. Jain",
                "firstName": "J.",
                "lastName": "Jain"
            },
            {
                "id": 37340266500,
                "preferredName": "K. Takayama",
                "firstName": "K.",
                "lastName": "Takayama"
            },
            {
                "id": 37067240000,
                "preferredName": "M. Fujita",
                "firstName": "M.",
                "lastName": "Fujita"
            },
            {
                "id": 37276152300,
                "preferredName": "J.A. Abraham",
                "firstName": "J.A.",
                "lastName": "Abraham"
            },
            {
                "id": 37300594200,
                "preferredName": "D.S. Fussell",
                "firstName": "D.S.",
                "lastName": "Fussell"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766729",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766729",
        "articleTitle": "Delay-optimal clustering targeting low-power VLSI circuits",
        "volume": "18",
        "issue": "6",
        "startPage": "799",
        "endPage": "812",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37349735600,
                "preferredName": "H. Vaishnav",
                "firstName": "H.",
                "lastName": "Vaishnav"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766720",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766720",
        "articleTitle": "Primitive delay faults: identification, testing, and design for testability",
        "volume": "18",
        "issue": "6",
        "startPage": "669",
        "endPage": "684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283456400,
                "preferredName": "A. Krstic",
                "firstName": "A.",
                "lastName": "Krstic"
            },
            {
                "id": 37087149426,
                "preferredName": "Kwang-Ting Cheng",
                "firstName": null,
                "lastName": "Kwang-Ting Cheng"
            },
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759065",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759065",
        "articleTitle": "Algorithm selection: a quantitative optimization-intensive approach",
        "volume": "18",
        "issue": "5",
        "startPage": "524",
        "endPage": "532",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37276611300,
                "preferredName": "J.M. Rabaey",
                "firstName": "J.M.",
                "lastName": "Rabaey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784124",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784124",
        "articleTitle": "Testability analysis and test-point insertion in RTL VHDL specifications for scan-based BIST",
        "volume": "18",
        "issue": "9",
        "startPage": "1327",
        "endPage": "1340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37353025900,
                "preferredName": "S. Boubezari",
                "firstName": "S.",
                "lastName": "Boubezari"
            },
            {
                "id": 37318796600,
                "preferredName": "E. Cerny",
                "firstName": "E.",
                "lastName": "Cerny"
            },
            {
                "id": 37299691100,
                "preferredName": "B. Kaminska",
                "firstName": "B.",
                "lastName": "Kaminska"
            },
            {
                "id": 38273371900,
                "preferredName": "B. Nadeau-Dostie",
                "firstName": "B.",
                "lastName": "Nadeau-Dostie"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806800",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806800",
        "articleTitle": "Improving the observability and controllability of datapaths for emulation-based debugging",
        "volume": "18",
        "issue": "11",
        "startPage": "1529",
        "endPage": "1541",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283298000,
                "preferredName": "D. Kirovski",
                "firstName": "D.",
                "lastName": "Kirovski"
            },
            {
                "id": 37279233100,
                "preferredName": "M. Potkonjak",
                "firstName": "M.",
                "lastName": "Potkonjak"
            },
            {
                "id": 37351800000,
                "preferredName": "L.M. Guerra",
                "firstName": "L.M.",
                "lastName": "Guerra"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784122",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784122",
        "articleTitle": "An integrated logical and physical design flow for deep submicron circuits",
        "volume": "18",
        "issue": "9",
        "startPage": "1305",
        "endPage": "1315",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37370236100,
                "preferredName": "A.H. Salek",
                "firstName": "A.H.",
                "lastName": "Salek"
            },
            {
                "id": 37087300193,
                "preferredName": "Jinan Lou",
                "firstName": null,
                "lastName": "Jinan Lou"
            },
            {
                "id": 37278158100,
                "preferredName": "M. Pedram",
                "firstName": "M.",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766727",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766727",
        "articleTitle": "POSET timing and its application to the synthesis and verification of gate-level timed circuits",
        "volume": "18",
        "issue": "6",
        "startPage": "769",
        "endPage": "786",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37290173800,
                "preferredName": "C.J. Myers",
                "firstName": "C.J.",
                "lastName": "Myers"
            },
            {
                "id": 37352383300,
                "preferredName": "T.G. Rokicki",
                "firstName": "T.G.",
                "lastName": "Rokicki"
            },
            {
                "id": 37271326800,
                "preferredName": "T.H.-Y. Meng",
                "firstName": "T.H.-Y.",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806805",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806805",
        "articleTitle": "Optimal FPGA mapping and retiming with efficient initial state computation",
        "volume": "18",
        "issue": "11",
        "startPage": "1595",
        "endPage": "1607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276009100,
                "preferredName": "J. Cong",
                "firstName": "J.",
                "lastName": "Cong"
            },
            {
                "id": 37087449680,
                "preferredName": "Chang Wu",
                "firstName": null,
                "lastName": "Chang Wu"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790619",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790619",
        "articleTitle": "Average-case technology mapping of asynchronous burst-mode circuits",
        "volume": "18",
        "issue": "10",
        "startPage": "1418",
        "endPage": "1434",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087795015,
                "preferredName": "Wei-Chun Chou",
                "firstName": null,
                "lastName": "Wei-Chun Chou"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            },
            {
                "id": 37279387800,
                "preferredName": "K.Y. Yun",
                "firstName": "K.Y.",
                "lastName": "Yun"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752931",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752931",
        "articleTitle": "Sequence-pair approach for rectilinear module placement",
        "volume": "18",
        "issue": "4",
        "startPage": "484",
        "endPage": "493",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087197551,
                "preferredName": "Jin Xu",
                "firstName": null,
                "lastName": "Jin Xu"
            },
            {
                "id": 37087543827,
                "preferredName": "Pei-Ning Guo",
                "firstName": null,
                "lastName": "Pei-Ning Guo"
            },
            {
                "id": 37087149838,
                "preferredName": "Chung-Kuan Cheng",
                "firstName": null,
                "lastName": "Chung-Kuan Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752922",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752922",
        "articleTitle": "Device-level early floorplanning algorithms for RF circuits",
        "volume": "18",
        "issue": "4",
        "startPage": "375",
        "endPage": "388",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087143439,
                "preferredName": "M. Aktuna",
                "firstName": "M.",
                "lastName": "Aktuna"
            },
            {
                "id": 37282471300,
                "preferredName": "R.A. Rutenbar",
                "firstName": "R.A.",
                "lastName": "Rutenbar"
            },
            {
                "id": 37319273200,
                "preferredName": "L.R. carley",
                "firstName": "L.R.",
                "lastName": "carley"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739060",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739060",
        "articleTitle": "Techniques for minimizing and balancing I/O during functional partitioning",
        "volume": "18",
        "issue": "1",
        "startPage": "69",
        "endPage": "75",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37267281100,
                "preferredName": "F. Vahid",
                "firstName": "F.",
                "lastName": "Vahid"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771184",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771184",
        "articleTitle": "Static test compaction for synchronous sequential circuits based on vector restoration",
        "volume": "18",
        "issue": "7",
        "startPage": "1040",
        "endPage": "1049",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            },
            {
                "id": 37089122629,
                "preferredName": "R. Guo",
                "firstName": "R.",
                "lastName": "Guo"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811325",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811325",
        "articleTitle": "Wire-sizing optimization with inductance consideration using transmission-line model",
        "volume": "18",
        "issue": "12",
        "startPage": "1759",
        "endPage": "1767",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087336502,
                "preferredName": "Youxin Gao",
                "firstName": null,
                "lastName": "Youxin Gao"
            },
            {
                "id": 37279776500,
                "preferredName": "D.F. Wong",
                "firstName": "D.F.",
                "lastName": "Wong"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790622",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790622",
        "articleTitle": "Multilayer pin assignment for macro cell circuits",
        "volume": "18",
        "issue": "10",
        "startPage": "1452",
        "endPage": "1461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38256480900,
                "preferredName": "L.-C.E. Liu",
                "firstName": "L.-C.E.",
                "lastName": "Liu"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784117",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784117",
        "articleTitle": "Evaluation and optimization of replication algorithms for logic bipartitioning",
        "volume": "18",
        "issue": "9",
        "startPage": "1237",
        "endPage": "1248",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37088129913,
                "preferredName": "M. Enos",
                "firstName": "M.",
                "lastName": "Enos"
            },
            {
                "id": 37265522000,
                "preferredName": "S. Hauck",
                "firstName": "S.",
                "lastName": "Hauck"
            },
            {
                "id": 37278987300,
                "preferredName": "M. Sarrafzadeh",
                "firstName": "M.",
                "lastName": "Sarrafzadeh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775630",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775630",
        "articleTitle": "Efficient Boolean division and substitution using redundancy addition and removing",
        "volume": "18",
        "issue": "8",
        "startPage": "1096",
        "endPage": "1106",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087163529,
                "preferredName": "Shih-Chieh Chang",
                "firstName": null,
                "lastName": "Shih-Chieh Chang"
            },
            {
                "id": 37346437900,
                "preferredName": "D.I. Cheng",
                "firstName": "D.I.",
                "lastName": "Cheng"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.784116",
        "publicationYear": "1999",
        "publicationDate": "Sept. 1999",
        "articleNumber": "784116",
        "articleTitle": "Decomposition and technology mapping of speed-independent circuits using Boolean relations",
        "volume": "18",
        "issue": "9",
        "startPage": "1221",
        "endPage": "1236",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274480900,
                "preferredName": "J. Cortadella",
                "firstName": "J.",
                "lastName": "Cortadella"
            },
            {
                "id": 37282143100,
                "preferredName": "M. Kishinevsky",
                "firstName": "M.",
                "lastName": "Kishinevsky"
            },
            {
                "id": 37274500300,
                "preferredName": "A. Kondratyev",
                "firstName": "A.",
                "lastName": "Kondratyev"
            },
            {
                "id": 37274501100,
                "preferredName": "L. Lavagno",
                "firstName": "L.",
                "lastName": "Lavagno"
            },
            {
                "id": 37267841000,
                "preferredName": "E. Pastor",
                "firstName": "E.",
                "lastName": "Pastor"
            },
            {
                "id": 37281350900,
                "preferredName": "A. Yakovlev",
                "firstName": "A.",
                "lastName": "Yakovlev"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775638",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775638",
        "articleTitle": "RP-SYN: synthesis of random pattern testable circuits with test point insertion",
        "volume": "18",
        "issue": "8",
        "startPage": "1202",
        "endPage": "1213",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37273765700,
                "preferredName": "N.A. Touba",
                "firstName": "N.A.",
                "lastName": "Touba"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.811323",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811323",
        "articleTitle": "Three-dimensional simulation of HPCVD-linking continuum transport and reaction kinetics with topography simulation",
        "volume": "18",
        "issue": "12",
        "startPage": "1741",
        "endPage": "1749",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37373744900,
                "preferredName": "W. Pyka",
                "firstName": "W.",
                "lastName": "Pyka"
            },
            {
                "id": 37330087800,
                "preferredName": "P. Fleischmann",
                "firstName": "P.",
                "lastName": "Fleischmann"
            },
            {
                "id": 37089040250,
                "preferredName": "B. Haindl",
                "firstName": "B.",
                "lastName": "Haindl"
            },
            {
                "id": 38543793800,
                "preferredName": "S. Selberherr",
                "firstName": "S.",
                "lastName": "Selberherr"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.790621",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790621",
        "articleTitle": "Multilayer chip-level global routing using an efficient graph-based Steiner tree heuristic",
        "volume": "18",
        "issue": "10",
        "startPage": "1442",
        "endPage": "1451",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 38256480900,
                "preferredName": "L.-C.E. Liu",
                "firstName": "L.-C.E.",
                "lastName": "Liu"
            },
            {
                "id": 37268611900,
                "preferredName": "C. Sechen",
                "firstName": "C.",
                "lastName": "Sechen"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766724",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766724",
        "articleTitle": "A minimum-cost circulation approach to DSP address-code generation",
        "volume": "18",
        "issue": "6",
        "startPage": "726",
        "endPage": "741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265040400,
                "preferredName": "C.H. Gebotys",
                "firstName": "C.H.",
                "lastName": "Gebotys"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766726",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766726",
        "articleTitle": "An output encoding problem and a solution technique",
        "volume": "18",
        "issue": "6",
        "startPage": "761",
        "endPage": "768",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37276204700,
                "preferredName": "S. Mitra",
                "firstName": "S.",
                "lastName": "Mitra"
            },
            {
                "id": 37087492917,
                "preferredName": "L.J. Avra",
                "firstName": "L.J.",
                "lastName": "Avra"
            },
            {
                "id": 37273983300,
                "preferredName": "E.J. McCluskey",
                "firstName": "E.J.",
                "lastName": "McCluskey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.739056",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739056",
        "articleTitle": "On the efficiency of formal synthesis-experimental results",
        "volume": "18",
        "issue": "1",
        "startPage": "25",
        "endPage": "32",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37369657300,
                "preferredName": "C. Blumenrohr",
                "firstName": "C.",
                "lastName": "Blumenrohr"
            },
            {
                "id": 37369655100,
                "preferredName": "D. Eisenbiegler",
                "firstName": "D.",
                "lastName": "Eisenbiegler"
            },
            {
                "id": 37361751100,
                "preferredName": "D. Schmid",
                "firstName": "D.",
                "lastName": "Schmid"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.806804",
        "publicationYear": "1999",
        "publicationDate": "Nov. 1999",
        "articleNumber": "806804",
        "articleTitle": "FACT: a framework for applying throughput and power optimizing transformations to control-flow-intensive behavioral descriptions",
        "volume": "18",
        "issue": "11",
        "startPage": "1577",
        "endPage": "1594",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.766721",
        "publicationYear": "1999",
        "publicationDate": "June 1999",
        "articleNumber": "766721",
        "articleTitle": "Combining multiple DFT schemes with test generation",
        "volume": "18",
        "issue": "6",
        "startPage": "685",
        "endPage": "696",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37265153600,
                "preferredName": "B. Mathew",
                "firstName": "B.",
                "lastName": "Mathew"
            },
            {
                "id": 37293809600,
                "preferredName": "D.G. Saab",
                "firstName": "D.G.",
                "lastName": "Saab"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743731",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743731",
        "articleTitle": "SymFony: a hybrid topological-symbolic ATPG exploiting RT-level information",
        "volume": "18",
        "issue": "2",
        "startPage": "191",
        "endPage": "202",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37275850500,
                "preferredName": "F. Corno",
                "firstName": "F.",
                "lastName": "Corno"
            },
            {
                "id": 37357250600,
                "preferredName": "U. Glaser",
                "firstName": "U.",
                "lastName": "Glaser"
            },
            {
                "id": 37323155800,
                "preferredName": "P. Prinetto",
                "firstName": "P.",
                "lastName": "Prinetto"
            },
            {
                "id": 38182799400,
                "preferredName": "M.S. Reorda",
                "firstName": "M.S.",
                "lastName": "Reorda"
            },
            {
                "id": 37267110200,
                "preferredName": "H.T. Vierhaus",
                "firstName": "H.T.",
                "lastName": "Vierhaus"
            },
            {
                "id": 37275742500,
                "preferredName": "M. Violante",
                "firstName": "M.",
                "lastName": "Violante"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771174",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771174",
        "articleTitle": "A methodology for concurrent process-circuit optimization",
        "volume": "18",
        "issue": "7",
        "startPage": "889",
        "endPage": "902",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37355143600,
                "preferredName": "A.N. Lokanathan",
                "firstName": "A.N.",
                "lastName": "Lokanathan"
            },
            {
                "id": 37354786100,
                "preferredName": "J.B. Brockman",
                "firstName": "J.B.",
                "lastName": "Brockman"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771173",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771173",
        "articleTitle": "Accelerating Markovian analysis of asynchronous systems using state compression",
        "volume": "18",
        "issue": "7",
        "startPage": "869",
        "endPage": "888",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37087299155,
                "preferredName": "Aiguo Xie",
                "firstName": null,
                "lastName": "Aiguo Xie"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.771177",
        "publicationYear": "1999",
        "publicationDate": "July 1999",
        "articleNumber": "771177",
        "articleTitle": "VHDL semantics and validating transformations",
        "volume": "18",
        "issue": "7",
        "startPage": "936",
        "endPage": "955",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37358444000,
                "preferredName": "S.L. Pandey",
                "firstName": "S.L.",
                "lastName": "Pandey"
            },
            {
                "id": 37087386892,
                "preferredName": "K. Umamageswaran",
                "firstName": "K.",
                "lastName": "Umamageswaran"
            },
            {
                "id": 37300908400,
                "preferredName": "P.A. Wilsey",
                "firstName": "P.A.",
                "lastName": "Wilsey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775636",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775636",
        "articleTitle": "Single-probe traversal optimization for testing of MCM substrate interconnections",
        "volume": "18",
        "issue": "8",
        "startPage": "1178",
        "endPage": "1191",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37354031200,
                "preferredName": "R. Pendurkar",
                "firstName": "R.",
                "lastName": "Pendurkar"
            },
            {
                "id": 37354028300,
                "preferredName": "C. Tovey",
                "firstName": "C.",
                "lastName": "Tovey"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.743721",
        "publicationYear": "1999",
        "publicationDate": "Feb. 1999",
        "articleNumber": "743721",
        "articleTitle": "Topological routing path search algorithm with incremental routability test",
        "volume": "18",
        "issue": "2",
        "startPage": "142",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37279182900,
                "preferredName": "T. Hama",
                "firstName": "T.",
                "lastName": "Hama"
            },
            {
                "id": 37370719100,
                "preferredName": "H. Etoh",
                "firstName": "H.",
                "lastName": "Etoh"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.759078",
        "publicationYear": "1999",
        "publicationDate": "May 1999",
        "articleNumber": "759078",
        "articleTitle": "Resynthesis and retiming for optimum partial scan",
        "volume": "18",
        "issue": "5",
        "startPage": "621",
        "endPage": "630",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37284518600,
                "preferredName": "S.T. Chakradhar",
                "firstName": "S.T.",
                "lastName": "Chakradhar"
            },
            {
                "id": 37278573500,
                "preferredName": "S. Dey",
                "firstName": "S.",
                "lastName": "Dey"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.775634",
        "publicationYear": "1999",
        "publicationDate": "Aug. 1999",
        "articleNumber": "775634",
        "articleTitle": "Resolving unknown inputs in mixed-level simulation with sequential elements",
        "volume": "18",
        "issue": "8",
        "startPage": "1151",
        "endPage": "1164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37620401800,
                "preferredName": "M. Meyassed",
                "firstName": "M.",
                "lastName": "Meyassed"
            },
            {
                "id": 37350438900,
                "preferredName": "R.H. Klenke",
                "firstName": "R.H.",
                "lastName": "Klenke"
            },
            {
                "id": 37284248400,
                "preferredName": "J.H. Aylor",
                "firstName": "J.H.",
                "lastName": "Aylor"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/43.752926",
        "publicationYear": "1999",
        "publicationDate": "April 1999",
        "articleNumber": "752926",
        "articleTitle": "Partitioning using second-order information and stochastic-gain functions",
        "volume": "18",
        "issue": "4",
        "startPage": "421",
        "endPage": "435",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37274829000,
                "preferredName": "S. Dutt",
                "firstName": "S.",
                "lastName": "Dutt"
            },
            {
                "id": 37279667400,
                "preferredName": "H. Arslan",
                "firstName": "H.",
                "lastName": "Arslan"
            },
            {
                "id": 37372007100,
                "preferredName": "H. Theny",
                "firstName": "H.",
                "lastName": "Theny"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1999.739053",
        "publicationYear": "1999",
        "publicationDate": "Jan. 1999",
        "articleNumber": "739053",
        "articleTitle": "Guest Editorial",
        "volume": "18",
        "issue": "1",
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37283164000,
                "preferredName": "G. Borriello",
                "firstName": "G.",
                "lastName": "Borriello"
            },
            {
                "id": 37282471100,
                "preferredName": "D. Verkest",
                "firstName": "D.",
                "lastName": "Verkest"
            },
            {
                "id": 520785521034032,
                "preferredName": "F. Cathoor",
                "firstName": "F.",
                "lastName": "Cathoor"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1999.790630",
        "publicationYear": "1999",
        "publicationDate": "Oct. 1999",
        "articleNumber": "790630",
        "articleTitle": "Corrections to \"MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems\"",
        "volume": "18",
        "issue": "10",
        "startPage": "1527",
        "endPage": "1527",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": [
            {
                "id": 37282417600,
                "preferredName": "R.P. Dick",
                "firstName": "R.P.",
                "lastName": "Dick"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1999.811331",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811331",
        "articleTitle": "Author index",
        "volume": "18",
        "issue": "12",
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": []
    },
    {
        "publicationNumber": "43",
        "doi": "10.1109/TCAD.1999.811332",
        "publicationYear": "1999",
        "publicationDate": "Dec. 1999",
        "articleNumber": "811332",
        "articleTitle": "Subject index",
        "volume": "18",
        "issue": "12",
        "startPage": "6",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
        "authors": []
    }
]