pageinfo = [[1221797777,5099],
	[1221797777,7946],
	[1221797881,3771],
	[1221797777,7595],
	[1221119557,3774],
	[1221216847,162853],
	[1221216935,127314],
	[1221216861,74655],
	[1221216717,170864],
	[1221216597,126350],
	[1221216863,78242],
	[1221216731,112894],
	[1221216593,119361],
	[1221216721,87613],
	[1221216713,102470],
	[1221216847,108170],
	[1221216647,63460],
	[1221216929,107469],
	[1221216735,113001],
	[1221216651,118172],
	[1221216677,149759],
	[1221216591,132183],
	[1221216797,61871],
	[1221216773,87529],
	[1221216745,85606],
	[1221216645,102787],
	[1221216859,59036],
	[1221216897,98473],
	[1221216729,117700],
	[1221216637,108650],
	[1221216729,118170],
	[1221216583,87447],
	[1221216637,90623],
	[1221216777,60736],
	[1221216683,114601],
	[1221216597,81189],
	[1221216599,72539],
	[1221216937,127782],
	[1221216815,68043],
	[1221216789,92720],
	[1221216893,105323],
	[1221216687,175847],
	[1221216733,160980],
	[1221216821,119783],
	[1221216719,135030],
	[1221216933,92285],
	[1221216657,81976],
	[1221216583,82891],
	[1221216793,84591],
	[1221216903,130245],
	[1221216593,112953],
	[1221216791,103099],
	[1221216857,126459],
	[1221216629,195907],
	[1221216713,144667],
	[1221216829,72288],
	[1221216693,91206],
	[1221216787,72678],
	[1221216659,65982],
	[1221216635,140184],
	[1221216773,132429],
	[1221216713,192870],
	[1221216849,140654],
	[1221216735,91434],
	[1221216905,98644],
	[1221216653,110154],
	[1221216733,113202],
	[1221216853,82056],
	[1221216889,151511],
	[1221216831,62815],
	[1221216655,88373],
	[1221216821,116655],
	[1221216647,90807],
	[1221216597,96375],
	[1221216899,78810],
	[1221216853,75315],
	[1221216789,48737],
	[1221216639,112532],
	[1221216695,72529],
	[1221216737,141108],
	[1221216715,140324],
	[1221216745,63559],
	[1221216855,94139],
	[1221216775,136896],
	[1221216931,147314],
	[1221216857,76038],
	[1221216681,148838],
	[1221216589,116526],
	[1221216689,110016],
	[1221216887,74819],
	[1221216643,133099],
	[1221216739,63947],
	[1221216929,145414],
	[1221216733,86858],
	[1221216601,90733],
	[1221216585,144123],
	[1221216587,3523035],
	[1221216593,125424],
	[1221216651,69888],
	[1221216939,78843],
	[1221216659,68042],
	[1221216741,71584],
	[1221216827,235067],
	[1221216933,113874],
	[1221216641,120757],
	[1221216859,75488],
	[1221216747,85543],
	[1221216863,123017],
	[1221216905,78997],
	[1221216781,157525],
	[1221216643,104837],
	[1221216737,112343],
	[1221216851,108033],
	[1221216831,62404],
	[1221216683,90903],
	[1221216785,87781],
	[1221216591,111121],
	[1221216779,110940],
	[1221216903,141294],
	[1221216855,54913],
	[1221216745,63138],
	[1221216789,92101],
	[1221216901,121814],
	[1221216847,148170],
	[1221216925,99606],
	[1221216639,111529],
	[1221216637,148889],
	[1221216907,77343],
	[1221216655,81744],
	[1221216731,135934],
	[1221216685,115816],
	[1221216735,49982],
	[1221216663,90190],
	[1221216785,62359],
	[1221216719,124838],
	[1221216733,112989],
	[1221216679,92260],
	[1221216595,143497],
	[1221216799,45029],
	[1221216687,110196],
	[1221216729,97778],
	[1221216921,118338],
	[1221216745,85885],
	[1221216849,94821],
	[1221216741,85674],
	[1221216743,63310],
	[1221216897,83284],
	[1221216583,89458],
	[1221216925,110976],
	[1221216735,76923],
	[1221216591,113274],
	[1221216685,121312],
	[1221216691,95682],
	[1221216631,113521],
	[1221216939,126980],
	[1221216637,160186],
	[1221216797,81060],
	[1221216829,133019],
	[1221216739,64156],
	[1221216787,94912],
	[1221216657,68372],
	[1221216863,93560],
	[1221216641,167271],
	[1221216889,85894],
	[1221216649,123023],
	[1221216651,90499],
	[1221216833,63429],
	[1221216737,135751],
	[1221216629,137042],
	[1221216919,140067],
	[1221216771,92896],
	[1221216739,63358],
	[1221216855,153301],
	[1221216631,97444],
	[1221216737,98346],
	[1221216693,91361],
	[1221216741,84724],
	[1221216935,91963],
	[1221216787,75479],
	[1221216853,153708],
	[1221216687,100310],
	[1221216657,68676],
	[1221216819,84040],
	[1221216677,128790],
	[1221216687,80573],
	[1221216797,62053],
	[1221216693,72149],
	[1221216921,99836],
	[1221216905,135101],
	[1221216799,111253],
	[1221216817,86455],
	[1221216689,103190],
	[1221216719,167284],
	[1221216719,130985],
	[1221216601,102303],
	[1221216919,99885],
	[1221216597,162198],
	[1221216797,61384],
	[1221216847,78855],
	[1221216743,63582],
	[1221216847,100218],
	[1221216791,130189],
	[1221216897,121368],
	[1221216681,102329],
	[1221216861,81364],
	[1221216589,106754],
	[1221216649,104443],
	[1221216741,85503],
	[1221216905,539786],
	[1221216907,120744],
	[1221216775,99896],
	[1221216601,72006],
	[1221216825,90531],
	[1221216653,69199],
	[1221216723,97137],
	[1221216695,90898],
	[1221216797,62022],
	[1221216771,128877],
	[1221216653,94217],
	[1221216923,168249],
	[1221216849,100348],
	[1221216799,83222],
	[1221216639,122468],
	[1221216929,133670],
	[1221216601,91573],
	[1221216769,106375],
	[1221216711,164716],
	[1221216731,139678],
	[1221216931,113771],
	[1221216791,119209],
	[1221216901,103758],
	[1221216743,71702],
	[1221216775,87693],
	[1221216905,123558],
	[1221216817,114963],
	[1221216663,68489],
	[1221216689,113868],
	[1221216585,777029],
	[1221216601,72393],
	[1221216777,98942],
	[1221216845,491958],
	[1221216853,94582],
	[1221216639,93936],
	[1221216739,107035],
	[1221216591,102704],
	[1221216849,81383],
	[1221216937,127325],
	[1221216589,1480254],
	[1221216857,125031],
	[1221216583,77457],
	[1221216709,746260],
	[1221216719,112454],
	[1221216889,57687],
	[1221216823,72219],
	[1221216771,111562],
	[1221216681,110670],
	[1221216859,134800],
	[1221216735,132889],
	[1221216657,101319],
	[1221216583,129144],
	[1221216733,91548],
	[1221216787,95060],
	[1221216599,91531],
	[1221216919,140436],
	[1221216595,212601],
	[1221216901,141014],
	[1221216645,110171],
	[1221216827,8737384],
	[1221216629,141328],
	[1221216899,103972],
	[1221216685,128990],
	[1221216849,126750],
	[1221216633,109490],
	[1221216721,121934],
	[1221216777,71568],
	[1221216747,104741],
	[1221216631,167201],
	[1221216645,159309],
	[1221216723,107687],
	[1221216785,109581],
	[1221216791,96847],
	[1221216823,106046],
	[1221216659,68544],
	[1221216855,91547],
	[1221216781,116481],
	[1221216747,72150],
	[1221216897,119918],
	[1221216937,113903],
	[1221216687,121960],
	[1221216769,68384],
	[1221216715,90857],
	[1221216745,72053],
	[1221216939,118433],
	[1221216899,139056],
	[1221216795,110400],
	[1221216711,103861],
	[1221216631,112545],
	[1221216735,77024],
	[1221216783,84571],
	[1221216691,111650],
	[1221216597,132468],
	[1221216819,86548],
	[1221216731,134421],
	[1221216901,158033],
	[1221216629,93736],
	[1221216889,116473],
	[1221216931,92348],
	[1221216663,68914],
	[1221216831,62796],
	[1221216891,518458],
	[1221216649,90635],
	[1221216743,72079],
	[1221216889,98317],
	[1221216775,135665],
	[1221216921,159983],
	[1221216711,153796],
	[1221216591,146425],
	[1221216661,81791],
	[1221216655,81685],
	[1221216781,149916],
	[1221216683,99883],
	[1221216851,146764],
	[1221216683,77571],
	[1221216653,103455],
	[1221216655,69463],
	[1221216817,112475],
	[1221216887,99895],
	[1221216773,60183],
	[1221216891,161760],
	[1221216715,193248],
	[1221216791,99288],
	[1221216739,63339],
	[1221216923,145470],
	[1221216647,118106],
	[1221216905,77625],
	[1221216641,125509],
	[1221216857,74184],
	[1221216643,106272],
	[1221216863,96601],
	[1221216657,68478],
	[1221216741,84921],
	[1221216723,72624],
	[1221216735,110673],
	[1221216853,107712],
	[1221216927,114273],
	[1221216935,113522],
	[1221216593,114019],
	[1221216723,94419],
	[1221216933,119581],
	[1221216727,99671],
	[1221216689,122478],
	[1221216713,107961],
	[1221216927,79204],
	[1221216595,115928],
	[1221216685,100250],
	[1221216695,91901],
	[1221216627,68113],
	[1221216725,91166],
	[1221216849,116056],
	[1221216925,77455],
	[1221216769,138285],
	[1221216779,77543],
	[1221216927,79059],
	[1221216903,56297],
	[1221216777,124673],
	[1221216645,68337],
	[1221216649,83019],
	[1221216723,106008],
	[1221216821,91360],
	[1221216679,125471],
	[1221216653,69152],
	[1221216721,112096],
	[1221216599,72046],
	[1221216783,73848],
	[1221216585,850232],
	[1221216845,77566],
	[1221216649,82805],
	[1221216919,78923],
	[1221216889,87652],
	[1221216789,100273],
	[1221216715,111799],
	[1221216937,113922],
	[1221216901,130705],
	[1221216783,107362],
	[1221216779,141438],
	[1221216591,123990],
	[1221216929,113971],
	[1221216921,143739],
	[1221216643,158153],
	[1221216653,118545],
	[1221216725,136171],
	[1221216727,147713],
	[1221216825,85160],
	[1221216727,111183],
	[1221216931,113754],
	[1221216853,142976],
	[1221216799,61568],
	[1221216821,75438],
	[1221216595,1204856],
	[1221216779,76882],
	[1221216687,154194],
	[1221216901,76570],
	[1221216651,106828],
	[1221216583,107889],
	[1221216721,94727],
	[1221216903,141651],
	[1221216817,717247],
	[1221216903,129286],
	[1221216783,73393],
	[1221216789,109631],
	[1221216783,102182],
	[1221216889,98340],
	[1221216663,81907],
	[1221216891,78930],
	[1221216741,64014],
	[1221216595,108545],
	[1221216791,134926],
	[1221216815,131442],
	[1221216897,79197],
	[1221216679,79123],
	[1221216783,146316],
	[1221216773,77650],
	[1221216829,80259],
	[1221216825,75543],
	[1221216779,116533],
	[1221216933,127052],
	[1221216785,109884],
	[1221216829,124335],
	[1221216739,85145],
	[1221216777,99169],
	[1221216889,57247],
	[1221216679,119238],
	[1221216895,217225],
	[1221216797,80936],
	[1221216725,87779],
	[1221216823,125859],
	[1221216891,76461],
	[1221216921,126679],
	[1221216773,159337],
	[1221216827,106853],
	[1221216633,128133],
	[1221216641,92741],
	[1221216639,157514],
	[1221216899,177383],
	[1221216597,71300],
	[1221216859,82864],
	[1221216643,102457],
	[1221216863,74796],
	[1221216919,147146],
	[1221216861,142126],
	[1221216689,129827],
	[1221216861,78598],
	[1221216907,117622],
	[1221216783,47312],
	[1221216685,92067],
	[1221216627,89709],
	[1221216821,71597],
	[1221216823,114514],
	[1221216771,109828],
	[1221216831,62756],
	[1221216845,97511],
	[1221216905,98876],
	[1221216935,113213],
	[1221216823,123008],
	[1221216693,71835],
	[1221216791,84258],
	[1221216819,63967],
	[1221216661,82232],
	[1221216829,102582],
	[1221216893,79914],
	[1221216627,749484],
	[1221216695,72427],
	[1221216681,115493],
	[1221216895,87912],
	[1221216893,142868],
	[1221216781,143350],
	[1221216585,121306],
	[1221216863,111931],
	[1221216791,124026],
	[1221216787,60655],
	[1221216679,76973],
	[1221216797,62413],
	[1221216899,56851],
	[1221216855,87103],
	[1221216717,138495],
	[1221216589,127215],
	[1221216729,90638],
	[1221216633,108964],
	[1221216817,105861],
	[1221216725,107425],
	[1221216781,109041],
	[1221216599,72118],
	[1221216727,113705],
	[1221216727,140989],
	[1221216635,147908],
	[1221216925,104511],
	[1221216795,69552],
	[1221216743,71868],
	[1221216721,105602],
	[1221216935,113227],
	[1221216685,78163],
	[1221216897,79333],
	[1221216733,116131],
	[1221216731,174471],
	[1221216849,90416],
	[1221216829,152310],
	[1221216855,59805],
	[1221216641,126928],
	[1221216799,61713],
	[1221216931,114118],
	[1221216923,145990],
	[1221216717,104709],
	[1221216715,126757],
	[1221216681,126098],
	[1221216775,104307],
	[1221216711,137759],
	[1221216745,71295],
	[1221216691,81361],
	[1221216739,63584],
	[1221216683,113404],
	[1221216793,124267],
	[1221216601,55962],
	[1221216781,81261],
	[1221216711,117542],
	[1221216737,90546],
	[1221216887,97871],
	[1221216727,139062],
	[1221216821,104139],
	[1221216795,136423],
	[1221216893,198083],
	[1221216789,96414],
	[1221216731,128802],
	[1221216933,92065],
	[1221216657,68701],
	[1221216823,109914],
	[1221216653,128705],
	[1221216677,125973],
	[1221216683,91961],
	[1221216737,85545],
	[1221216687,165183],
	[1221216677,77086],
	[1221216859,138060],
	[1221216661,83662],
	[1221216655,69087],
	[1221216929,100791],
	[1221216721,87040],
	[1221216601,72208],
	[1221216859,170778],
	[1221216633,108174],
	[1221216661,81975],
	[1221216643,160223],
	[1221216725,112717],
	[1221216787,87911],
	[1221216745,85556],
	[1221216585,102824],
	[1221216713,123577],
	[1221216663,68239],
	[1221216903,101272],
	[1221216645,136006],
	[1221216799,83379],
	[1221216831,62263],
	[1221216903,142098],
	[1221216725,87896],
	[1221216645,100350],
	[1221216717,150901],
	[1221216899,102311],
	[1221216681,113243],
	[1221216775,61034],
	[1221216651,125397],
	[1221216709,120682],
	[1221216895,106341],
	[1221216681,159304],
	[1221216853,151935],
	[1221216591,132922],
	[1221216743,84862],
	[1221216711,160871],
	[1221216829,84807],
	[1221216815,745760],
	[1221216735,85186],
	[1221216719,118304],
	[1221216905,137018],
	[1221216819,112585],
	[1221216647,110142],
	[1221216595,170306],
	[1221216901,75930],
	[1221216633,166433],
	[1221216639,121182],
	[1221216587,123396],
	[1221216935,91964],
	[1221216771,137053],
	[1221216861,74719],
	[1221216585,142122],
	[1221216589,106935],
	[1221216897,101453],
	[1221216589,457044],
	[1221216591,89216],
	[1221216741,84876],
	[1221216635,93806],
	[1221216743,85788],
	[1221216825,109032],
	[1221216769,153898],
	[1221216597,124227],
	[1221216897,76296],
	[1221216627,93199],
	[1221216679,126326],
	[1221216691,155189],
	[1221216711,115054],
	[1221216629,112399],
	[1221216899,113013],
	[1221216769,745908],
	[1221216747,85873],
	[1221216937,114583],
	[1221216893,83082],
	[1221216721,125722],
	[1221216685,99709],
	[1221216935,113641],
	[1221216659,68994],
	[1221216793,118294],
	[1221216713,110487],
	[1221216663,68551],
	[1221216847,141258],
	[1221216747,51931],
	[1221216647,105502],
	[1221216713,151272],
	[1221216739,85415],
	[1221216599,91189],
	[1221216589,104696],
	[1221216731,133037],
	[1221216817,142861],
	[1221216711,130390],
	[1221216729,147645],
	[1221216695,91779],
	[1221216641,111026],
	[1221216919,74659],
	[1221216663,60472],
	[1221216823,49767],
	[1221216655,68864],
	[1221216731,159604],
	[1221216855,81486],
	[1221216797,61647],
	[1221216777,61253],
	[1221216727,112185],
	[1221216663,69352],
	[1221216599,71598],
	[1221216741,85305],
	[1221216587,141790],
	[1221216793,4131886],
	[1221216893,157996],
	[1221216661,83151],
	[1221216819,90180],
	[1221216833,63179],
	[1221216817,102352],
	[1221216921,132289],
	[1221216635,112605],
	[1221216631,113891],
	[1221216853,102245],
	[1221216681,142109],
	[1221216771,168018],
	[1221216689,82271],
	[1221216895,57748],
	[1221216661,68232],
	[1221216679,99870],
	[1221216593,102905],
	[1221216695,91204],
	[1221216891,134625],
	[1221216927,106281],
	[1221216859,107204],
	[1221216637,127115],
	[1221216659,68973],
	[1221216733,150729],
	[1221216815,92240],
	[1221216659,82322],
	[1221216851,138113],
	[1221216891,141218],
	[1221216925,112381],
	[1221216679,121977],
	[1221216721,98959],
	[1221216649,90754],
	[1221216593,92848],
	[1221216665,66044],
	[1221216585,156960],
	[1221216717,112594],
	[1221216781,110248],
	[1221216631,136523],
	[1221216857,60175],
	[1221216631,167561],
	[1221216857,115164],
	[1221216923,140980],
	[1221216777,128582],
	[1221216795,111864],
	[1221216861,101638],
	[1221216851,112444],
	[1221216921,141641],
	[1221216859,81506],
	[1221216627,114369],
	[1221216715,98194],
	[1221216845,158425],
	[1221216631,112467],
	[1221216629,113236],
	[1221216725,117330],
	[1221216633,173979],
	[1221216817,120760],
	[1221216723,96019],
	[1221216747,85750],
	[1221216861,122443],
	[1221216899,80710],
	[1221216743,85669],
	[1221216641,102159],
	[1221216645,136674],
	[1221216931,114524],
	[1221216921,141323],
	[1221216933,113239],
	[1221216627,134513],
	[1221216925,132376],
	[1221216719,125683],
	[1221216659,82380],
	[1221216891,98661],
	[1221216647,109411],
	[1221216907,56873],
	[1221216793,61949],
	[1221216653,94335],
	[1221216717,118871],
	[1221216923,91897],
	[1221216779,85105],
	[1221216659,68300],
	[1221216651,115667],
	[1221216691,181352],
	[1221216595,168492],
	[1221216649,100858],
	[1221216787,60414],
	[1221216601,91829],
	[1221216661,81895],
	[1221216733,134777],
	[1221216923,106887],
	[1221216691,1351022],
	[1221216635,180218],
	[1221216629,142518],
	[1221216831,62489],
	[1221216833,49399],
	[1221216729,126961],
	[1221216851,107904],
	[1221216857,60350],
	[1221216771,117957],
	[1221216725,116626],
	[1221216773,158823],
	[1221216599,77308],
	[1221216719,134206],
	[1221216643,110093],
	[1221216693,71960],
	[1221216709,72414],
	[1221216647,146887],
	[1221216785,117984],
	[1221216739,85610],
	[1221216819,126421],
	[1221216919,97489],
	[1221216595,108111],
	[1221216655,68709],
	[1221216829,162312],
	[1221216637,148024],
	[1221216639,152393],
	[1221216779,77932],
	[1221216723,106373],
	[1221216635,126140],
	[1221216661,69516],
	[1221216783,74591],
	[1221216645,134553],
	[1221216849,116053],
	[1221216677,144024],
	[1221216927,121031],
	[1221216589,115272],
	[1221216683,156734],
	[1221216657,87559],
	[1221216687,168225],
	[1221216931,113769],
	[1221216929,141974],
	[1221216901,102970],
	[1221216937,127921],
	[1221216935,113706],
	[1221216785,131502],
	[1221216715,107346],
	[1221216717,72122],
	[1221216919,117797],
	[1221216831,63301],
	[1221216737,119154],
	[1221216819,118078],
	[1221216937,127815],
	[1221216795,61640],
	[1221216655,88135],
	[1221216785,83334],
	[1221216729,115612],
	[1221216937,114287],
	[1221216685,76396],
	[1221216693,91686],
	[1221216649,104820],
	[1221216851,100303],
	[1221216677,232656],
	[1221216785,110317],
	[1221216931,113504],
	[1221216923,125098],
	[1221216795,61605],
	[1221216657,101653],
	[1221216857,196317],
	[1221216929,139618],
	[1221216821,112059],
	[1221216789,115479],
	[1221216693,71877],
	[1221216927,154247],
	[1221216717,138151],
	[1221216777,77601],
	[1221216895,166576],
	[1221216863,81171],
	[1221216823,71785],
	[1221216587,3073929],
	[1221216795,110928],
	[1221216773,69352],
	[1221216593,116656],
	[1221216855,148945],
	[1221216927,78833],
	[1221216599,71543],
	[1221216637,138842],
	[1221216633,105382],
	[1221216651,116300],
	[1221216773,78262],
	[1221216683,91504],
	[1221216691,148726],
	[1221216637,181761],
	[1221216729,71714],
	[1221216647,117889],
	[1221216779,75338],
	[1221216629,197953],
	[1221216635,153362],
	[1221216851,107779],
	[1221216709,68159],
	[1221216861,111746],
	[1221216745,85275],
	[1221216775,109949],
	[1221216693,71888],
	[1221216893,522064],
	[1221216583,60570],
	[1221216847,142180],
	[1221216831,62642],
	[1221216789,70897],
	[1221216925,127817],
	[1221216925,99244],
	[1221216933,112632],
	[1221216633,123665],
	[1221216677,751829],
	[1221216799,83452],
	[1221216691,108000],
	[1221216827,3940970],
	[1221216821,71635],
	[1221216715,108326],
	[1221216795,70421],
	[1221216847,127350],
	[1221216639,93375],
	[1221216933,112812],
	[1221216895,98080],
	[1221216727,141314],
	[1221216895,93093],
	[1221216895,103345],
	[1221216689,122036],
	[1221216929,114073],
	[1221216799,87945],
	[1221216641,152549],
	[1221216927,77231],
	[1221797777,3995],
	[1221797777,1756],
	[1217765569,29777],
	[1217765562,69298],
	[1221725237,6793],
	[1221737655,127680],
	[1217765572,34791],
	[1221737361,708530],
	[1221737633,258848],
	[1221737379,567694],
	[1221737397,1679984],
	[1217765558,401358],
	[1221737673,198230],
	[1221737559,4197626],
	[1221737325,4711924],
	[1221737613,1255913],
	[1221737445,196914],
	[1221737577,336373],
	[1221737537,335772],
	[1221737467,184747],
	[1221737517,2879683],
	[1221737427,685473],
	[1221737495,947091],
	[1221737595,3254980],
	[1217765566,87628],
	[1221797776,3654]];
pagedata = [ ["./tutorials.html","Computer Organization and Design - Tutorials","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Tutorials Contents SPIM Tutor...",""],
["./using-this-cd.html","Computer Organization and Design - Using this CD","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Using this CD Welcome to the ...",""],
["./Historical-Perspectives-and-Further-Reading.html","Computer Organization and Design - Historical Perspectives and Further Reading","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Historical Perspectives &#38; Fur...",""],
["./software.html","Computer Organization and Design - Software","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Software Contents Spim, pcspi...",""],
["./search/search.html","Example search page for Zoom Search Engine (JavaScript version)","Search this site Enter one or more keywords to search for using the Zoom Search Engine. Note that &#39;*&#39; and &#39;?&#39; wildcards are supported. You must have JavaScript enabled to use this version of the s...",""],
["./printed/COD_640.pdf","COD_640","7.3  Shared Memory Multiprocessors",""],
["./printed/COD_B_72.pdf","COD_B_72","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_695.pdf","COD_695","7.15  Exercises ",""],
["./printed/COD_328.pdf","COD_328","4.4  A Simple Implementation Scheme",""],
["./printed/COD_54.pdf","COD_54","1.6  Concluding Remarks",""],
["./printed/COD_703.pdf","COD_703","7.15 Exercises 703 §7.1, page 634: False. Job-level parallelism can help sequential applications and Answers to sequential applications can be made to run on parallel hardware, although it is Chec...",""],
["./printed/COD_380.pdf","COD_380","4.8  Control Hazards",""],
["./printed/COD_38.pdf","COD_38","1.4  Performance",""],
["./printed/COD_342.pdf","COD_342","4.5  An Overview of Pipelining. ",""],
["./printed/COD_314.pdf","COD_314","4.3  Building a Datapath  ",""],
["./printed/COD_634.pdf","COD_634","7.2  The Difﬁculty of Creating Parallel Processing Programs",""],
["./printed/COD_155.pdf","COD_155","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_B_42.pdf","COD_B_42","B.9   SPIM ",""],
["./printed/COD_398.pdf","COD_398","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_172.pdf","COD_172","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_225.pdf","COD_225","3.2  Addition and Subtraction ",""],
["./printed/COD_33.pdf","COD_33","1.4  Performance",""],
["./printed/COD_557.pdf","COD_557","5.14  Exercises ",""],
["./printed/COD_463.pdf","COD_463","5.2  The Basics of Caches.",""],
["./printed/COD_442.pdf","COD_442","4.16  Exercises ",""],
["./printed/COD_143.pdf","COD_143","2.12  Translating and Starting a Program ",""],
["./printed/COD_688.pdf","COD_688","7.15  Exercises ",""],
["./printed/COD_A_38.pdf","COD_A_38","A.5   Parallel Memory System ",""],
["./printed/COD_372.pdf","COD_372","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_112.pdf","COD_112","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_376.pdf","COD_376","4.8  Control Hazards",""],
["./printed/COD_7.pdf","COD_7","1.1  Introduction",""],
["./printed/COD_117.pdf","COD_117","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_482.pdf","COD_482","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_246.pdf","COD_246","3.5  Floating Point",""],
["./printed/COD_56.pdf","COD_56","1.8  Exercises",""],
["./printed/COD_60.pdf","COD_60","1.8  Exercises",""],
["./printed/COD_B_74.pdf","COD_B_74","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_568.pdf","COD_568","5.14  Exercises ",""],
["./printed/COD_530.pdf","COD_530","5.7  Using a Finite-State Machine to Control a Simple Cache",""],
["./printed/COD_A_24.pdf","COD_A_24","A.3   Programming GPUs ",""],
["./printed/COD_267.pdf","COD_267","3.5  Floating Point",""],
["./printed/COD_389.pdf","COD_389","4.9  Exceptions ",""],
["./printed/COD_589.pdf","COD_589","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_336.pdf","COD_336","4.5  An Overview of Pipelining. ",""],
["./printed/COD_B_64.pdf","COD_B_64","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_190.pdf","COD_190","2.21  Exercises ",""],
["./printed/COD_5.pdf","COD_5","1.1  Introduction",""],
["./printed/COD_542.pdf","COD_542","5.10  Real Stuff  the AMD Opteron X4 (Barcelona) and Intel Nehalem Memory Hierarchies",""],
["./printed/COD_A_65.pdf","COD_A_65","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_36.pdf","COD_36","1.4  Performance",""],
["./printed/COD_537.pdf","COD_537","5.8  Parallelism and Memory Hierarchies  Cache Coherence",""],
["./printed/COD_680.pdf","COD_680","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_84.pdf","COD_84","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_313.pdf","COD_313","4.3  Building a Datapath  ",""],
["./printed/COD_615.pdf","COD_615","6.12  Fallacies and Pitfalls",""],
["./printed/COD_284.pdf","COD_284","3.11  Exercises ",""],
["./printed/COD_518.pdf","COD_518","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_200.pdf","COD_200","2.21  Exercises ",""],
["./printed/COD_107.pdf","COD_107","2.7  Instructions for Making Decisions ",""],
["./printed/COD_465.pdf","COD_465","5.2  The Basics of Caches.",""],
["./printed/COD_310.pdf","COD_310","4.3  Building a Datapath  ",""],
["./printed/COD_649.pdf","COD_649","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_400.pdf","COD_400","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_A_70.pdf","COD_A_70","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_176.pdf","COD_176","2.19  Concluding Remarks ",""],
["./printed/COD_392.pdf","COD_392","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_659.pdf","COD_659","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_A_8.pdf","COD_A_8","A.2   GPU System Architectures ",""],
["./printed/COD_619.pdf","COD_619","6.15  Exercises",""],
["./printed/COD_188.pdf","COD_188","2.21  Exercises ",""],
["./printed/COD_593.pdf","COD_593","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_150.pdf","COD_150","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_52.pdf","COD_52","1.5  Fallacies and Pitfalls",""],
["./printed/COD_A_50.pdf","COD_A_50","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_660.pdf","COD_660","7.8  Introduction to Multiprocessor Network Topologies",""],
["./printed/COD_528.pdf","COD_528","5.6  Virtual Machines.",""],
["./printed/COD_123.pdf","COD_123","2.9  Communicating with People ",""],
["./printed/COD_294.pdf","COD_294","3.11  Exercises ",""],
["./printed/COD_404.pdf","COD_404","4.11  Real Stuff  the AMD Opteron X4 (Barcelona) Pipeline.",""],
["./printed/COD_324.pdf","COD_324","4.4  A Simple Implementation Scheme",""],
["./printed/COD_440.pdf","COD_440","4.16  Exercises ",""],
["./printed/COD_670.pdf","COD_670","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_473.pdf","COD_473","5.2  The Basics of Caches.",""],
["./printed/COD_B_50.pdf","COD_B_50","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_677.pdf","COD_677","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_242.pdf","COD_242","3.5  Floating Point",""],
["./printed/COD_26.pdf","COD_26","1.4  Performance",""],
["./printed/COD_274.pdf","COD_274","3.7  Real Stuff  Floating Point in the x86 ",""],
["./printed/COD_A_2.pdf","COD_A_2","A A P P E N D I X Graphics and Computing GPUs John Nickolls Imagination is more Director of Architecture NVIDIA important than knowledge. David Kirk Chief Scientist Albert Einstein On Science, 193...",""],
["./printed/COD_140.pdf","COD_140","2.12  Translating and Starting a Program ",""],
["./printed/COD_413.pdf","COD_413","4.16  Exercises ",""],
["./printed/COD_B_46.pdf","COD_B_46","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_394.pdf","COD_394","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_68.pdf","COD_68","1.8  Exercises",""],
["./printed/COD_11.pdf","COD_11","1.2  Below Your Program",""],
["./printed/COD_18.pdf","COD_18","1.3  Under the Covers",""],
["./printed/COD_40.pdf","COD_40","1.5  The Power Wall",""],
["./printed/COD_168.pdf","COD_168","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_B_81.pdf","COD_B_81","B.11  Concluding Remarks",""],
["./printed/COD_201.pdf","COD_201","2.21  Exercises ",""],
["./printed/COD_424.pdf","COD_424","4.16  Exercises ",""],
["./printed/COD_609.pdf","COD_609","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_B_57.pdf","COD_B_57","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_129.pdf","COD_129","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_683.pdf","COD_683","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_446.pdf","COD_446","4.16  Exercises ",""],
["./printed/COD_700.pdf","COD_700","7.15  Exercises ",""],
["./printed/COD_A_66.pdf","COD_A_66","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_495.pdf","COD_495","5.4  Virtual Memory  ",""],
["./printed/COD_138.pdf","COD_138","2.11  Parallelism and Instructions  Synchronization ",""],
["./printed/COD_408.pdf","COD_408","4.14  Concluding Remarks  ",""],
["./printed/COD_654.pdf","COD_654","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_625.pdf","COD_625","6.15  Exercises",""],
["./printed/COD_248.pdf","COD_248","3.5  Floating Point",""],
["./printed/COD_512.pdf","COD_512","5.4  Virtual Memory  ",""],
["./printed/COD_34.pdf","COD_34","1.4  Performance",""],
["./printed/COD_492.pdf","COD_492","5.4  Virtual Memory  ",""],
["./printed/COD_A_60.pdf","COD_A_60","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_665.pdf","COD_665","7.9  Multiprocessor Benchmarks",""],
["./printed/COD_441.pdf","COD_441","4.16  Exercises ",""],
["./printed/COD_524.pdf","COD_524","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_A_55.pdf","COD_A_55","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_639.pdf","COD_639","7.3  Shared Memory Multiprocessors",""],
["./printed/COD_B_28.pdf","COD_B_28","B.6   Procedure Call Convention",""],
["./printed/COD_122.pdf","COD_122","2.9  Communicating with People ",""],
["./printed/COD_118.pdf","COD_118","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_A_74.pdf","COD_A_74","A.9   Fallacies and Pitfalls",""],
["./printed/COD_185.pdf","COD_185","2.21  Exercises ",""],
["./printed/COD_382.pdf","COD_382","4.8  Control Hazards",""],
["./printed/COD_260.pdf","COD_260","3.5  Floating Point",""],
["./printed/COD_401.pdf","COD_401","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_220.pdf","COD_220","2.21  Exercises ",""],
["./printed/COD_515.pdf","COD_515","5.4  Virtual Memory  ",""],
["./printed/COD_334.pdf","COD_334","4.5  An Overview of Pipelining. ",""],
["./printed/COD_388.pdf","COD_388","4.9  Exceptions ",""],
["./printed/COD_234.pdf","COD_234","3.3  Multiplication",""],
["./printed/COD_50.pdf","COD_50","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_567.pdf","COD_567","5.14  Exercises ",""],
["./printed/COD_265.pdf","COD_265","3.5  Floating Point",""],
["./printed/COD_374.pdf","COD_374","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_B_16.pdf","COD_B_16","B.2   Assemblers",""],
["./printed/COD_443.pdf","COD_443","4.16  Exercises ",""],
["./printed/COD_647.pdf","COD_647","7.5  Hardware Multithreading",""],
["./printed/COD_422.pdf","COD_422","4.16  Exercises ",""],
["./printed/COD_432.pdf","COD_432","4.16  Exercises ",""],
["./printed/COD_A_37.pdf","COD_A_37","A.5   Parallel Memory System ",""],
["./printed/COD_6.pdf","COD_6","1.1  Introduction",""],
["./printed/COD_B_30.pdf","COD_B_30","B.6   Procedure Call Convention",""],
["./printed/COD_402.pdf","COD_402","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_28.pdf","COD_28","1.4  Performance",""],
["./printed/COD_255.pdf","COD_255","3.5  Floating Point",""],
["./printed/COD_282.pdf","COD_282","3.9  Concluding Remarks  ",""],
["./printed/COD_89.pdf","COD_89","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_B_82.pdf","COD_B_82","B.12  Exercises",""],
["./printed/COD_111.pdf","COD_111","2.7  Instructions for Making Decisions ",""],
["./printed/COD_552.pdf","COD_552","5.14  Exercises ",""],
["./printed/COD_617.pdf","COD_617","6.13  Concluding Remarks",""],
["./printed/COD_418.pdf","COD_418","4.16  Exercises ",""],
["./printed/COD_522.pdf","COD_522","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_189.pdf","COD_189","2.21  Exercises ",""],
["./printed/COD_702.pdf","COD_702","7.15  Exercises ",""],
["./printed/COD_130.pdf","COD_130","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_A_7.pdf","COD_A_7","A.2   GPU System Architectures ",""],
["./printed/COD_161.pdf","COD_161","2.16  Real Stuff  ARM Instructions ",""],
["./printed/COD_169.pdf","COD_169","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_628.pdf","COD_628","6.15  Exercises",""],
["./printed/COD_406.pdf","COD_406","4.12  Advanced Topic  an Introduction to Digital Design Using a Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations",""],
["./printed/COD_81.pdf","COD_81","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_B_6.pdf","COD_B_6","B.1   Introduction",""],
["./printed/COD_459.pdf","COD_459","5.2  The Basics of Caches.",""],
["./printed/COD_416.pdf","COD_416","4.16  Exercises ",""],
["./printed/COD_668.pdf","COD_668","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_93.pdf","COD_93","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_407.pdf","COD_407","4.13  Fallacies and Pitfalls  ",""],
["./printed/COD_285.pdf","COD_285","3.11  Exercises ",""],
["./printed/COD_421.pdf","COD_421","4.16  Exercises ",""],
["./printed/COD_B_65.pdf","COD_B_65","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_519.pdf","COD_519","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_662.pdf","COD_662","7.8  Introduction to Multiprocessor Network Topologies",""],
["./printed/COD_263.pdf","COD_263","3.5  Floating Point",""],
["./printed/COD_194.pdf","COD_194","2.21  Exercises ",""],
["./printed/COD_585.pdf","COD_585","6.5  Connecting Processors, Memory, and I/O Devices ",""],
["./printed/COD_224.pdf","COD_224","3.2  Addition and Subtraction ",""],
["./printed/COD_262.pdf","COD_262","3.5  Floating Point",""],
["./printed/COD_559.pdf","COD_559","5.14  Exercises ",""],
["./printed/COD_287.pdf","COD_287","3.11  Exercises ",""],
["./printed/COD_B_15.pdf","COD_B_15","B.2   Assemblers",""],
["./printed/COD_A_69.pdf","COD_A_69","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_563.pdf","COD_563","5.14  Exercises ",""],
["./printed/COD_574.pdf","COD_574","6.2  Dependability, Reliability, and Availability ",""],
["./printed/COD_272.pdf","COD_272","3.7  Real Stuff  Floating Point in the x86 ",""],
["./printed/COD_338.pdf","COD_338","4.5  An Overview of Pipelining. ",""],
["./printed/COD_333.pdf","COD_333","4.5  An Overview of Pipelining. ",""],
["./printed/COD_67.pdf","COD_67","1.8  Exercises",""],
["./printed/COD_B_7.pdf","COD_B_7","B.1   Introduction",""],
["./printed/COD_55.pdf","COD_55","1.7  Historical Perspective and Further Reading",""],
["./printed/COD_558.pdf","COD_558","5.14  Exercises ",""],
["./printed/COD_635.pdf","COD_635","7.2  The Difﬁculty of Creating Parallel Processing Programs",""],
["./printed/COD_431.pdf","COD_431","4.16  Exercises ",""],
["./printed/COD_636.pdf","COD_636","7.2  The Difﬁculty of Creating Parallel Processing Programs",""],
["./printed/COD_533.pdf","COD_533","5.7  Using a Finite-State Machine to Control a Simple Cache",""],
["./printed/COD_A_42.pdf","COD_A_42","A.6   Floating Point Arithmetic ",""],
["./printed/COD_238.pdf","COD_238","3.4  Division  ",""],
["./printed/COD_694.pdf","COD_694","7.15  Exercises ",""],
["./printed/COD_23.pdf","COD_23","1.3  Under the Covers",""],
["./printed/COD_162.pdf","COD_162","2.16  Real Stuff  ARM Instructions ",""],
["./printed/COD_425.pdf","COD_425","4.16  Exercises ",""],
["./printed/COD_A_71.pdf","COD_A_71","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_A_75.pdf","COD_A_75","A.9   Fallacies and Pitfalls",""],
["./printed/COD_476.pdf","COD_476","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_72.pdf","COD_72","1.8  Exercises",""],
["./printed/COD_605.pdf","COD_605","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_175.pdf","COD_175","2.18  Fallacies and Pitfalls ",""],
["./printed/COD_349.pdf","COD_349","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_297.pdf","COD_297","3.11  Exercises ",""],
["./printed/COD_555.pdf","COD_555","5.14  Exercises ",""],
["./printed/COD_457.pdf","COD_457","5.2  The Basics of Caches.",""],
["./printed/COD_177.pdf","COD_177","2.19  Concluding Remarks ",""],
["./printed/COD_B_23.pdf","COD_B_23","B.6   Procedure Call Convention",""],
["./printed/COD_642.pdf","COD_642","7.4  Clusters and Other Message-Passing Multiprocessors",""],
["./printed/COD_566.pdf","COD_566","5.14  Exercises ",""],
["./printed/COD_121.pdf","COD_121","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_B_44.pdf","COD_B_44","B.9   SPIM ",""],
["./printed/COD_71.pdf","COD_71","1.8  Exercises",""],
["./printed/COD_453.pdf","COD_453","5.1  Introduction ",""],
["./printed/COD_309.pdf","COD_309","4.3  Building a Datapath  ",""],
["./printed/COD_381.pdf","COD_381","4.8  Control Hazards",""],
["./printed/COD_B_54.pdf","COD_B_54","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_534.pdf","COD_534","5.8  Parallelism and Memory Hierarchies  Cache Coherence",""],
["./printed/COD_A_53.pdf","COD_A_53","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_429.pdf","COD_429","4.16  Exercises ",""],
["./printed/COD_475.pdf","COD_475","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_A_67.pdf","COD_A_67","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_575.pdf","COD_575","6.3  Disk Storage",""],
["./printed/COD_219.pdf","COD_219","2.21  Exercises ",""],
["./printed/COD_271.pdf","COD_271","3.6  Parallelism and Computer Arithmetic  Associativity ",""],
["./printed/COD_14.pdf","COD_14","1.3  Under the Covers",""],
["./printed/COD_66.pdf","COD_66","1.8  Exercises",""],
["./printed/COD_478.pdf","COD_478","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_631.pdf","COD_631","6.15  Exercises",""],
["./printed/COD_658.pdf","COD_658","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_124.pdf","COD_124","2.9  Communicating with People ",""],
["./printed/COD_414.pdf","COD_414","4.16  Exercises ",""],
["./printed/COD_31.pdf","COD_31","1.4  Performance",""],
["./printed/COD_643.pdf","COD_643","7.4  Clusters and Other Message-Passing Multiprocessors",""],
["./printed/COD_B_77.pdf","COD_B_77","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_20.pdf","COD_20","1.3  Under the Covers",""],
["./printed/COD_678.pdf","COD_678","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_2.pdf","COD_2","1 Computer Abstractions Civilization advances and Technology by extending the 1.1 Introduction 3 number of important 1.2 Below Your Program 10 operations which we 1.3 Under the Covers 13 can perfo...",""],
["./printed/COD_299.pdf","COD_299","3.11  Exercises ",""],
["./printed/COD_335.pdf","COD_335","4.5  An Overview of Pipelining. ",""],
["./printed/COD_A_6.pdf","COD_A_6","A.1   Introduction ",""],
["./printed/COD_597.pdf","COD_597","6.7  I/O Performance Measures  Examples from Disk and File Systems ",""],
["./printed/COD_456.pdf","COD_456","5.1  Introduction ",""],
["./printed/COD_240.pdf","COD_240","3.4  Division  ",""],
["./printed/COD_681.pdf","COD_681","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_397.pdf","COD_397","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_193.pdf","COD_193","2.21  Exercises ",""],
["./printed/COD_8.pdf","COD_8","1.1  Introduction",""],
["./printed/COD_393.pdf","COD_393","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_521.pdf","COD_521","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_65.pdf","COD_65","1.8  Exercises",""],
["./printed/COD_B_5.pdf","COD_B_5","B.1   Introduction",""],
["./printed/COD_49.pdf","COD_49","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_A_52.pdf","COD_A_52","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_145.pdf","COD_145","2.12  Translating and Starting a Program ",""],
["./printed/COD_607.pdf","COD_607","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_82.pdf","COD_82","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_A_45.pdf","COD_A_45","A.6   Floating Point Arithmetic ",""],
["./printed/COD_259.pdf","COD_259","3.5  Floating Point",""],
["./printed/COD_646.pdf","COD_646","7.5  Hardware Multithreading",""],
["./printed/COD_100.pdf","COD_100","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_346.pdf","COD_346","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_484.pdf","COD_484","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_447.pdf","COD_447","4.16  Exercises ",""],
["./printed/COD_88.pdf","COD_88","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_147.pdf","COD_147","2.12  Translating and Starting a Program ",""],
["./printed/COD_355.pdf","COD_355","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_508.pdf","COD_508","5.4  Virtual Memory  ",""],
["./printed/COD_536.pdf","COD_536","5.8  Parallelism and Memory Hierarchies  Cache Coherence",""],
["./printed/COD_599.pdf","COD_599","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_202.pdf","COD_202","2.21  Exercises ",""],
["./printed/COD_669.pdf","COD_669","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_494.pdf","COD_494","5.4  Virtual Memory  ",""],
["./printed/COD_444.pdf","COD_444","4.16  Exercises ",""],
["./printed/COD_A_41.pdf","COD_A_41","A.6   Floating Point Arithmetic ",""],
["./printed/COD_B_79.pdf","COD_B_79","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_264.pdf","COD_264","3.5  Floating Point",""],
["./printed/COD_450.pdf","COD_450","4.16  Exercises ",""],
["./printed/COD_320.pdf","COD_320","4.4  A Simple Implementation Scheme",""],
["./printed/COD_439.pdf","COD_439","4.16  Exercises ",""],
["./printed/COD_B_83.pdf","COD_B_83","B.12 Exercises B-83 B.10 [10] &#60;§§B.6, B.9&#62; Using SPIM, write and test a recursive program for solving the classic mathematical recreation, the Towers of Hanoi puzzle. (This will require the use of...",""],
["./printed/COD_A_44.pdf","COD_A_44","A.6   Floating Point Arithmetic ",""],
["./printed/COD_546.pdf","COD_546","5.11  Fallacies and Pitfalls  ",""],
["./printed/COD_302.pdf","COD_302","4.1  Introduction",""],
["./printed/COD_91.pdf","COD_91","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_403.pdf","COD_403","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_500.pdf","COD_500","5.4  Virtual Memory  ",""],
["./printed/COD_279.pdf","COD_279","3.8  Fallacies and Pitfalls  ",""],
["./printed/COD_51.pdf","COD_51","1.5  Fallacies and Pitfalls",""],
["./printed/COD_581.pdf","COD_581","6.4  Flash Storage  ",""],
["./printed/COD_384.pdf","COD_384","4.9  Exceptions ",""],
["./printed/COD_A_56.pdf","COD_A_56","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_83.pdf","COD_83","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_A_11.pdf","COD_A_11","A.2   GPU System Architectures ",""],
["./printed/COD_B_52.pdf","COD_B_52","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_213.pdf","COD_213","2.21  Exercises ",""],
["./printed/COD_620.pdf","COD_620","6.15  Exercises",""],
["./printed/COD_A_16.pdf","COD_A_16","A.3   Programming GPUs ",""],
["./printed/COD_159.pdf","COD_159","2.14  Arrays versus Pointers ",""],
["./printed/COD_435.pdf","COD_435","4.16  Exercises ",""],
["./printed/COD_A_9.pdf","COD_A_9","A.2   GPU System Architectures ",""],
["./printed/COD_470.pdf","COD_470","5.2  The Basics of Caches.",""],
["./printed/COD_B_13.pdf","COD_B_13","B.2   Assemblers",""],
["./printed/COD_304.pdf","COD_304","4.2  Logic Design Conventions ",""],
["./printed/COD_29.pdf","COD_29","1.4  Performance",""],
["./printed/COD_211.pdf","COD_211","2.21  Exercises ",""],
["./printed/COD_183.pdf","COD_183","2.21  Exercises ",""],
["./printed/COD_493.pdf","COD_493","5.4  Virtual Memory  ",""],
["./printed/COD_251.pdf","COD_251","3.5  Floating Point",""],
["./printed/COD_650.pdf","COD_650","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_252.pdf","COD_252","3.5  Floating Point",""],
["./printed/COD_178.pdf","COD_178","2.19  Concluding Remarks ",""],
["./printed/COD_182.pdf","COD_182","2.21  Exercises ",""],
["./printed/COD_572.pdf","COD_572","6.1  Introduction",""],
["./printed/COD_A_3.pdf","COD_A_3","A.1 Introduction A-3 A.2 GPU System Architectures A-7 A.3 Programming GPUs A-12 A.4 Multithreaded Multiprocessor Architecture A-25 A.5 Parallel Memory System A-36 A.6 Floating-point Arithmetic A-4...",""],
["./printed/COD_468.pdf","COD_468","5.2  The Basics of Caches.",""],
["./printed/COD_A_19.pdf","COD_A_19","A.3   Programming GPUs ",""],
["./printed/COD_319.pdf","COD_319","4.4  A Simple Implementation Scheme",""],
["./printed/COD_531.pdf","COD_531","5.7  Using a Finite-State Machine to Control a Simple Cache",""],
["./printed/COD_411.pdf","COD_411","4.16  Exercises ",""],
["./printed/COD_B_18.pdf","COD_B_18","B.3   Linkers",""],
["./printed/COD_154.pdf","COD_154","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_A_73.pdf","COD_A_73","A.9   Fallacies and Pitfalls",""],
["./printed/COD_131.pdf","COD_131","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_675.pdf","COD_675","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_135.pdf","COD_135","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_701.pdf","COD_701","7.15  Exercises ",""],
["./printed/COD_195.pdf","COD_195","2.21  Exercises ",""],
["./printed/COD_423.pdf","COD_423","4.16  Exercises ",""],
["./printed/COD_352.pdf","COD_352","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_399.pdf","COD_399","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_664.pdf","COD_664","7.9  Multiprocessor Benchmarks",""],
["./printed/COD_B_38.pdf","COD_B_38","B.8   Input and Output",""],
["./printed/COD_B_68.pdf","COD_B_68","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_39.pdf","COD_39","1.5  The Power Wall",""],
["./printed/COD_354.pdf","COD_354","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_B_59.pdf","COD_B_59","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_371.pdf","COD_371","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_275.pdf","COD_275","3.8  Fallacies and Pitfalls  ",""],
["./printed/COD_316.pdf","COD_316","4.4  A Simple Implementation Scheme",""],
["./printed/COD_B_36.pdf","COD_B_36","B.7   Exceptions and Interrupts",""],
["./printed/COD_48.pdf","COD_48","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_253.pdf","COD_253","3.5  Floating Point",""],
["./printed/COD_296.pdf","COD_296","3.11  Exercises ",""],
["./printed/COD_74.pdf","COD_74","1.8  Exercises",""],
["./printed/COD_361.pdf","COD_361","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_648.pdf","COD_648","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_B_31.pdf","COD_B_31","B.6   Procedure Call Convention",""],
["./printed/COD_452.pdf","COD_452","5.1  Introduction ",""],
["./printed/COD_488.pdf","COD_488","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_B_34.pdf","COD_B_34","B.7   Exceptions and Interrupts",""],
["./printed/COD_A_59.pdf","COD_A_59","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_480.pdf","COD_480","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_149.pdf","COD_149","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_165.pdf","COD_165","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_350.pdf","COD_350","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_591.pdf","COD_591","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_235.pdf","COD_235","3.3  Multiplication",""],
["./printed/COD_180.pdf","COD_180","2.21  Exercises ",""],
["./printed/COD_341.pdf","COD_341","4.5  An Overview of Pipelining. ",""],
["./printed/COD_61.pdf","COD_61","1.8  Exercises",""],
["./printed/COD_507.pdf","COD_507","5.4  Virtual Memory  ",""],
["./printed/COD_15.pdf","COD_15","1.3  Under the Covers",""],
["./printed/COD_630.pdf","COD_630","6.15  Exercises",""],
["./printed/COD_163.pdf","COD_163","2.16  Real Stuff  ARM Instructions ",""],
["./printed/COD_B_9.pdf","COD_B_9","B.1   Introduction",""],
["./printed/COD_A_10.pdf","COD_A_10","A.2   GPU System Architectures ",""],
["./printed/COD_529.pdf","COD_529","5.7  Using a Finite-State Machine to Control a Simple Cache",""],
["./printed/COD_318.pdf","COD_318","4.4  A Simple Implementation Scheme",""],
["./printed/COD_B_76.pdf","COD_B_76","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_A_54.pdf","COD_A_54","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_505.pdf","COD_505","5.4  Virtual Memory  ",""],
["./printed/COD_489.pdf","COD_489","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_35.pdf","COD_35","1.4  Performance",""],
["./printed/COD_B_43.pdf","COD_B_43","B.9   SPIM ",""],
["./printed/COD_B_14.pdf","COD_B_14","B.2   Assemblers",""],
["./printed/COD_141.pdf","COD_141","2.12  Translating and Starting a Program ",""],
["./printed/COD_174.pdf","COD_174","2.18  Fallacies and Pitfalls ",""],
["./printed/COD_363.pdf","COD_363","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_370.pdf","COD_370","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_606.pdf","COD_606","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_368.pdf","COD_368","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_B_56.pdf","COD_B_56","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_663.pdf","COD_663","7.8  Introduction to Multiprocessor Network Topologies",""],
["./printed/COD_562.pdf","COD_562","5.14  Exercises ",""],
["./printed/COD_587.pdf","COD_587","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_47.pdf","COD_47","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_491.pdf","COD_491","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_261.pdf","COD_261","3.5  Floating Point",""],
["./printed/COD_A_57.pdf","COD_A_57","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_170.pdf","COD_170","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_4.pdf","COD_4","1.1  Introduction",""],
["./printed/COD_348.pdf","COD_348","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_A_64.pdf","COD_A_64","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_578.pdf","COD_578","6.3  Disk Storage",""],
["./printed/COD_A_62.pdf","COD_A_62","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_503.pdf","COD_503","5.4  Virtual Memory  ",""],
["./printed/COD_525.pdf","COD_525","5.6  Virtual Machines.",""],
["./printed/COD_501.pdf","COD_501","5.4  Virtual Memory  ",""],
["./printed/COD_A_5.pdf","COD_A_5","A.1   Introduction ",""],
["./printed/COD_218.pdf","COD_218","2.21  Exercises ",""],
["./printed/COD_A_15.pdf","COD_A_15","A.3   Programming GPUs ",""],
["./printed/COD_427.pdf","COD_427","4.16  Exercises ",""],
["./printed/COD_44.pdf","COD_44","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_532.pdf","COD_532","5.7  Using a Finite-State Machine to Control a Simple Cache",""],
["./printed/COD_571.pdf","COD_571","6.1  Introduction",""],
["./printed/COD_A_39.pdf","COD_A_39","A.5   Parallel Memory System ",""],
["./printed/COD_232.pdf","COD_232","3.3  Multiplication",""],
["./printed/COD_502.pdf","COD_502","5.4  Virtual Memory  ",""],
["./printed/COD_464.pdf","COD_464","5.2  The Basics of Caches.",""],
["./printed/COD_611.pdf","COD_611","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_604.pdf","COD_604","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_485.pdf","COD_485","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_B_60.pdf","COD_B_60","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_509.pdf","COD_509","5.4  Virtual Memory  ",""],
["./printed/COD_613.pdf","COD_613","6.12  Fallacies and Pitfalls",""],
["./printed/COD_417.pdf","COD_417","4.16  Exercises ",""],
["./printed/COD_481.pdf","COD_481","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_A_12.pdf","COD_A_12","A.3   Programming GPUs ",""],
["./printed/COD_236.pdf","COD_236","3.4  Division  ",""],
["./printed/COD_A_28.pdf","COD_A_28","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_553.pdf","COD_553","5.14  Exercises ",""],
["./printed/COD_360.pdf","COD_360","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_601.pdf","COD_601","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_A_17.pdf","COD_A_17","A.3   Programming GPUs ",""],
["./printed/COD_B_17.pdf","COD_B_17","B.2   Assemblers",""],
["./printed/COD_467.pdf","COD_467","5.2  The Basics of Caches.",""],
["./printed/COD_610.pdf","COD_610","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_101.pdf","COD_101","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_128.pdf","COD_128","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_120.pdf","COD_120","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_A_43.pdf","COD_A_43","A.6   Floating Point Arithmetic ",""],
["./printed/COD_57.pdf","COD_57","1.8  Exercises",""],
["./printed/COD_684.pdf","COD_684","7.12  Fallacies and Pitfalls  ",""],
["./printed/COD_136.pdf","COD_136","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_698.pdf","COD_698","7.15  Exercises ",""],
["./printed/COD_B_4.pdf","COD_B_4","B.1   Introduction",""],
["./printed/COD_690.pdf","COD_690","7.15  Exercises ",""],
["./printed/COD_270.pdf","COD_270","3.6  Parallelism and Computer Arithmetic  Associativity ",""],
["./printed/COD_689.pdf","COD_689","7.15  Exercises ",""],
["./printed/COD_A_77.pdf","COD_A_77","A.11  Historical Perspective and Further Reading ",""],
["./printed/COD_504.pdf","COD_504","5.4  Virtual Memory  ",""],
["./printed/COD_254.pdf","COD_254","3.5  Floating Point",""],
["./printed/COD_78.pdf","COD_78","2.2  Operations of the Computer Hardware ",""],
["./printed/COD_590.pdf","COD_590","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_602.pdf","COD_602","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_460.pdf","COD_460","5.2  The Basics of Caches.",""],
["./printed/COD_624.pdf","COD_624","6.15  Exercises",""],
["./printed/COD_633.pdf","COD_633","7.1  Introduction",""],
["./printed/COD_A_72.pdf","COD_A_72","A.9   Fallacies and Pitfalls",""],
["./printed/COD_B_67.pdf","COD_B_67","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_600.pdf","COD_600","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_286.pdf","COD_286","3.11  Exercises ",""],
["./printed/COD_535.pdf","COD_535","5.8  Parallelism and Memory Hierarchies  Cache Coherence",""],
["./printed/COD_580.pdf","COD_580","6.4  Flash Storage  ",""],
["./printed/COD_207.pdf","COD_207","2.21  Exercises ",""],
["./printed/COD_614.pdf","COD_614","6.12  Fallacies and Pitfalls",""],
["./printed/COD_A_26.pdf","COD_A_26","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_75.pdf","COD_75","1.8  Exercises",""],
["./printed/COD_293.pdf","COD_293","3.11  Exercises ",""],
["./printed/COD_243.pdf","COD_243","3.5  Floating Point",""],
["./printed/COD_A_32.pdf","COD_A_32","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_A_21.pdf","COD_A_21","A.3   Programming GPUs ",""],
["./printed/COD_499.pdf","COD_499","5.4  Virtual Memory  ",""],
["./printed/COD_9.pdf","COD_9","1.1  Introduction",""],
["./printed/COD_699.pdf","COD_699","7.15  Exercises ",""],
["./printed/COD_538.pdf","COD_538","5.9  Advanced Material  Implementing Cache Controllers ",""],
["./printed/COD_520.pdf","COD_520","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_233.pdf","COD_233","3.3  Multiplication",""],
["./printed/COD_556.pdf","COD_556","5.14  Exercises ",""],
["./printed/COD_A_46.pdf","COD_A_46","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_672.pdf","COD_672","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_325.pdf","COD_325","4.4  A Simple Implementation Scheme",""],
["./printed/COD_24.pdf","COD_24","1.3  Under the Covers",""],
["./printed/COD_377.pdf","COD_377","4.8  Control Hazards",""],
["./printed/COD_98.pdf","COD_98","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_579.pdf","COD_579","6.3  Disk Storage",""],
["./printed/COD_357.pdf","COD_357","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_498.pdf","COD_498","5.4  Virtual Memory  ",""],
["./printed/COD_62.pdf","COD_62","1.8  Exercises",""],
["./printed/COD_366.pdf","COD_366","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_364.pdf","COD_364","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_105.pdf","COD_105","2.7  Instructions for Making Decisions ",""],
["./printed/COD_B_25.pdf","COD_B_25","B.6   Procedure Call Convention",""],
["./printed/COD_549.pdf","COD_549","5.14  Exercises ",""],
["./printed/COD_430.pdf","COD_430","4.16  Exercises ",""],
["./printed/COD_347.pdf","COD_347","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_B_70.pdf","COD_B_70","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_256.pdf","COD_256","3.5  Floating Point",""],
["./printed/COD_A_40.pdf","COD_A_40","A.5   Parallel Memory System ",""],
["./printed/COD_390.pdf","COD_390","4.9  Exceptions ",""],
["./printed/COD_386.pdf","COD_386","4.9  Exceptions ",""],
["./printed/COD_644.pdf","COD_644","7.4  Clusters and Other Message-Passing Multiprocessors",""],
["./printed/COD_618.pdf","COD_618","6.14  Historical Perspective and Further Reading",""],
["./printed/COD_667.pdf","COD_667","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_127.pdf","COD_127","2.9  Communicating with People ",""],
["./printed/COD_560.pdf","COD_560","5.14  Exercises ",""],
["./printed/COD_B_51.pdf","COD_B_51","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_B_22.pdf","COD_B_22","B.6   Procedure Call Convention",""],
["./printed/COD_331.pdf","COD_331","4.5  An Overview of Pipelining. ",""],
["./printed/COD_317.pdf","COD_317","4.4  A Simple Implementation Scheme",""],
["./printed/COD_241.pdf","COD_241","3.4  Division  ",""],
["./printed/COD_471.pdf","COD_471","5.2  The Basics of Caches.",""],
["./printed/COD_303.pdf","COD_303","4.2  Logic Design Conventions ",""],
["./printed/COD_437.pdf","COD_437","4.16  Exercises ",""],
["./printed/COD_280.pdf","COD_280","3.9  Concluding Remarks  ",""],
["./printed/COD_419.pdf","COD_419","4.16  Exercises ",""],
["./printed/COD_247.pdf","COD_247","3.5  Floating Point",""],
["./printed/COD_541.pdf","COD_541","5.10  Real Stuff  the AMD Opteron X4 (Barcelona) and Intel Nehalem Memory Hierarchies",""],
["./printed/COD_73.pdf","COD_73","1.8  Exercises",""],
["./printed/COD_497.pdf","COD_497","5.4  Virtual Memory  ",""],
["./printed/COD_305.pdf","COD_305","4.2  Logic Design Conventions ",""],
["./printed/COD_405.pdf","COD_405","4.11  Real Stuff  the AMD Opteron X4 (Barcelona) Pipeline.",""],
["./printed/COD_A_4.pdf","COD_A_4","A.1   Introduction ",""],
["./printed/COD_365.pdf","COD_365","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_592.pdf","COD_592","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_544.pdf","COD_544","5.11  Fallacies and Pitfalls  ",""],
["./printed/COD_A_22.pdf","COD_A_22","A.3   Programming GPUs ",""],
["./printed/COD_527.pdf","COD_527","5.6  Virtual Machines.",""],
["./printed/COD_385.pdf","COD_385","4.9  Exceptions ",""],
["./printed/COD_B_61.pdf","COD_B_61","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_196.pdf","COD_196","2.21  Exercises ",""],
["./printed/COD_596.pdf","COD_596","6.7  I/O Performance Measures  Examples from Disk and File Systems ",""],
["./printed/COD_179.pdf","COD_179","2.21  Exercises ",""],
["./printed/COD_228.pdf","COD_228","3.2  Addition and Subtraction ",""],
["./printed/COD_249.pdf","COD_249","3.5  Floating Point",""],
["./printed/COD_410.pdf","COD_410","4.16  Exercises ",""],
["./printed/COD_266.pdf","COD_266","3.5  Floating Point",""],
["./printed/COD_222.pdf","COD_222","2.21  Exercises ",""],
["./printed/COD_682.pdf","COD_682","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_210.pdf","COD_210","2.21  Exercises ",""],
["./printed/COD_184.pdf","COD_184","2.21  Exercises ",""],
["./printed/COD_B_48.pdf","COD_B_48","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_345.pdf","COD_345","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_69.pdf","COD_69","1.8  Exercises",""],
["./printed/COD_686.pdf","COD_686","7.13  Concluding Remarks  ",""],
["./printed/COD_102.pdf","COD_102","2.6  Logical Operations ",""],
["./printed/COD_206.pdf","COD_206","2.21  Exercises ",""],
["./printed/COD_139.pdf","COD_139","2.12  Translating and Starting a Program ",""],
["./printed/COD_359.pdf","COD_359","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_517.pdf","COD_517","5.4  Virtual Memory  ",""],
["./printed/COD_438.pdf","COD_438","4.16  Exercises ",""],
["./printed/COD_13.pdf","COD_13","1.3  Under the Covers",""],
["./printed/COD_312.pdf","COD_312","4.3  Building a Datapath  ",""],
["./printed/COD_215.pdf","COD_215","2.21  Exercises ",""],
["./printed/COD_A_63.pdf","COD_A_63","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_146.pdf","COD_146","2.12  Translating and Starting a Program ",""],
["./printed/COD_565.pdf","COD_565","5.14  Exercises ",""],
["./printed/COD_621.pdf","COD_621","6.15  Exercises",""],
["./printed/COD_A_61.pdf","COD_A_61","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_358.pdf","COD_358","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_144.pdf","COD_144","2.12  Translating and Starting a Program ",""],
["./printed/COD_327.pdf","COD_327","4.4  A Simple Implementation Scheme",""],
["./printed/COD_A_48.pdf","COD_A_48","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_239.pdf","COD_239","3.4  Division  ",""],
["./printed/COD_474.pdf","COD_474","5.2  The Basics of Caches.",""],
["./printed/COD_171.pdf","COD_171","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_300.pdf","COD_300","4.1  Introduction",""],
["./printed/COD_A_33.pdf","COD_A_33","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_237.pdf","COD_237","3.4  Division  ",""],
["./printed/COD_661.pdf","COD_661","7.8  Introduction to Multiprocessor Network Topologies",""],
["./printed/COD_30.pdf","COD_30","1.4  Performance",""],
["./printed/COD_428.pdf","COD_428","4.16  Exercises ",""],
["./printed/COD_308.pdf","COD_308","4.3  Building a Datapath  ",""],
["./printed/COD_616.pdf","COD_616","6.12  Fallacies and Pitfalls",""],
["./printed/COD_569.pdf","COD_569","5.14  Exercises ",""],
["./printed/COD_396.pdf","COD_396","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_340.pdf","COD_340","4.5  An Overview of Pipelining. ",""],
["./printed/COD_A_68.pdf","COD_A_68","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_582.pdf","COD_582","6.5  Connecting Processors, Memory, and I/O Devices ",""],
["./printed/COD_152.pdf","COD_152","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_45.pdf","COD_45","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_A_51.pdf","COD_A_51","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_103.pdf","COD_103","2.6  Logical Operations ",""],
["./printed/COD_126.pdf","COD_126","2.9  Communicating with People ",""],
["./printed/COD_16.pdf","COD_16","1.3  Under the Covers",""],
["./printed/COD_B_71.pdf","COD_B_71","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_455.pdf","COD_455","5.1  Introduction ",""],
["./printed/COD_696.pdf","COD_696","7.15  Exercises ",""],
["./printed/COD_12.pdf","COD_12","1.2  Below Your Program",""],
["./printed/COD_25.pdf","COD_25","1.3  Under the Covers",""],
["./printed/COD_A_35.pdf","COD_A_35","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_22.pdf","COD_22","1.3  Under the Covers",""],
["./printed/COD_32.pdf","COD_32","1.4  Performance",""],
["./printed/COD_420.pdf","COD_420","4.16  Exercises ",""],
["./printed/COD_109.pdf","COD_109","2.7  Instructions for Making Decisions ",""],
["./printed/COD_433.pdf","COD_433","4.16  Exercises ",""],
["./printed/COD_603.pdf","COD_603","6.9  Parallelism and I/O  Redundant Arrays of Inexpensive Disks",""],
["./printed/COD_454.pdf","COD_454","5.1  Introduction ",""],
["./printed/COD_53.pdf","COD_53","1.5  Fallacies and Pitfalls",""],
["./printed/COD_A_36.pdf","COD_A_36","A.5   Parallel Memory System ",""],
["./printed/COD_79.pdf","COD_79","2.2  Operations of the Computer Hardware ",""],
["./printed/COD_229.pdf","COD_229","3.2  Addition and Subtraction ",""],
["./printed/COD_281.pdf","COD_281","3.9  Concluding Remarks  ",""],
["./printed/COD_306.pdf","COD_306","4.2  Logic Design Conventions ",""],
["./printed/COD_85.pdf","COD_85","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_A_47.pdf","COD_A_47","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_451.pdf","COD_451","4.16  Exercises ",""],
["./printed/COD_448.pdf","COD_448","4.16  Exercises ",""],
["./printed/COD_B_78.pdf","COD_B_78","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_A_25.pdf","COD_A_25","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_344.pdf","COD_344","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_257.pdf","COD_257","3.5  Floating Point",""],
["./printed/COD_B_66.pdf","COD_B_66","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_198.pdf","COD_198","2.21  Exercises ",""],
["./printed/COD_543.pdf","COD_543","5.11  Fallacies and Pitfalls  ",""],
["./printed/COD_315.pdf","COD_315","4.3  Building a Datapath  ",""],
["./printed/COD_214.pdf","COD_214","2.21  Exercises ",""],
["./printed/COD_637.pdf","COD_637","7.2  The Difﬁculty of Creating Parallel Processing Programs",""],
["./printed/COD_449.pdf","COD_449","4.16  Exercises ",""],
["./printed/COD_157.pdf","COD_157","2.14  Arrays versus Pointers ",""],
["./printed/COD_311.pdf","COD_311","4.3  Building a Datapath  ",""],
["./printed/COD_412.pdf","COD_412","4.16  Exercises ",""],
["./printed/COD_59.pdf","COD_59","1.8  Exercises",""],
["./printed/COD_21.pdf","COD_21","1.3  Under the Covers",""],
["./printed/COD_387.pdf","COD_387","4.9  Exceptions ",""],
["./printed/COD_576.pdf","COD_576","6.3  Disk Storage",""],
["./printed/COD_307.pdf","COD_307","4.3  Building a Datapath  ",""],
["./printed/COD_379.pdf","COD_379","4.8  Control Hazards",""],
["./printed/COD_295.pdf","COD_295","3.11  Exercises ",""],
["./printed/COD_134.pdf","COD_134","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_B_2.pdf","COD_B_2","B A P P E N D I X Assemblers, Linkers, and the SPIM Fear of serious injury Simulator cannot alone justify James R. Larus suppression of free Microsoft Research speech and assembly. Microsoft Louis...",""],
["./printed/COD_217.pdf","COD_217","2.21  Exercises ",""],
["./printed/COD_598.pdf","COD_598","6.8  Designing an I/O System",""],
["./printed/COD_181.pdf","COD_181","2.21  Exercises ",""],
["./printed/COD_383.pdf","COD_383","4.8  Control Hazards",""],
["./printed/COD_671.pdf","COD_671","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_554.pdf","COD_554","5.14  Exercises ",""],
["./printed/COD_483.pdf","COD_483","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_369.pdf","COD_369","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_216.pdf","COD_216","2.21  Exercises ",""],
["./printed/COD_63.pdf","COD_63","1.8  Exercises",""],
["./printed/COD_426.pdf","COD_426","4.16  Exercises ",""],
["./printed/COD_17.pdf","COD_17","1.3  Under the Covers",""],
["./printed/COD_539.pdf","COD_539","5.10  Real Stuff  the AMD Opteron X4 (Barcelona) and Intel Nehalem Memory Hierarchies",""],
["./printed/COD_A_20.pdf","COD_A_20","A.3   Programming GPUs ",""],
["./printed/COD_208.pdf","COD_208","2.21  Exercises ",""],
["./printed/COD_586.pdf","COD_586","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_627.pdf","COD_627","6.15  Exercises",""],
["./printed/COD_573.pdf","COD_573","6.2  Dependability, Reliability, and Availability ",""],
["./printed/COD_B_10.pdf","COD_B_10","B.2   Assemblers",""],
["./printed/COD_110.pdf","COD_110","2.7  Instructions for Making Decisions ",""],
["./printed/COD_90.pdf","COD_90","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_657.pdf","COD_657","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_244.pdf","COD_244","3.5  Floating Point",""],
["./printed/COD_458.pdf","COD_458","5.2  The Basics of Caches.",""],
["./printed/COD_273.pdf","COD_273","3.7  Real Stuff  Floating Point in the x86 ",""],
["./printed/COD_A_29.pdf","COD_A_29","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_212.pdf","COD_212","2.21  Exercises ",""],
["./printed/COD_231.pdf","COD_231","3.3  Multiplication",""],
["./printed/COD_41.pdf","COD_41","1.6  The Sea Change  The Switch from Uniprocessors to Multiprocessors",""],
["./printed/COD_292.pdf","COD_292","3.11  Exercises ",""],
["./printed/COD_A_13.pdf","COD_A_13","A.3   Programming GPUs ",""],
["./printed/COD_B_39.pdf","COD_B_39","B.8   Input and Output",""],
["./printed/COD_687.pdf","COD_687","7.13  Concluding Remarks  ",""],
["./printed/COD_116.pdf","COD_116","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_197.pdf","COD_197","2.21  Exercises ",""],
["./printed/COD_395.pdf","COD_395","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_570.pdf","COD_570","6.1  Introduction",""],
["./printed/COD_204.pdf","COD_204","2.21  Exercises ",""],
["./printed/COD_652.pdf","COD_652","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_A_18.pdf","COD_A_18","A.3   Programming GPUs ",""],
["./printed/COD_B_26.pdf","COD_B_26","B.6   Procedure Call Convention",""],
["./printed/COD_230.pdf","COD_230","3.3  Multiplication",""],
["./printed/COD_343.pdf","COD_343","4.5  An Overview of Pipelining. ",""],
["./printed/COD_158.pdf","COD_158","2.14  Arrays versus Pointers ",""],
["./printed/COD_37.pdf","COD_37","1.4  Performance",""],
["./printed/COD_221.pdf","COD_221","2.21  Exercises ",""],
["./printed/COD_10.pdf","COD_10","1.2  Below Your Program",""],
["./printed/COD_330.pdf","COD_330","4.5  An Overview of Pipelining. ",""],
["./printed/COD_496.pdf","COD_496","5.4  Virtual Memory  ",""],
["./printed/COD_94.pdf","COD_94","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_679.pdf","COD_679","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_95.pdf","COD_95","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_674.pdf","COD_674","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_B_20.pdf","COD_B_20","B.5   Memory Usage",""],
["./printed/COD_479.pdf","COD_479","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_548.pdf","COD_548","5.14  Exercises ",""],
["./printed/COD_691.pdf","COD_691","7.15  Exercises ",""],
["./printed/COD_653.pdf","COD_653","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_B_12.pdf","COD_B_12","B.2   Assemblers",""],
["./printed/COD_685.pdf","COD_685","7.12  Fallacies and Pitfalls  ",""],
["./printed/COD_76.pdf","COD_76","2.1  Introduction ",""],
["./printed/COD_322.pdf","COD_322","4.4  A Simple Implementation Scheme",""],
["./printed/COD_632.pdf","COD_632","7.1  Introduction",""],
["./printed/COD_92.pdf","COD_92","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_86.pdf","COD_86","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_362.pdf","COD_362","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_97.pdf","COD_97","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_577.pdf","COD_577","6.3  Disk Storage",""],
["./printed/COD_351.pdf","COD_351","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_445.pdf","COD_445","4.16  Exercises ",""],
["./printed/COD_693.pdf","COD_693","7.15  Exercises ",""],
["./printed/COD_A_49.pdf","COD_A_49","A.7   Real Stuff  The NVIDIA GeForce 8800 ",""],
["./printed/COD_434.pdf","COD_434","4.16  Exercises ",""],
["./printed/COD_133.pdf","COD_133","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_142.pdf","COD_142","2.12  Translating and Starting a Program ",""],
["./printed/COD_B_49.pdf","COD_B_49","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_B_11.pdf","COD_B_11","B.2   Assemblers",""],
["./printed/COD_B_58.pdf","COD_B_58","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_77.pdf","COD_77","2.2  Operations of the Computer Hardware ",""],
["./printed/COD_B_27.pdf","COD_B_27","B.6   Procedure Call Convention",""],
["./printed/COD_339.pdf","COD_339","4.5  An Overview of Pipelining. ",""],
["./printed/COD_203.pdf","COD_203","2.21  Exercises ",""],
["./printed/COD_A_14.pdf","COD_A_14","A.3   Programming GPUs ",""],
["./printed/COD_153.pdf","COD_153","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_A_76.pdf","COD_A_76","A.10  Concluding Remarks ",""],
["./printed/COD_540.pdf","COD_540","5.10  Real Stuff  the AMD Opteron X4 (Barcelona) and Intel Nehalem Memory Hierarchies",""],
["./printed/COD_173.pdf","COD_173","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_329.pdf","COD_329","4.4  A Simple Implementation Scheme",""],
["./printed/COD_B_24.pdf","COD_B_24","B.6   Procedure Call Convention",""],
["./printed/COD_486.pdf","COD_486","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_199.pdf","COD_199","2.21  Exercises ",""],
["./printed/COD_167.pdf","COD_167","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_283.pdf","COD_283","3.11  Exercises ",""],
["./printed/COD_46.pdf","COD_46","1.7  Real Stuff  Manufacturing and Benchmarking the AMD Opteron X4",""],
["./printed/COD_164.pdf","COD_164","2.16  Real Stuff  ARM Instructions ",""],
["./printed/COD_516.pdf","COD_516","5.4  Virtual Memory  ",""],
["./printed/COD_70.pdf","COD_70","1.8  Exercises",""],
["./printed/COD_205.pdf","COD_205","2.21  Exercises ",""],
["./printed/COD_391.pdf","COD_391","4.10  Parallelism and Advanced Instruction-Level Parallelism",""],
["./printed/COD_B_19.pdf","COD_B_19","B.4   Loading",""],
["./printed/COD_277.pdf","COD_277","3.8  Fallacies and Pitfalls  ",""],
["./printed/COD_104.pdf","COD_104","2.6  Logical Operations ",""],
["./printed/COD_80.pdf","COD_80","2.3  Operands of the Computer Hardware ",""],
["./printed/COD_622.pdf","COD_622","6.15  Exercises",""],
["./printed/COD_629.pdf","COD_629","6.15  Exercises",""],
["./printed/COD_375.pdf","COD_375","4.8  Control Hazards",""],
["./printed/COD_656.pdf","COD_656","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_673.pdf","COD_673","7.10  Rooﬂine  A Simple Performance Model",""],
["./printed/COD_461.pdf","COD_461","5.2  The Basics of Caches.",""],
["./printed/COD_356.pdf","COD_356","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_462.pdf","COD_462","5.2  The Basics of Caches.",""],
["./printed/COD_58.pdf","COD_58","1.8  Exercises",""],
["./printed/COD_337.pdf","COD_337","4.5  An Overview of Pipelining. ",""],
["./printed/COD_137.pdf","COD_137","2.11  Parallelism and Instructions  Synchronization ",""],
["./printed/COD_290.pdf","COD_290","3.11  Exercises ",""],
["./printed/COD_301.pdf","COD_301","4.1  Introduction",""],
["./printed/COD_156.pdf","COD_156","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_514.pdf","COD_514","5.4  Virtual Memory  ",""],
["./printed/COD_415.pdf","COD_415","4.16  Exercises ",""],
["./printed/COD_584.pdf","COD_584","6.5  Connecting Processors, Memory, and I/O Devices ",""],
["./printed/COD_B_8.pdf","COD_B_8","B.1   Introduction",""],
["./printed/COD_43.pdf","COD_43","1.6  The Sea Change  The Switch from Uniprocessors to Multiprocessors",""],
["./printed/COD_186.pdf","COD_186","2.21  Exercises ",""],
["./printed/COD_612.pdf","COD_612","6.11  Advanced Topics  Networks",""],
["./printed/COD_114.pdf","COD_114","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_119.pdf","COD_119","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_487.pdf","COD_487","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_353.pdf","COD_353","4.6  Pipelined Datapath and Control  ",""],
["./printed/COD_106.pdf","COD_106","2.7  Instructions for Making Decisions ",""],
["./printed/COD_209.pdf","COD_209","2.21  Exercises ",""],
["./printed/COD_506.pdf","COD_506","5.4  Virtual Memory  ",""],
["./printed/COD_148.pdf","COD_148","2.12  Translating and Starting a Program ",""],
["./printed/COD_645.pdf","COD_645","7.5  Hardware Multithreading",""],
["./printed/COD_227.pdf","COD_227","3.2  Addition and Subtraction ",""],
["./printed/COD_B_35.pdf","COD_B_35","B.7   Exceptions and Interrupts",""],
["./printed/COD_27.pdf","COD_27","1.4  Performance",""],
["./printed/COD_245.pdf","COD_245","3.5  Floating Point",""],
["./printed/COD_191.pdf","COD_191","2.21  Exercises ",""],
["./printed/COD_268.pdf","COD_268","3.5  Floating Point",""],
["./printed/COD_B_55.pdf","COD_B_55","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_B_41.pdf","COD_B_41","B.9   SPIM ",""],
["./printed/COD_A_58.pdf","COD_A_58","A.8   Real Stuff  Mapping Applications to GPUs. ",""],
["./printed/COD_B_73.pdf","COD_B_73","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_B_69.pdf","COD_B_69","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_510.pdf","COD_510","5.4  Virtual Memory  ",""],
["./printed/COD_323.pdf","COD_323","4.4  A Simple Implementation Scheme",""],
["./printed/COD_332.pdf","COD_332","4.5  An Overview of Pipelining. ",""],
["./printed/COD_B_3.pdf","COD_B_3","B.1 Introduction B-3 B.2 Assemblers B-10 B.3 Linkers B-18 B.4 Loading B-19 B.5 Memory Usage B-20 B.6 Procedure Call Convention B-22 B.7 Exceptions and Interrupts B-33 B.8 Input and Output B-38 B.9...",""],
["./printed/COD_626.pdf","COD_626","6.15  Exercises",""],
["./printed/COD_409.pdf","COD_409","4.16  Exercises ",""],
["./printed/COD_583.pdf","COD_583","6.5  Connecting Processors, Memory, and I/O Devices ",""],
["./printed/COD_B_75.pdf","COD_B_75","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_551.pdf","COD_551","5.14  Exercises ",""],
["./printed/COD_187.pdf","COD_187","2.21  Exercises ",""],
["./printed/COD_511.pdf","COD_511","5.4  Virtual Memory  ",""],
["./printed/COD_373.pdf","COD_373","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_B_80.pdf","COD_B_80","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_258.pdf","COD_258","3.5  Floating Point",""],
["./printed/COD_288.pdf","COD_288","3.11  Exercises ",""],
["./printed/COD_160.pdf","COD_160","2.14  Arrays versus Pointers ",""],
["./printed/COD_651.pdf","COD_651","7.6  SISD, MIMD, SIMD, SPMD, and Vector",""],
["./printed/COD_226.pdf","COD_226","3.2  Addition and Subtraction ",""],
["./printed/COD_513.pdf","COD_513","5.4  Virtual Memory  ",""],
["./printed/COD_B_53.pdf","COD_B_53","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_B_21.pdf","COD_B_21","B.5   Memory Usage",""],
["./printed/COD_550.pdf","COD_550","5.14  Exercises ",""],
["./printed/COD_192.pdf","COD_192","2.21  Exercises ",""],
["./printed/COD_676.pdf","COD_676","7.11  Real Stuff  Benchmarking Four Multicores Using the Rooﬂine Model",""],
["./printed/COD_B_47.pdf","COD_B_47","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_588.pdf","COD_588","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_523.pdf","COD_523","5.5  A Common Framework for Memory Hierarchies ",""],
["./printed/COD_291.pdf","COD_291","3.11  Exercises ",""],
["./printed/COD_B_33.pdf","COD_B_33","B.7   Exceptions and Interrupts",""],
["./printed/COD_326.pdf","COD_326","4.4  A Simple Implementation Scheme",""],
["./printed/COD_477.pdf","COD_477","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_A_27.pdf","COD_A_27","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_697.pdf","COD_697","7.15  Exercises ",""],
["./printed/COD_595.pdf","COD_595","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_19.pdf","COD_19","1.3  Under the Covers",""],
["./printed/COD_547.pdf","COD_547","5.12  Concluding Remarks  ",""],
["./printed/COD_466.pdf","COD_466","5.2  The Basics of Caches.",""],
["./printed/COD_42.pdf","COD_42","1.6  The Sea Change  The Switch from Uniprocessors to Multiprocessors",""],
["./printed/COD_666.pdf","COD_666","7.9  Multiprocessor Benchmarks",""],
["./printed/COD_B_40.pdf","COD_B_40","B.9   SPIM ",""],
["./printed/COD_64.pdf","COD_64","1.8  Exercises",""],
["./printed/COD_115.pdf","COD_115","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_99.pdf","COD_99","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_166.pdf","COD_166","2.17  Real Stuff  x86 Instructions ",""],
["./printed/COD_469.pdf","COD_469","5.2  The Basics of Caches.",""],
["./printed/COD_250.pdf","COD_250","3.5  Floating Point",""],
["./printed/COD_276.pdf","COD_276","3.8  Fallacies and Pitfalls  ",""],
["./printed/COD_113.pdf","COD_113","2.8  Supporting Procedures in Computer Hardware ",""],
["./printed/COD_378.pdf","COD_378","4.8  Control Hazards",""],
["./printed/COD_151.pdf","COD_151","2.13  A C Sort Example to Put It All Together ",""],
["./printed/COD_490.pdf","COD_490","5.3  Measuring and Improving Cache Performance ",""],
["./printed/COD_87.pdf","COD_87","2.4  Signed and Unsigned Numbers ",""],
["./printed/COD_108.pdf","COD_108","2.7  Instructions for Making Decisions ",""],
["./printed/COD_655.pdf","COD_655","7.7  Introduction to Graphics Processing Units",""],
["./printed/COD_298.pdf","COD_298","3.11  Exercises ",""],
["./printed/COD_692.pdf","COD_692","7.15  Exercises ",""],
["./printed/COD_436.pdf","COD_436","4.16  Exercises ",""],
["./printed/COD_472.pdf","COD_472","5.2  The Basics of Caches.",""],
["./printed/COD_289.pdf","COD_289","3.11  Exercises ",""],
["./printed/COD_A_23.pdf","COD_A_23","A.3   Programming GPUs ",""],
["./printed/COD_3.pdf","COD_3","1.7 Real Stuff: Manufacturing and Benchmarking the AMD Opteron X4 44 1.8 Fallacies and Pitfalls 51 1.9 Concluding Remarks 54 1.10 Historical Perspective and Further Reading 55 1.11 Exercises 56 1....",""],
["./printed/COD_638.pdf","COD_638","7.3  Shared Memory Multiprocessors",""],
["./printed/COD_623.pdf","COD_623","6.15  Exercises",""],
["./printed/COD_526.pdf","COD_526","5.6  Virtual Machines.",""],
["./printed/COD_B_29.pdf","COD_B_29","B.6   Procedure Call Convention",""],
["./printed/COD_B_32.pdf","COD_B_32","B.6   Procedure Call Convention",""],
["./printed/COD_B_63.pdf","COD_B_63","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_96.pdf","COD_96","2.5  Representing Instructions in the Computer ",""],
["./printed/COD_223.pdf","COD_223","2.21  Exercises ",""],
["./printed/COD_564.pdf","COD_564","5.14  Exercises ",""],
["./printed/COD_278.pdf","COD_278","3.8  Fallacies and Pitfalls  ",""],
["./printed/COD_608.pdf","COD_608","6.10  Real Stuff  Sun Fire x4150 Server.",""],
["./printed/COD_594.pdf","COD_594","6.6  Interfacing I/O Devices to the Processor, Memory, and Operating System ",""],
["./printed/COD_321.pdf","COD_321","4.4  A Simple Implementation Scheme",""],
["./printed/COD_545.pdf","COD_545","5.11  Fallacies and Pitfalls  ",""],
["./printed/COD_641.pdf","COD_641","7.4  Clusters and Other Message-Passing Multiprocessors",""],
["./printed/COD_125.pdf","COD_125","2.9  Communicating with People ",""],
["./printed/COD_B_62.pdf","COD_B_62","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_A_30.pdf","COD_A_30","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_367.pdf","COD_367","4.7  Data Hazards  Forwarding versus Stalling  ",""],
["./printed/COD_A_31.pdf","COD_A_31","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_A_34.pdf","COD_A_34","A.4   Multithreaded Multiprocessor Architecture ",""],
["./printed/COD_269.pdf","COD_269","3.5  Floating Point",""],
["./printed/COD_B_45.pdf","COD_B_45","B.10  MIPS R2000 Assembly Language",""],
["./printed/COD_561.pdf","COD_561","5.14  Exercises ",""],
["./printed/COD_132.pdf","COD_132","2.10  MIPS Addressing for 32-Bit Immediates and Addresses ",""],
["./printed/COD_B_37.pdf","COD_B_37","B.7   Exceptions and Interrupts",""],
["./search.html","Computer Organization and Design - Search","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Search this site Enter one or...",""],
["./index.html","Computer Organization and Design - Home","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Copyright 2009 Elsevier ",""],
["./resources/spim.pdf","spim","Getting Started with spim 1 Getting Started with spim The simple version of SPIM is called spim on Windows and Unix. It can be run from any console or by another program. Although spim may be more...",""],
["./resources/xspim.pdf","xspim","Getting Started with xspim 1 Getting Started with xspim If you are going to use xspim on Unix or Linux, this is the ﬁrst section to read. If you are going to use PCSpim on Microsoft Windows, skip ...",""],
["./resources/index.pdf","index.pdf","Computer Organization and Design Demo document ",""],
["./resources/further-reading.pdf","Further Reading","Further Reading Chapter 1 Barroso, L. and U. Hölzle [2007]. &#8220;The case for energy-proportional computing,&#8221; IEEE Computer, December. A plea to change the nature of computer components so that they u...",""],
["./resources/SPIM_command-line.pdf","SPIM_commandline_option","SPIM Command Line Options 1 SPIM Command Line Options All versions of SPIM (spim, xspim, and PCSpim) have command line options that control how SPIM starts running. The general format is spim argu...",""],
["./resources/Appendix/Appendix-D-P374493.pdf","Appendix D  Mapping Control to Hardware","DA P P E N D I X Mapping Control A custom format such as this is slave to the to Hardware architecture of the D.1 Introduction D-3 hardware and the D.2 Implementing Combinational Control instructi...",""],
["./resources/Appendix/CDA.11-P374493.pdf","A.11  Historical Perspective and Further Reading","A.11 Historical Perspective and Further Reading Graphics Pipeline Evolution 3D graphics pipeline hardware evolved from the large expensive systems of the early 1980s to small workstations and then...",""],
["./resources/Appendix/Appendix-E-P374493.pdf","Appendix E  A Survey of RISC Architectures for Desktop, Server, and Embedded Computers","EA P P E N D I X A Survey of RISC Architectures for RISC: any computer Desktop, Server, and announced after 1985. Embedded Computers Steven Przybylskic A Designer of the Stanford MIPS E.1 Introduc...",""],
["./resources/Appendix/Appendix-C-P374493.pdf","Appendix C  The Basics of Logic Design","CA P P E N D I X The Basics of Logic Design C.1 Introduction C-3 I always loved that C.2 Gates, Truth Tables, and Logic word, Boolean. Equations C-4 C.3 Combinational Logic C-9 Claude Shannon C.4 ...",""],
["./resources/vhdl-tutorial.pdf","vhdl-tutorial.book","VHDL Tutorial Peter J. Ashenden EDA CONSULTANT, ASHENDEN DESIGNS PTY. LTD. www.ashenden.com.au &#169; 2004 by Elsevier Science (USA) All rights reserved 1 Introduction The purpose of this tutorial is t...",""],
["./resources/glossary.pdf","Glossary","Glossary absolute address A variable’s or routine’s aliasing A situation in which the same actual address in memory. object is accessed by two addresses; can abstraction A model that renders lower...",""],
["./resources/Chapters/CD5.13-P374493.pdf","5.13  Historical Perspective and Further Reading",". . . the one single develop- Historical Perspective and Further ment that put computers 5.13 on their feet was the Reading invention of a reliable form of memory, namely, the core This history se...",""],
["./resources/Chapters/CD1.10-P374493.pdf","1.10  Historical Perspective and Further Reading","An active ﬁeld of science is Historical Perspective and Further like an immense anthill; the 1.10 Reading individual almost vanishes into the mass of minds tumbling over each other, For each chapt...",""],
["./resources/Chapters/CD7.14-P374493.pdf","7.14  Historical Perspective and Further Reading","Historical Perspective and Further 7.14 Reading There is a tremendous amount of history in multiprocessors; in this section we divide our discussion by both time period and architecture. We start ...",""],
["./resources/Chapters/CD2.20-P374493.pdf","2.20  Historical Perspective and Further Reading","2.20 Historical Perspective and Further Reading This section surveys the history of instruction set architectures over time, and we give a short history of programming languages and compilers. ISA...",""],
["./resources/Chapters/CD6.11-P374493.pdf","6.11  Advanced Topics: Networks","6.11 Advanced Topics: Networks Networks are growing in popularity over time, and unlike other I/O devices, there are many books and courses on them. For readers who have not taken courses or read ...",""],
["./resources/Chapters/CD5.9-P374493.pdf","5.9  Advanced Material: Implementing Cache Controllers","Advanced Material: Implementing Cache 5.9 Controllers The section starts with the SystemVerilog of the cache controller from Section 5.7 in eight ﬁgures. It then goes into details of an example ca...",""],
["./resources/Chapters/CD3.10-P374493.pdf","3.10  Historical Perspective and Further Reading","Gresham’s Law (&#8220;Bad money Historical Perspective and Further drives out Good&#8221;) for 3.10 computers would say, &#8220;The Reading Fast drives out the Slow even if the Fast is wrong.&#8221; This section surveys ...",""],
["./resources/Chapters/CD4.15-P374493.pdf","4.15  Historical Perspective and Further Reading","supercomputer: Any Historical Perspective and Further machine still on the drawing 4.15 Reading board. Stan Kelly-Bootle, The Devil’s DP Dictionary, 1981 This section discusses the history of the ...",""],
["./resources/Chapters/CD2.15-P374493.pdf","2.15  Advanced Material: Compiling C and Interpreting Java","Advanced Material: Compiling C and 2.15 Interpreting Java This section gives a brief overview of how the C compiler works and how Java is executed. Because the compiler will signiﬁcantly affect th...",""],
["./resources/Chapters/CD4.12-P374493.pdf","4.12  An Introduction to Digital Design Using a Hardware Design Language","An Introduction to Digital Design Using a 4.12 Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations This CD section covers hardware decription langauges and ...",""],
["./resources/Chapters/CD6.14-P374493.pdf","6.14  Historical Perspective and Further Reading","Historical Perspective and Further 6.14 Reading The history of I/O systems is a fascinating one. This section gives a brief history of magnetic disks, RAID, databases, the Internet, the World Wide...",""],
["./resources/PCSpim.pdf","PCSpim","Getting Started with PCSpim 1 Getting Started with PCSpim If you are going to use PCspim on Microsoft Windows, this is the ﬁrst section to read. If you are going to use xspim on Unix, go back to t...",""],
["./Advanced-Content-and-Appendixes.html","Computer Organization and Design - Advanced Content and Appendixes","Home Using this CD Historical Perspectives and Further Reading Advanced Content and Appendixes Glossary Index Further Reading Tutorials Software Search Companion site Advanced Content Section 2.15...",""]];
