<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Halos: E:/Ausbildung/Semester3/Kopie von AVR32_Work1/Halos_Development/src/hal/ports/avr32/ap7x/ap7000/mt481c2m32b2tg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>E:/Ausbildung/Semester3/Kopie von AVR32_Work1/Halos_Development/src/hal/ports/avr32/ap7x/ap7000/mt481c2m32b2tg.h</h1><a href="mt481c2m32b2tg_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* This header file is part of the ATMEL AVR32-SoftwareFramework-AT32AP7000-1.0.0 Release */</span>
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="comment">/*This file is prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00020"></a>00020 <span class="comment">/* Copyright (C) 2006-2008, Atmel Corporation All rights reserved.</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00023"></a>00023 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00026"></a>00026 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00029"></a>00029 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00030"></a>00030 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00033"></a>00033 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00034"></a>00034 <span class="comment"> *</span>
<a name="l00035"></a>00035 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00036"></a>00036 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00037"></a>00037 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00038"></a>00038 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00039"></a>00039 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00040"></a>00040 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00041"></a>00041 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00042"></a>00042 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00043"></a>00043 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00044"></a>00044 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00045"></a>00045 <span class="comment"> */</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef _MT481C2M32B2TG_H_</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define _MT481C2M32B2TG_H_</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="comment">/*</span>
<a name="l00053"></a>00053 <span class="comment">These values are device specific. Consult the datasheet for</span>
<a name="l00054"></a>00054 <span class="comment">the given device for more information</span>
<a name="l00055"></a>00055 <span class="comment">*/</span>
<a name="l00056"></a>00056 
<a name="l00060"></a>00060 <span class="comment">// number of cols = 256  -&gt;  8 col bits</span>
<a name="l00061"></a><a class="code" href="mt481c2m32b2tg_8h.html#c30aecdb3c8680ab2eece9b5259d3479">00061</a> <span class="preprocessor">#define SDRAM_COL_BITS  9</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>
<a name="l00066"></a>00066 <span class="comment">// number of rows = 2048 -&gt; 11 row bits</span>
<a name="l00067"></a><a class="code" href="mt481c2m32b2tg_8h.html#1e8b3213104955ec593852e69e2a7aad">00067</a> <span class="preprocessor">#define SDRAM_ROW_BITS  13</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00072"></a>00072 <span class="comment">// number of banks = 4   -&gt;  2 bank bits</span>
<a name="l00073"></a><a class="code" href="mt481c2m32b2tg_8h.html#896319a196dc59213dcc1cb08995e120">00073</a> <span class="preprocessor">#define SDRAM_BANK_BITS 2</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 
<a name="l00079"></a>00079 <span class="comment">// Refresh rate</span>
<a name="l00080"></a>00080 <span class="comment">// Use 15.6 uS = 15600 ns.</span>
<a name="l00081"></a>00081 <span class="comment">// With cpu hz 20 MHz = 50 ns clock cycle :</span>
<a name="l00082"></a>00082 <span class="comment">// Refresh rate = 15600 ns / 50 ns = 312 clock cycles</span>
<a name="l00083"></a>00083 <span class="comment">// Generic formula for chip (156 * (CPU_HZ / 1000) ) / 10000</span>
<a name="l00084"></a><a class="code" href="mt481c2m32b2tg_8h.html#b7d533d7b18455c14d514c201a9c1c85">00084</a> <span class="preprocessor">#define SDRAM_TR 312</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 
<a name="l00090"></a>00090 <span class="comment">// CAS Latency: 3</span>
<a name="l00091"></a>00091 <span class="comment">// Should be 3 for Speed grade -5 part (up to 200Mhz)</span>
<a name="l00092"></a><a class="code" href="mt481c2m32b2tg_8h.html#2e88af10dbd9bed2641d48ef00571954">00092</a> <span class="preprocessor">#define SDRAM_CAS 3</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00097"></a>00097 <span class="comment">// Min: 2ck</span>
<a name="l00098"></a><a class="code" href="mt481c2m32b2tg_8h.html#e9a0212f01930fe74d77aa67f986eb22">00098</a> <span class="preprocessor">#define SDRAM_TWR 2</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00104"></a>00104 <span class="comment">// Min 55 ns -&gt; 55 / 50 ~=  2</span>
<a name="l00105"></a><a class="code" href="mt481c2m32b2tg_8h.html#79f005214551a79c0bde41ccd51a54c7">00105</a> <span class="preprocessor">#define SDRAM_TRC 7</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="comment">// 15 ns -&gt; 15 / 50 ~= 1</span>
<a name="l00111"></a><a class="code" href="mt481c2m32b2tg_8h.html#151d0603d3b97dd3c099732a8c890adb">00111</a> <span class="preprocessor">#define SDRAM_TRP 2</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="comment">//15 ns -&gt; 15 / 50 ~= 1</span>
<a name="l00116"></a><a class="code" href="mt481c2m32b2tg_8h.html#d85453f4efb53f343c888878a5455b06">00116</a> <span class="preprocessor">#define SDRAM_TRCD 2</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="comment">// 42 ns -&gt; 42 / 50 ~= 1</span>
<a name="l00122"></a><a class="code" href="mt481c2m32b2tg_8h.html#6970701fa2f373c8add41a374ff45493">00122</a> <span class="preprocessor">#define SDRAM_TRAS 5</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00127"></a>00127 <span class="comment">// 55 ns -&gt; 55 / 50 ~= 2</span>
<a name="l00128"></a><a class="code" href="mt481c2m32b2tg_8h.html#5fd22f4aed855f302e992e9148d840c7">00128</a> <span class="preprocessor">#define SDRAM_TXSR 5</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00131"></a><a class="code" href="mt481c2m32b2tg_8h.html#abac5a76a989b212e8621a99472aa471">00131</a> <span class="preprocessor">#define SDRAM_INIT_AUTO_REFRESH_COUNT 8</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="mt481c2m32b2tg_8h.html#b2a22e57108a05109491956286291e5d">00136</a> <span class="preprocessor">#define SDRAM_TRFC                      66</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="mt481c2m32b2tg_8h.html#5c8c0d1f0afb668049fdadf420f7aee3">00141</a> <span class="preprocessor">#define SDRAM_TMRD                      2</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00145"></a><a class="code" href="mt481c2m32b2tg_8h.html#fed2ca7a568253e359e3cbdd3b6b9b9b">00145</a> <span class="preprocessor">#define SDRAM_STABLE_CLOCK_INIT_DELAY   100</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Sun Feb 8 18:43:24 2009 for Halos by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
