INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/SourceTruth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSource
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/Coen122L/eberhardt_pipelineBuffer/eberhardt_pipelineBuffer.srcs/sources_1/new/pipelineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDBuffer
INFO: [VRFC 10-311] analyzing module IDEXBuffer
INFO: [VRFC 10-311] analyzing module EXWBBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_alu/eberhardt_alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Rfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eeberhardt_mux/eeberhardt_mux.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/imports/eeberhar/eberhardt_memory/eberhardt_memory.srcs/sources_1/new/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module Addone
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/FinalProject_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FinalProject_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eeberhar/Coen122L/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
