INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/SSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/anode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/oneHz_clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneHz_clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/tenHz_clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tenHz_clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sources_1/new/value_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_control
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/SlotProjectV26.1/SlotProjectV26.1/SlotProjectV26.1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
