module top_module(
    input a,
    input b,
    output out
);

    // Perform the logical AND operation on the two input signals a and b
    assign out = a & b;

endmodule
