picture_fifo_0.v,verilog,xil_defaultlib,../../../../Accelerator.gen/sources_1/ip/picture_fifo_0/sim/picture_fifo_0.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
