set a(0-146) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-24 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{128 0 0-147 {}}} SUCCS {{259 0 0-147 {}} {130 0 0-143 {}}} CYCLES {}}
set a(0-147) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_in_sync(1) QUANTITY 2 NAME io_sync(hist_out:rsc:req) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-25 LOC {0 1.0 0 1.0 0 1.0 1 0.0 0 0.9999} PREDS {{259 0 0-146 {}} {772 0 0-466 {}}} SUCCS {{128 0 0-146 {}} {259 0 0-148 {}} {258 0 0-466 {}}} CYCLES {}}
set a(0-148) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-26 LOC {1 0.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-147 {}}} SUCCS {{130 0 0-143 {}}} CYCLES {}}
set a(0-149) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-27 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{128 0 0-150 {}}} SUCCS {{259 0 0-150 {}} {130 0 0-143 {}}} CYCLES {}}
set a(0-150) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_in_sync(1) QUANTITY 2 NAME io_sync(data_in:rsc:req) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-28 LOC {0 1.0 0 1.0 0 1.0 1 0.0 0 0.9999} PREDS {{259 0 0-149 {}} {772 0 0-410 {}}} SUCCS {{128 0 0-149 {}} {259 0 0-151 {}} {258 0 0-410 {}}} CYCLES {}}
set a(0-151) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-29 LOC {1 0.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-150 {}}} SUCCS {{130 0 0-143 {}}} CYCLES {}}
set a(0-152) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist8:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-153) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist7:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-154) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist6:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-155) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist5:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-156) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist4:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-157) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist3:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-35 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-158) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist2:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-36 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{258 0 0-143 {}}} CYCLES {}}
set a(0-159) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn(hist1:vinit.ndx(7:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-37 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0-143 {}}} SUCCS {{259 0 0-143 {}}} CYCLES {}}
set a(0-160) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-38 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-161 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-161) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,12) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist8:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-39 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-161 {}} {259 0 0-160 {}}} SUCCS {{774 0 0-161 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-162) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-40 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-163 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-163) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,11) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist7:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-41 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-163 {}} {259 0 0-162 {}}} SUCCS {{774 0 0-163 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-164) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-42 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-165 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-165) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,10) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist6:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-43 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-165 {}} {259 0 0-164 {}}} SUCCS {{774 0 0-165 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-166) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-44 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-167 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-167) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,9) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist5:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-45 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-167 {}} {259 0 0-166 {}}} SUCCS {{774 0 0-167 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-168) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-46 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-169 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-169) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,8) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist4:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-47 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-169 {}} {259 0 0-168 {}}} SUCCS {{774 0 0-169 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-170) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-48 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-171 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-171) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,7) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist3:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-49 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-171 {}} {259 0 0-170 {}}} SUCCS {{774 0 0-171 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-172) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-50 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-173 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-173) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,6) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist2:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-51 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-173 {}} {259 0 0-172 {}}} SUCCS {{774 0 0-173 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-174) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-52 LOC {0 1.0 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999 1 0.8424999999999999} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-175 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-175) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,5) QUANTITY 1 NAME INIT_LOOP_HLS:write_mem(hist1:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-53 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0-175 {}} {259 0 0-174 {}}} SUCCS {{774 0 0-175 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-176) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-177 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-177) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-55 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-176 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-178) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-56 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-179 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-179) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-57 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-178 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-180) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-58 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-181 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-181) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-59 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-180 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-182) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-60 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-183 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-183) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-61 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-182 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-184) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-62 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-185 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-185) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-63 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-184 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-186) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-64 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-187 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-187) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-65 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-186 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-188) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-66 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-189 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-189) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-67 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-188 {}}} SUCCS {{258 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-190) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-191 {}} {130 0 0-313 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-191) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist8).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-69 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-190 {}}} SUCCS {{259 0 0-192 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-192) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-70 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-191 {}} {258 0 0-189 {}} {258 0 0-187 {}} {258 0 0-185 {}} {258 0 0-183 {}} {258 0 0-181 {}} {258 0 0-179 {}} {258 0 0-177 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-193) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-194 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-194) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-72 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-193 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-195) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-73 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-196 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-196) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-74 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-195 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-197) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-75 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-198 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-198) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-76 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-197 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-199) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-77 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-200 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-200) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-78 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-199 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-201) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-79 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-202 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-202) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-80 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-201 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-203) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-81 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-204 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-204) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-82 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-203 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-205) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-83 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-206 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-206) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-84 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-205 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-207) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-208 {}} {130 0 0-313 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-208) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist7).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-86 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-207 {}}} SUCCS {{259 0 0-209 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-209) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#1 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-87 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-208 {}} {258 0 0-206 {}} {258 0 0-204 {}} {258 0 0-202 {}} {258 0 0-200 {}} {258 0 0-198 {}} {258 0 0-196 {}} {258 0 0-194 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-210) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-88 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-211 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-211) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-89 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-210 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-212) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-90 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-213 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-213) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-91 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-212 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-214) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-92 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-215 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-215) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-93 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-214 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-216) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-94 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-217 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-217) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-95 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-216 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-218) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-96 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-219 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-219) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-97 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-218 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-220) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-98 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-221 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-221) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-99 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-220 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-222) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-100 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-223 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-223) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-101 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-222 {}}} SUCCS {{258 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-224) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-102 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-225 {}} {130 0 0-313 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-225) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist6).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-103 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-224 {}}} SUCCS {{259 0 0-226 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-226) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#2 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-104 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-225 {}} {258 0 0-223 {}} {258 0 0-221 {}} {258 0 0-219 {}} {258 0 0-217 {}} {258 0 0-215 {}} {258 0 0-213 {}} {258 0 0-211 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-227) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-105 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-228 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-228) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-106 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-227 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-229) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-107 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-230 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-230) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-108 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-229 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-231) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-232 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-232) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-110 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-231 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-233) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-234 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-234) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-112 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-233 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-235) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-113 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-236 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-236) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-114 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-235 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-237) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-115 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-238 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-238) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-116 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-237 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-239) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-117 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-240 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-240) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-118 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-239 {}}} SUCCS {{258 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-241) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-119 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-242 {}} {130 0 0-313 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-242) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist5).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-120 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-241 {}}} SUCCS {{259 0 0-243 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-243) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#3 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-121 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-242 {}} {258 0 0-240 {}} {258 0 0-238 {}} {258 0 0-236 {}} {258 0 0-234 {}} {258 0 0-232 {}} {258 0 0-230 {}} {258 0 0-228 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-244) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-122 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-245 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-245) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-123 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-244 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-246) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-124 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-247 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-247) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-125 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-246 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-248) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-126 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-249 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-249) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-127 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-248 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-250) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-128 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-251 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-251) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-129 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-250 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-252) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-130 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-253 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-253) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-131 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-252 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-254) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-132 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-255 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-255) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-133 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-254 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-256) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#46 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-134 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-257 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-257) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-135 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-256 {}}} SUCCS {{258 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-258) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#47 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-136 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-259 {}} {130 0 0-313 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-259) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist4).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-137 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-258 {}}} SUCCS {{259 0 0-260 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-260) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#4 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-138 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-259 {}} {258 0 0-257 {}} {258 0 0-255 {}} {258 0 0-253 {}} {258 0 0-251 {}} {258 0 0-249 {}} {258 0 0-247 {}} {258 0 0-245 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-261) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#48 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-139 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-262 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-262) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-140 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-261 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-263) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#49 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-141 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-264 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-264) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-142 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-263 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-265) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#50 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-143 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-266 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-266) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-144 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-265 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-267) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#51 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-145 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-268 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-268) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-146 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-267 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-269) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#52 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-147 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-270 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-270) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-148 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-269 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-271) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#53 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-149 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-272 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-272) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-150 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-271 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-273) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#54 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-151 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-274 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-274) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-152 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-273 {}}} SUCCS {{258 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-275) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#55 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-153 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-276 {}} {130 0 0-313 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-276) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist3).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-154 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-275 {}}} SUCCS {{259 0 0-277 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-277) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#5 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-155 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-276 {}} {258 0 0-274 {}} {258 0 0-272 {}} {258 0 0-270 {}} {258 0 0-268 {}} {258 0 0-266 {}} {258 0 0-264 {}} {258 0 0-262 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-278) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#56 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-156 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-279 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-279) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-157 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-278 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-280) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#57 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-158 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-281 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-281) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-159 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-280 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-282) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#58 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-160 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-283 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-283) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-161 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-282 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-284) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#59 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-162 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-285 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-285) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-163 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-284 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-286) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#60 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-164 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-287 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-287) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-165 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-286 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-288) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#61 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-166 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-289 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-289) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-167 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-288 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-290) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#62 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-168 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-291 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-291) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-169 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-290 {}}} SUCCS {{258 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-292) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#63 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-293 {}} {130 0 0-313 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-293) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist2).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-171 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-292 {}}} SUCCS {{259 0 0-294 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-294) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#6 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-172 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-293 {}} {258 0 0-291 {}} {258 0 0-289 {}} {258 0 0-287 {}} {258 0 0-285 {}} {258 0 0-283 {}} {258 0 0-281 {}} {258 0 0-279 {}}} SUCCS {{258 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-295) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#64 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-173 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-296 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-296) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(7) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-174 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-295 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-297) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#65 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-175 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-298 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-298) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(6) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-176 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-297 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-299) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#66 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-177 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-300 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-300) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(5) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-178 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-299 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-301) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#67 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-179 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-302 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-302) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(4) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-180 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-301 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-303) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#68 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-181 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-304 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-304) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(3) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-182 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-303 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-305) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#69 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-306 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-306) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(2) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-184 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-305 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-307) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#70 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-308 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-308) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(1) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-186 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-307 {}}} SUCCS {{258 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-309) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#71 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-187 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-310 {}} {130 0 0-313 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-310) {AREA_SCORE {} NAME INIT_LOOP_HLS:slc(INIT_LOOP_HLS:asn(hist1).rlp(7:0))(0) TYPE READSLICE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-188 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-309 {}}} SUCCS {{259 0 0-311 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-311) {AREA_SCORE {} NAME INIT_LOOP_HLS:INIT_LOOP_HLS:nor#7 TYPE NOR PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-189 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-310 {}} {258 0 0-308 {}} {258 0 0-306 {}} {258 0 0-304 {}} {258 0 0-302 {}} {258 0 0-300 {}} {258 0 0-298 {}} {258 0 0-296 {}}} SUCCS {{259 0 0-312 {}} {130 0 0-313 {}}} CYCLES {}}
set a(0-312) {AREA_SCORE {} NAME INIT_LOOP_HLS:and TYPE AND PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-190 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-311 {}} {258 0 0-294 {}} {258 0 0-277 {}} {258 0 0-260 {}} {258 0 0-243 {}} {258 0 0-226 {}} {258 0 0-209 {}} {258 0 0-192 {}}} SUCCS {{259 0 0-313 {}}} CYCLES {}}
set a(0-313) {AREA_SCORE {} NAME INIT_LOOP_HLS:break(hist8:vinit) TYPE TERMINATE PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-191 LOC {2 0.012499999999999999 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-312 {}} {130 0 0-311 {}} {130 0 0-310 {}} {130 0 0-309 {}} {130 0 0-308 {}} {130 0 0-307 {}} {130 0 0-306 {}} {130 0 0-305 {}} {130 0 0-304 {}} {130 0 0-303 {}} {130 0 0-302 {}} {130 0 0-301 {}} {130 0 0-300 {}} {130 0 0-299 {}} {130 0 0-298 {}} {130 0 0-297 {}} {130 0 0-296 {}} {130 0 0-295 {}} {130 0 0-294 {}} {130 0 0-293 {}} {130 0 0-292 {}} {130 0 0-291 {}} {130 0 0-290 {}} {130 0 0-289 {}} {130 0 0-288 {}} {130 0 0-287 {}} {130 0 0-286 {}} {130 0 0-285 {}} {130 0 0-284 {}} {130 0 0-283 {}} {130 0 0-282 {}} {130 0 0-281 {}} {130 0 0-280 {}} {130 0 0-279 {}} {130 0 0-278 {}} {130 0 0-277 {}} {130 0 0-276 {}} {130 0 0-275 {}} {130 0 0-274 {}} {130 0 0-273 {}} {130 0 0-272 {}} {130 0 0-271 {}} {130 0 0-270 {}} {130 0 0-269 {}} {130 0 0-268 {}} {130 0 0-267 {}} {130 0 0-266 {}} {130 0 0-265 {}} {130 0 0-264 {}} {130 0 0-263 {}} {130 0 0-262 {}} {130 0 0-261 {}} {130 0 0-260 {}} {130 0 0-259 {}} {130 0 0-258 {}} {130 0 0-257 {}} {130 0 0-256 {}} {130 0 0-255 {}} {130 0 0-254 {}} {130 0 0-253 {}} {130 0 0-252 {}} {130 0 0-251 {}} {130 0 0-250 {}} {130 0 0-249 {}} {130 0 0-248 {}} {130 0 0-247 {}} {130 0 0-246 {}} {130 0 0-245 {}} {130 0 0-244 {}} {130 0 0-243 {}} {130 0 0-242 {}} {130 0 0-241 {}} {130 0 0-240 {}} {130 0 0-239 {}} {130 0 0-238 {}} {130 0 0-237 {}} {130 0 0-236 {}} {130 0 0-235 {}} {130 0 0-234 {}} {130 0 0-233 {}} {130 0 0-232 {}} {130 0 0-231 {}} {130 0 0-230 {}} {130 0 0-229 {}} {130 0 0-228 {}} {130 0 0-227 {}} {130 0 0-226 {}} {130 0 0-225 {}} {130 0 0-224 {}} {130 0 0-223 {}} {130 0 0-222 {}} {130 0 0-221 {}} {130 0 0-220 {}} {130 0 0-219 {}} {130 0 0-218 {}} {130 0 0-217 {}} {130 0 0-216 {}} {130 0 0-215 {}} {130 0 0-214 {}} {130 0 0-213 {}} {130 0 0-212 {}} {130 0 0-211 {}} {130 0 0-210 {}} {130 0 0-209 {}} {130 0 0-208 {}} {130 0 0-207 {}} {130 0 0-206 {}} {130 0 0-205 {}} {130 0 0-204 {}} {130 0 0-203 {}} {130 0 0-202 {}} {130 0 0-201 {}} {130 0 0-200 {}} {130 0 0-199 {}} {130 0 0-198 {}} {130 0 0-197 {}} {130 0 0-196 {}} {130 0 0-195 {}} {130 0 0-194 {}} {130 0 0-193 {}} {130 0 0-192 {}} {130 0 0-191 {}} {130 0 0-190 {}} {130 0 0-189 {}} {130 0 0-188 {}} {130 0 0-187 {}} {130 0 0-186 {}} {130 0 0-185 {}} {130 0 0-184 {}} {130 0 0-183 {}} {130 0 0-182 {}} {130 0 0-181 {}} {130 0 0-180 {}} {130 0 0-179 {}} {130 0 0-178 {}} {130 0 0-177 {}} {130 0 0-176 {}} {130 0 0-175 {}} {130 0 0-174 {}} {130 0 0-173 {}} {130 0 0-172 {}} {130 0 0-171 {}} {130 0 0-170 {}} {130 0 0-169 {}} {130 0 0-168 {}} {130 0 0-167 {}} {130 0 0-166 {}} {130 0 0-165 {}} {130 0 0-164 {}} {130 0 0-163 {}} {130 0 0-162 {}} {130 0 0-161 {}} {130 0 0-160 {}}} SUCCS {{128 0 0-316 {}} {128 0 0-319 {}} {128 0 0-322 {}} {128 0 0-325 {}} {128 0 0-328 {}} {128 0 0-331 {}} {128 0 0-334 {}} {128 0 0-337 {}}} CYCLES {}}
set a(0-314) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#72 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-192 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-316 {}}} SUCCS {{259 0 0-315 {}} {256 0 0-316 {}}} CYCLES {}}
set a(0-315) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-193 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-314 {}}} SUCCS {{259 0 0-316 {}}} CYCLES {}}
set a(0-316) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#73 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-194 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-316 {}} {259 0 0-315 {}} {256 0 0-314 {}} {128 0 0-313 {}} {256 0 0-309 {}} {256 0 0-307 {}} {256 0 0-305 {}} {256 0 0-303 {}} {256 0 0-301 {}} {256 0 0-299 {}} {256 0 0-297 {}} {256 0 0-295 {}} {256 0 0-174 {}}} SUCCS {{774 0 0-174 {}} {774 0 0-295 {}} {774 0 0-297 {}} {774 0 0-299 {}} {774 0 0-301 {}} {774 0 0-303 {}} {774 0 0-305 {}} {774 0 0-307 {}} {774 0 0-309 {}} {774 0 0-314 {}} {772 0 0-316 {}}} CYCLES {}}
set a(0-317) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#74 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-195 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-319 {}}} SUCCS {{259 0 0-318 {}} {256 0 0-319 {}}} CYCLES {}}
set a(0-318) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#2 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-196 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-317 {}}} SUCCS {{259 0 0-319 {}}} CYCLES {}}
set a(0-319) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#75 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-197 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-319 {}} {259 0 0-318 {}} {256 0 0-317 {}} {128 0 0-313 {}} {256 0 0-292 {}} {256 0 0-290 {}} {256 0 0-288 {}} {256 0 0-286 {}} {256 0 0-284 {}} {256 0 0-282 {}} {256 0 0-280 {}} {256 0 0-278 {}} {256 0 0-172 {}}} SUCCS {{774 0 0-172 {}} {774 0 0-278 {}} {774 0 0-280 {}} {774 0 0-282 {}} {774 0 0-284 {}} {774 0 0-286 {}} {774 0 0-288 {}} {774 0 0-290 {}} {774 0 0-292 {}} {774 0 0-317 {}} {772 0 0-319 {}}} CYCLES {}}
set a(0-320) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#76 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-198 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-322 {}}} SUCCS {{259 0 0-321 {}} {256 0 0-322 {}}} CYCLES {}}
set a(0-321) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#3 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-199 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-320 {}}} SUCCS {{259 0 0-322 {}}} CYCLES {}}
set a(0-322) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#77 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-200 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-322 {}} {259 0 0-321 {}} {256 0 0-320 {}} {128 0 0-313 {}} {256 0 0-275 {}} {256 0 0-273 {}} {256 0 0-271 {}} {256 0 0-269 {}} {256 0 0-267 {}} {256 0 0-265 {}} {256 0 0-263 {}} {256 0 0-261 {}} {256 0 0-170 {}}} SUCCS {{774 0 0-170 {}} {774 0 0-261 {}} {774 0 0-263 {}} {774 0 0-265 {}} {774 0 0-267 {}} {774 0 0-269 {}} {774 0 0-271 {}} {774 0 0-273 {}} {774 0 0-275 {}} {774 0 0-320 {}} {772 0 0-322 {}}} CYCLES {}}
set a(0-323) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#78 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-201 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-325 {}}} SUCCS {{259 0 0-324 {}} {256 0 0-325 {}}} CYCLES {}}
set a(0-324) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#4 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-202 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-323 {}}} SUCCS {{259 0 0-325 {}}} CYCLES {}}
set a(0-325) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#79 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-203 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-325 {}} {259 0 0-324 {}} {256 0 0-323 {}} {128 0 0-313 {}} {256 0 0-258 {}} {256 0 0-256 {}} {256 0 0-254 {}} {256 0 0-252 {}} {256 0 0-250 {}} {256 0 0-248 {}} {256 0 0-246 {}} {256 0 0-244 {}} {256 0 0-168 {}}} SUCCS {{774 0 0-168 {}} {774 0 0-244 {}} {774 0 0-246 {}} {774 0 0-248 {}} {774 0 0-250 {}} {774 0 0-252 {}} {774 0 0-254 {}} {774 0 0-256 {}} {774 0 0-258 {}} {774 0 0-323 {}} {772 0 0-325 {}}} CYCLES {}}
set a(0-326) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#80 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-204 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-328 {}}} SUCCS {{259 0 0-327 {}} {256 0 0-328 {}}} CYCLES {}}
set a(0-327) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#5 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-205 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-326 {}}} SUCCS {{259 0 0-328 {}}} CYCLES {}}
set a(0-328) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#81 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-206 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-328 {}} {259 0 0-327 {}} {256 0 0-326 {}} {128 0 0-313 {}} {256 0 0-241 {}} {256 0 0-239 {}} {256 0 0-237 {}} {256 0 0-235 {}} {256 0 0-233 {}} {256 0 0-231 {}} {256 0 0-229 {}} {256 0 0-227 {}} {256 0 0-166 {}}} SUCCS {{774 0 0-166 {}} {774 0 0-227 {}} {774 0 0-229 {}} {774 0 0-231 {}} {774 0 0-233 {}} {774 0 0-235 {}} {774 0 0-237 {}} {774 0 0-239 {}} {774 0 0-241 {}} {774 0 0-326 {}} {772 0 0-328 {}}} CYCLES {}}
set a(0-329) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#82 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-207 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-331 {}}} SUCCS {{259 0 0-330 {}} {256 0 0-331 {}}} CYCLES {}}
set a(0-330) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#6 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-208 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-329 {}}} SUCCS {{259 0 0-331 {}}} CYCLES {}}
set a(0-331) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#83 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-209 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-331 {}} {259 0 0-330 {}} {256 0 0-329 {}} {128 0 0-313 {}} {256 0 0-224 {}} {256 0 0-222 {}} {256 0 0-220 {}} {256 0 0-218 {}} {256 0 0-216 {}} {256 0 0-214 {}} {256 0 0-212 {}} {256 0 0-210 {}} {256 0 0-164 {}}} SUCCS {{774 0 0-164 {}} {774 0 0-210 {}} {774 0 0-212 {}} {774 0 0-214 {}} {774 0 0-216 {}} {774 0 0-218 {}} {774 0 0-220 {}} {774 0 0-222 {}} {774 0 0-224 {}} {774 0 0-329 {}} {772 0 0-331 {}}} CYCLES {}}
set a(0-332) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#84 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-210 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-334 {}}} SUCCS {{259 0 0-333 {}} {256 0 0-334 {}}} CYCLES {}}
set a(0-333) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#7 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-211 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-332 {}}} SUCCS {{259 0 0-334 {}}} CYCLES {}}
set a(0-334) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#85 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-212 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-334 {}} {259 0 0-333 {}} {256 0 0-332 {}} {128 0 0-313 {}} {256 0 0-207 {}} {256 0 0-205 {}} {256 0 0-203 {}} {256 0 0-201 {}} {256 0 0-199 {}} {256 0 0-197 {}} {256 0 0-195 {}} {256 0 0-193 {}} {256 0 0-162 {}}} SUCCS {{774 0 0-162 {}} {774 0 0-193 {}} {774 0 0-195 {}} {774 0 0-197 {}} {774 0 0-199 {}} {774 0 0-201 {}} {774 0 0-203 {}} {774 0 0-205 {}} {774 0 0-207 {}} {774 0 0-332 {}} {772 0 0-334 {}}} CYCLES {}}
set a(0-335) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#86 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-213 LOC {0 1.0 1 0.8631249999999999 1 0.8631249999999999 1 0.8631249999999999 2 0.8631249999999999} PREDS {{774 0 0-337 {}}} SUCCS {{259 0 0-336 {}} {256 0 0-337 {}}} CYCLES {}}
set a(0-336) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,1,1,8) QUANTITY 8 NAME INIT_LOOP_HLS:acc#8 TYPE ACCU DELAY {1.09 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-214 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-335 {}}} SUCCS {{259 0 0-337 {}}} CYCLES {}}
set a(0-337) {AREA_SCORE {} NAME INIT_LOOP_HLS:asn#87 TYPE ASSIGN DELAY {0.00 ns} PAR 0-143 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-215 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0-337 {}} {259 0 0-336 {}} {256 0 0-335 {}} {128 0 0-313 {}} {256 0 0-190 {}} {256 0 0-188 {}} {256 0 0-186 {}} {256 0 0-184 {}} {256 0 0-182 {}} {256 0 0-180 {}} {256 0 0-178 {}} {256 0 0-176 {}} {256 0 0-160 {}}} SUCCS {{774 0 0-160 {}} {774 0 0-176 {}} {774 0 0-178 {}} {774 0 0-180 {}} {774 0 0-182 {}} {774 0 0-184 {}} {774 0 0-186 {}} {774 0 0-188 {}} {774 0 0-190 {}} {774 0 0-335 {}} {772 0 0-337 {}}} CYCLES {}}
set a(0-143) {CHI {0-160 0-161 0-162 0-163 0-164 0-165 0-166 0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 512 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 512 TOTAL_CYCLES_IN 512 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 512 NAME hist8:vinit TYPE LOOP DELAY {5130.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-216 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0-159 {}} {258 0 0-158 {}} {258 0 0-157 {}} {258 0 0-156 {}} {258 0 0-155 {}} {258 0 0-154 {}} {258 0 0-153 {}} {258 0 0-152 {}} {130 0 0-151 {}} {130 0 0-149 {}} {130 0 0-148 {}} {130 0 0-146 {}}} SUCCS {{772 0 0-152 {}} {772 0 0-153 {}} {772 0 0-154 {}} {772 0 0-155 {}} {772 0 0-156 {}} {772 0 0-157 {}} {772 0 0-158 {}} {772 0 0-159 {}} {131 0 0-338 {}} {258 0 0-144 {}} {258 0 0-145 {}}} CYCLES {}}
set a(0-338) {AREA_SCORE {} NAME hist_loop:asn(count(13:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-217 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0-143 {}} {772 0 0-144 {}}} SUCCS {{259 0 0-144 {}}} CYCLES {}}
set a(0-339) {AREA_SCORE {} NAME count:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-218 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-340 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-340) {AREA_SCORE {} NAME count:slc(count(13:3))(9-0) TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-219 LOC {0 1.0 7 0.0 7 0.0 8 0.59000005} PREDS {{259 0 0-339 {}}} SUCCS {{259 0 0-341 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-341) {AREA_SCORE {} NAME hist_loop:conc TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-220 LOC {0 1.0 8 0.59000005 8 0.59000005 8 0.59000005} PREDS {{259 0 0-340 {}}} SUCCS {{259 0 0-342 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-342) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@) TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-221 LOC {1 1.0 8 0.9 8 1.0 9 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-341 {}}} SUCCS {{259 0 0-343 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-343) {AREA_SCORE {} NAME hist_loop:slc()(7-0) TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-222 LOC {2 0.1625 9 0.1625 9 0.1625 9 0.8424999999999999} PREDS {{259 0 0-342 {}}} SUCCS {{259 0 0-344 {}} {258 0 0-346 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-344) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,5) QUANTITY 1 NAME hist_loop:read_mem(hist1:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-223 LOC {2 1.0 9 0.95 9 1.0 10 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-343 {}} {774 0 0-346 {}}} SUCCS {{259 0 0-345 {}} {256 0 0-346 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-345) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#1 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-224 LOC {3 0.26 10 0.6606250499999999 10 0.6606250499999999 10 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-344 {}}} SUCCS {{259 0 0-346 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-346) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,5) QUANTITY 1 NAME hist_loop:write_mem(hist1:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-225 LOC {3 1.0 10 0.95 10 1.0 11 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-346 {}} {259 0 0-345 {}} {256 0 0-344 {}} {258 0 0-343 {}}} SUCCS {{774 0 0-344 {}} {774 0 0-346 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-347) {AREA_SCORE {} NAME hist_loop:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-226 LOC {0 1.0 7 0.0 7 0.0 7 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-348 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-348) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0) TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-227 LOC {0 1.0 7 0.0 7 0.0 8 0.59000005} PREDS {{259 0 0-347 {}}} SUCCS {{259 0 0-349 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-349) {AREA_SCORE {} NAME hist_loop:conc#25 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-228 LOC {0 1.0 7 0.59000005 7 0.59000005 8 0.59000005} PREDS {{259 0 0-348 {}}} SUCCS {{259 0 0-350 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-350) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#1 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-229 LOC {1 1.0 7 0.9 7 1.0 8 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-349 {}}} SUCCS {{259 0 0-351 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-351) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#1 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-230 LOC {2 0.1625 8 0.1625 8 0.1625 9 0.8424999999999999} PREDS {{259 0 0-350 {}}} SUCCS {{259 0 0-352 {}} {258 0 0-354 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-352) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,6) QUANTITY 1 NAME hist_loop:read_mem(hist2:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-231 LOC {2 1.0 8 0.95 8 1.0 9 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-351 {}} {774 0 0-354 {}}} SUCCS {{259 0 0-353 {}} {256 0 0-354 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-353) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#3 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-232 LOC {3 0.26 9 0.6606250499999999 9 0.6606250499999999 9 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-352 {}}} SUCCS {{259 0 0-354 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-354) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,6) QUANTITY 1 NAME hist_loop:write_mem(hist2:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-233 LOC {3 1.0 9 0.95 9 1.0 10 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-354 {}} {259 0 0-353 {}} {256 0 0-352 {}} {258 0 0-351 {}}} SUCCS {{774 0 0-352 {}} {774 0 0-354 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-355) {AREA_SCORE {} NAME hist_loop:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-234 LOC {0 1.0 6 0.0 6 0.0 6 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-356 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-356) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#1 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-235 LOC {0 1.0 6 0.0 6 0.0 8 0.59000005} PREDS {{259 0 0-355 {}}} SUCCS {{259 0 0-357 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-357) {AREA_SCORE {} NAME hist_loop:conc#26 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-236 LOC {0 1.0 6 0.59000005 6 0.59000005 8 0.59000005} PREDS {{259 0 0-356 {}}} SUCCS {{259 0 0-358 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-358) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#2 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-237 LOC {1 1.0 6 0.9 6 1.0 7 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-357 {}}} SUCCS {{259 0 0-359 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-359) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#2 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-238 LOC {2 0.1625 7 0.1625 7 0.1625 9 0.8424999999999999} PREDS {{259 0 0-358 {}}} SUCCS {{259 0 0-360 {}} {258 0 0-362 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-360) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,7) QUANTITY 1 NAME hist_loop:read_mem(hist3:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-239 LOC {2 1.0 7 0.95 7 1.0 8 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-359 {}} {774 0 0-362 {}}} SUCCS {{259 0 0-361 {}} {256 0 0-362 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-361) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#5 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-240 LOC {3 0.26 8 0.6606250499999999 8 0.6606250499999999 8 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-360 {}}} SUCCS {{259 0 0-362 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-362) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,7) QUANTITY 1 NAME hist_loop:write_mem(hist3:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-241 LOC {3 1.0 8 0.95 8 1.0 9 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-362 {}} {259 0 0-361 {}} {256 0 0-360 {}} {258 0 0-359 {}}} SUCCS {{774 0 0-360 {}} {774 0 0-362 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-363) {AREA_SCORE {} NAME hist_loop:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-242 LOC {0 1.0 5 0.0 5 0.0 5 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-364 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-364) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#2 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-243 LOC {0 1.0 5 0.0 5 0.0 8 0.59000005} PREDS {{259 0 0-363 {}}} SUCCS {{259 0 0-365 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-365) {AREA_SCORE {} NAME hist_loop:conc#27 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-244 LOC {0 1.0 5 0.59000005 5 0.59000005 8 0.59000005} PREDS {{259 0 0-364 {}}} SUCCS {{259 0 0-366 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-366) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#3 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-245 LOC {1 1.0 5 0.9 5 1.0 6 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-365 {}}} SUCCS {{259 0 0-367 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-367) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#3 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-246 LOC {2 0.1625 6 0.1625 6 0.1625 9 0.8424999999999999} PREDS {{259 0 0-366 {}}} SUCCS {{259 0 0-368 {}} {258 0 0-370 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-368) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,8) QUANTITY 1 NAME hist_loop:read_mem(hist4:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-247 LOC {2 1.0 6 0.95 6 1.0 7 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-367 {}} {774 0 0-370 {}}} SUCCS {{259 0 0-369 {}} {256 0 0-370 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-369) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#7 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-248 LOC {3 0.26 7 0.6606250499999999 7 0.6606250499999999 7 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-368 {}}} SUCCS {{259 0 0-370 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-370) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,8) QUANTITY 1 NAME hist_loop:write_mem(hist4:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-249 LOC {3 1.0 7 0.95 7 1.0 8 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-370 {}} {259 0 0-369 {}} {256 0 0-368 {}} {258 0 0-367 {}}} SUCCS {{774 0 0-368 {}} {774 0 0-370 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-371) {AREA_SCORE {} NAME hist_loop:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-250 LOC {0 1.0 4 0.0 4 0.0 4 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-372 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-372) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#3 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-251 LOC {0 1.0 4 0.0 4 0.0 8 0.59000005} PREDS {{259 0 0-371 {}}} SUCCS {{259 0 0-373 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-373) {AREA_SCORE {} NAME hist_loop:conc#28 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-252 LOC {0 1.0 4 0.59000005 4 0.59000005 8 0.59000005} PREDS {{259 0 0-372 {}}} SUCCS {{259 0 0-374 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-374) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#4 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-253 LOC {1 1.0 4 0.9 4 1.0 5 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-373 {}}} SUCCS {{259 0 0-375 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-375) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#4 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-254 LOC {2 0.1625 5 0.1625 5 0.1625 9 0.8424999999999999} PREDS {{259 0 0-374 {}}} SUCCS {{259 0 0-376 {}} {258 0 0-378 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-376) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,9) QUANTITY 1 NAME hist_loop:read_mem(hist5:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-255 LOC {2 1.0 5 0.95 5 1.0 6 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-375 {}} {774 0 0-378 {}}} SUCCS {{259 0 0-377 {}} {256 0 0-378 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-377) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#9 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-256 LOC {3 0.26 6 0.6606250499999999 6 0.6606250499999999 6 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-376 {}}} SUCCS {{259 0 0-378 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-378) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,9) QUANTITY 1 NAME hist_loop:write_mem(hist5:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-257 LOC {3 1.0 6 0.95 6 1.0 7 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-378 {}} {259 0 0-377 {}} {256 0 0-376 {}} {258 0 0-375 {}}} SUCCS {{774 0 0-376 {}} {774 0 0-378 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-379) {AREA_SCORE {} NAME hist_loop:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-258 LOC {0 1.0 3 0.0 3 0.0 3 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-380 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-380) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#4 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-259 LOC {0 1.0 3 0.0 3 0.0 8 0.59000005} PREDS {{259 0 0-379 {}}} SUCCS {{259 0 0-381 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-381) {AREA_SCORE {} NAME hist_loop:conc#29 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-260 LOC {0 1.0 3 0.59000005 3 0.59000005 8 0.59000005} PREDS {{259 0 0-380 {}}} SUCCS {{259 0 0-382 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-382) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#5 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-261 LOC {1 1.0 3 0.9 3 1.0 4 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-381 {}}} SUCCS {{259 0 0-383 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-383) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#5 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-262 LOC {2 0.1625 4 0.1625 4 0.1625 9 0.8424999999999999} PREDS {{259 0 0-382 {}}} SUCCS {{259 0 0-384 {}} {258 0 0-386 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-384) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,10) QUANTITY 1 NAME hist_loop:read_mem(hist6:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-263 LOC {2 1.0 4 0.95 4 1.0 5 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-383 {}} {774 0 0-386 {}}} SUCCS {{259 0 0-385 {}} {256 0 0-386 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-385) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#11 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-264 LOC {3 0.26 5 0.6606250499999999 5 0.6606250499999999 5 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-384 {}}} SUCCS {{259 0 0-386 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-386) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,10) QUANTITY 1 NAME hist_loop:write_mem(hist6:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-265 LOC {3 1.0 5 0.95 5 1.0 6 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-386 {}} {259 0 0-385 {}} {256 0 0-384 {}} {258 0 0-383 {}}} SUCCS {{774 0 0-384 {}} {774 0 0-386 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-387) {AREA_SCORE {} NAME hist_loop:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-266 LOC {0 1.0 2 0.0 2 0.0 2 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-388 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-388) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#5 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-267 LOC {0 1.0 2 0.0 2 0.0 8 0.59000005} PREDS {{259 0 0-387 {}}} SUCCS {{259 0 0-389 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-389) {AREA_SCORE {} NAME hist_loop:conc#30 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-268 LOC {0 1.0 2 0.59000005 2 0.59000005 8 0.59000005} PREDS {{259 0 0-388 {}}} SUCCS {{259 0 0-390 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-390) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#6 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-269 LOC {1 1.0 2 0.9 2 1.0 3 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-389 {}}} SUCCS {{259 0 0-391 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-391) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#6 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-270 LOC {2 0.1625 3 0.1625 3 0.1625 9 0.8424999999999999} PREDS {{259 0 0-390 {}}} SUCCS {{259 0 0-392 {}} {258 0 0-394 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-392) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,11) QUANTITY 1 NAME hist_loop:read_mem(hist7:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-271 LOC {2 1.0 3 0.95 3 1.0 4 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-391 {}} {774 0 0-394 {}}} SUCCS {{259 0 0-393 {}} {256 0 0-394 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-393) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#13 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-272 LOC {3 0.26 4 0.6606250499999999 4 0.6606250499999999 4 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-392 {}}} SUCCS {{259 0 0-394 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-394) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,11) QUANTITY 1 NAME hist_loop:write_mem(hist7:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-273 LOC {3 1.0 4 0.95 4 1.0 5 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-394 {}} {259 0 0-393 {}} {256 0 0-392 {}} {258 0 0-391 {}}} SUCCS {{774 0 0-392 {}} {774 0 0-394 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-395) {AREA_SCORE {} NAME hist_loop:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-274 LOC {0 1.0 1 0.0 1 0.0 1 0.0 8 0.59000005} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-396 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-396) {AREA_SCORE {} NAME hist_loop:slc(count(13:3))(9-0)#6 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-275 LOC {0 1.0 1 0.0 1 0.0 8 0.59000005} PREDS {{259 0 0-395 {}}} SUCCS {{259 0 0-397 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-397) {AREA_SCORE {} NAME hist_loop:conc#31 TYPE CONCATENATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-276 LOC {0 1.0 1 0.59000005 1 0.59000005 8 0.59000005} PREDS {{259 0 0-396 {}}} SUCCS {{259 0 0-398 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-398) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) QUANTITY 1 NAME hist_loop:read_mem(data_in:rsc.@)#7 TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-277 LOC {1 1.0 1 0.9 1 1.0 2 0.16249987499999996 9 0.16249987499999996} PREDS {{259 0 0-397 {}}} SUCCS {{259 0 0-399 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-399) {AREA_SCORE {} NAME hist_loop:slc()(7-0)#7 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-278 LOC {2 0.1625 2 0.1625 2 0.1625 9 0.8424999999999999} PREDS {{259 0 0-398 {}}} SUCCS {{259 0 0-400 {}} {258 0 0-402 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-400) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,12) QUANTITY 1 NAME hist_loop:read_mem(hist8:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-279 LOC {2 1.0 2 0.95 2 1.0 3 0.2599998750000001 10 0.2599998750000001} PREDS {{259 0 0-399 {}} {774 0 0-402 {}}} SUCCS {{259 0 0-401 {}} {256 0 0-402 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-401) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(32,0,2,1,32) QUANTITY 8 NAME hist_loop:hist_loop:acc#15 TYPE ACCU DELAY {1.45 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-280 LOC {3 0.26 3 0.6606250499999999 3 0.6606250499999999 3 0.8424999249999999 10 0.8424999249999999} PREDS {{259 0 0-400 {}}} SUCCS {{259 0 0-402 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-402) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,12) QUANTITY 1 NAME hist_loop:write_mem(hist8:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-281 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 11 0.01249987500000005} PREDS {{774 0 0-402 {}} {259 0 0-401 {}} {256 0 0-400 {}} {258 0 0-399 {}}} SUCCS {{774 0 0-400 {}} {774 0 0-402 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-403) {AREA_SCORE {} NAME count:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-282 LOC {0 1.0 1 0.0 1 0.0 1 0.0 11 0.859375} PREDS {{774 0 0-408 {}}} SUCCS {{259 0 0-404 {}} {130 0 0-407 {}} {256 0 0-408 {}}} CYCLES {}}
set a(0-404) {AREA_SCORE {} NAME count:slc(count(13:3))(9-0)#1 TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-283 LOC {0 1.0 1 0.0 1 0.0 11 0.859375} PREDS {{259 0 0-403 {}}} SUCCS {{259 0 0-405 {}} {130 0 0-407 {}}} CYCLES {}}
set a(0-405) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(10,0,2,1,11) QUANTITY 1 NAME hist_loop:acc#8 TYPE ACCU DELAY {1.12 ns} PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-284 LOC {1 0.0 1 0.859375 1 0.859375 1 0.999999875 11 0.999999875} PREDS {{259 0 0-404 {}}} SUCCS {{259 0 0-406 {}} {130 0 0-407 {}} {258 0 0-408 {}}} CYCLES {}}
set a(0-406) {AREA_SCORE {} NAME count:slc(count(13:3))(10) TYPE READSLICE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-285 LOC {1 0.140625 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0-405 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {AREA_SCORE {} NAME hist_loop:break(hist_loop) TYPE TERMINATE PAR 0-144 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-286 LOC {4 0.012499999999999999 11 1.0 11 1.0 11 1.0} PREDS {{259 0 0-406 {}} {130 0 0-405 {}} {130 0 0-404 {}} {130 0 0-403 {}} {130 0 0-402 {}} {130 0 0-401 {}} {130 0 0-400 {}} {130 0 0-399 {}} {130 0 0-398 {}} {130 0 0-397 {}} {130 0 0-396 {}} {130 0 0-395 {}} {130 0 0-394 {}} {130 0 0-393 {}} {130 0 0-392 {}} {130 0 0-391 {}} {130 0 0-390 {}} {130 0 0-389 {}} {130 0 0-388 {}} {130 0 0-387 {}} {130 0 0-386 {}} {130 0 0-385 {}} {130 0 0-384 {}} {130 0 0-383 {}} {130 0 0-382 {}} {130 0 0-381 {}} {130 0 0-380 {}} {130 0 0-379 {}} {130 0 0-378 {}} {130 0 0-377 {}} {130 0 0-376 {}} {130 0 0-375 {}} {130 0 0-374 {}} {130 0 0-373 {}} {130 0 0-372 {}} {130 0 0-371 {}} {130 0 0-370 {}} {130 0 0-369 {}} {130 0 0-368 {}} {130 0 0-367 {}} {130 0 0-366 {}} {130 0 0-365 {}} {130 0 0-364 {}} {130 0 0-363 {}} {130 0 0-362 {}} {130 0 0-361 {}} {130 0 0-360 {}} {130 0 0-359 {}} {130 0 0-358 {}} {130 0 0-357 {}} {130 0 0-356 {}} {130 0 0-355 {}} {130 0 0-354 {}} {130 0 0-353 {}} {130 0 0-352 {}} {130 0 0-351 {}} {130 0 0-350 {}} {130 0 0-349 {}} {130 0 0-348 {}} {130 0 0-347 {}} {130 0 0-346 {}} {130 0 0-345 {}} {130 0 0-344 {}} {130 0 0-343 {}} {130 0 0-342 {}} {130 0 0-341 {}} {130 0 0-340 {}} {130 0 0-339 {}}} SUCCS {{129 0 0-408 {}}} CYCLES {}}
set a(0-408) {AREA_SCORE {} NAME asn(count(13:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-144 LOC {4 0.0 11 0.0 11 0.0 11 0.0 11 1.0} PREDS {{772 0 0-408 {}} {129 0 0-407 {}} {258 0 0-405 {}} {256 0 0-403 {}} {256 0 0-395 {}} {256 0 0-387 {}} {256 0 0-379 {}} {256 0 0-371 {}} {256 0 0-363 {}} {256 0 0-355 {}} {256 0 0-347 {}} {256 0 0-339 {}}} SUCCS {{774 0 0-339 {}} {774 0 0-347 {}} {774 0 0-355 {}} {774 0 0-363 {}} {774 0 0-371 {}} {774 0 0-379 {}} {774 0 0-387 {}} {774 0 0-395 {}} {774 0 0-403 {}} {772 0 0-408 {}}} CYCLES {}}
set a(0-144) {CHI {0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408} ITERATIONS 1024 RESET_LATENCY 0 CSTEPS 11 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 11264 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 11264 TOTAL_CYCLES_IN 11264 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 11264 NAME hist_loop TYPE LOOP DELAY {112650.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-287 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0-144 {}} {259 0 0-338 {}} {258 0 0-143 {}}} SUCCS {{772 0 0-338 {}} {774 0 0-144 {}} {131 0 0-409 {}} {130 0 0-410 {}} {130 0 0-411 {}} {130 0 0-412 {}} {258 0 0-145 {}} {64 1 0-145 {}}} CYCLES {}}
set a(0-409) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-288 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0-144 {}} {128 0 0-410 {}}} SUCCS {{259 0 0-410 {}} {130 0 0-145 {}}} CYCLES {}}
set a(0-410) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME io_sync(data_in:rsc:rls) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-289 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0-410 {}} {259 0 0-409 {}} {130 0 0-144 {}} {258 0 0-150 {}}} SUCCS {{772 0 0-150 {}} {128 0 0-409 {}} {772 0 0-410 {}} {259 0 0-411 {}}} CYCLES {}}
set a(0-411) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-290 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-410 {}} {130 0 0-144 {}}} SUCCS {{130 0 0-145 {}}} CYCLES {}}
set a(0-412) {AREA_SCORE {} NAME accum_loop:i:asn(accum_loop:i(8:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-291 LOC {1 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-144 {}} {772 0 0-145 {}}} SUCCS {{259 0 0-145 {}}} CYCLES {}}
set a(0-413) {AREA_SCORE {} NAME accum_loop:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-292 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-414 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-414) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#7 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-293 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-413 {}}} SUCCS {{259 0 0-415 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-415) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,11) QUANTITY 1 NAME accum_loop:read_mem(hist7:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-294 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-414 {}}} SUCCS {{259 0 0-416 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-416) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#13 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-295 LOC {2 0.26 2 0.26 2 0.26 2 0.45249999999999996} PREDS {{259 0 0-415 {}}} SUCCS {{258 0 0-421 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-417) {AREA_SCORE {} NAME accum_loop:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-296 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-418 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-418) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#8 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-297 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-417 {}}} SUCCS {{259 0 0-419 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-419) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,12) QUANTITY 1 NAME accum_loop:read_mem(hist8:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-298 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-418 {}}} SUCCS {{259 0 0-420 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-420) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#14 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-299 LOC {2 0.26 2 0.26 2 0.26 2 0.45249999999999996} PREDS {{259 0 0-419 {}}} SUCCS {{259 0 0-421 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-421) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#13 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-300 LOC {2 0.26 2 0.45249999999999996 2 0.45249999999999996 2 0.589374875 2 0.589374875} PREDS {{259 0 0-420 {}} {258 0 0-416 {}}} SUCCS {{258 0 0-425 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-422) {AREA_SCORE {} NAME accum_loop:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-301 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.875} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-423 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-423) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#9 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-302 LOC {0 1.0 1 0.0 1 0.0 1 0.875} PREDS {{259 0 0-422 {}}} SUCCS {{259 0 0-424 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-424) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(2,0,256,8,8,8,0,0,12,8,1,1,1,0,0) QUANTITY 1 NAME operator+=<8,false>:read_mem(hist_out:rsc.@) TYPE MEMORYREAD DELAY {1.30 ns} INPUT_DELAY {1.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-303 LOC {1 1.0 1 0.9 1 1.0 2 0.16249987499999996 2 0.16249987499999996} PREDS {{259 0 0-423 {}}} SUCCS {{259 0 0-425 {}} {258 0 0-458 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-425) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#15 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-304 LOC {2 0.396875 2 0.589375 2 0.589375 2 0.7262498749999999 2 0.7262498749999999} PREDS {{259 0 0-424 {}} {258 0 0-421 {}}} SUCCS {{258 0 0-435 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-426) {AREA_SCORE {} NAME accum_loop:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-305 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-427 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-427) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#1 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-306 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-426 {}}} SUCCS {{259 0 0-428 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-428) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,5) QUANTITY 1 NAME accum_loop:read_mem(hist1:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-307 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-427 {}}} SUCCS {{259 0 0-429 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-429) {AREA_SCORE {} NAME accum_loop:slc()(7-0) TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-308 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-428 {}}} SUCCS {{258 0 0-434 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-430) {AREA_SCORE {} NAME accum_loop:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-309 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-431 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-431) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#2 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-310 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-430 {}}} SUCCS {{259 0 0-432 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-432) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,6) QUANTITY 1 NAME accum_loop:read_mem(hist2:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-311 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-431 {}}} SUCCS {{259 0 0-433 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-433) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#8 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-312 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-432 {}}} SUCCS {{259 0 0-434 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-434) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#12 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-313 LOC {2 0.26 2 0.589375 2 0.589375 2 0.7262498749999999 2 0.7262498749999999} PREDS {{259 0 0-433 {}} {258 0 0-429 {}}} SUCCS {{259 0 0-435 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-435) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-314 LOC {2 0.53375 2 0.72625 2 0.72625 2 0.863124875 2 0.863124875} PREDS {{259 0 0-434 {}} {258 0 0-425 {}}} SUCCS {{258 0 0-455 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-436) {AREA_SCORE {} NAME accum_loop:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-315 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-437 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-437) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#3 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-316 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-436 {}}} SUCCS {{259 0 0-438 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-438) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,7) QUANTITY 1 NAME accum_loop:read_mem(hist3:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-317 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-437 {}}} SUCCS {{259 0 0-439 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-439) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#9 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-318 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-438 {}}} SUCCS {{258 0 0-444 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-440) {AREA_SCORE {} NAME accum_loop:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-319 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-441 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-441) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#4 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-320 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-440 {}}} SUCCS {{259 0 0-442 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-442) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,8) QUANTITY 1 NAME accum_loop:read_mem(hist4:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-321 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-441 {}}} SUCCS {{259 0 0-443 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-443) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#10 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-322 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-442 {}}} SUCCS {{259 0 0-444 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-444) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#11 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-323 LOC {2 0.26 2 0.589375 2 0.589375 2 0.7262498749999999 2 0.7262498749999999} PREDS {{259 0 0-443 {}} {258 0 0-439 {}}} SUCCS {{258 0 0-454 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-445) {AREA_SCORE {} NAME accum_loop:i:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-324 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-446 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-446) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#5 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-325 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-445 {}}} SUCCS {{259 0 0-447 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-447) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,9) QUANTITY 1 NAME accum_loop:read_mem(hist5:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-326 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-446 {}}} SUCCS {{259 0 0-448 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-448) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#11 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-327 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-447 {}}} SUCCS {{258 0 0-453 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-449) {AREA_SCORE {} NAME accum_loop:i:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-328 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-450 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-450) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#6 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-329 LOC {0 1.0 1 0.0 1 0.0 1 0.8424999999999999} PREDS {{259 0 0-449 {}}} SUCCS {{259 0 0-451 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-451) {AREA_SCORE 1.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(32,8,256,10) QUANTITY 1 NAME accum_loop:read_mem(hist6:rsc.@) TYPE MEMORYREAD DELAY {2.08 ns} INPUT_DELAY {0.50 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-330 LOC {1 1.0 1 0.95 1 1.0 2 0.2599998750000001 2 0.2599998750000001} PREDS {{259 0 0-450 {}}} SUCCS {{259 0 0-452 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-452) {AREA_SCORE {} NAME accum_loop:slc()(7-0)#12 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-331 LOC {2 0.26 2 0.26 2 0.26 2 0.589375} PREDS {{259 0 0-451 {}}} SUCCS {{259 0 0-453 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-453) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#10 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-332 LOC {2 0.26 2 0.589375 2 0.589375 2 0.7262498749999999 2 0.7262498749999999} PREDS {{259 0 0-452 {}} {258 0 0-448 {}}} SUCCS {{259 0 0-454 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-454) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME accum_loop:acc#14 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-333 LOC {2 0.396875 2 0.72625 2 0.72625 2 0.863124875 2 0.863124875} PREDS {{259 0 0-453 {}} {258 0 0-444 {}}} SUCCS {{259 0 0-455 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-455) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 8 NAME operator+=<8,false>:operator+=<8,false>:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-334 LOC {2 0.6706249999999999 2 0.8631249999999999 2 0.8631249999999999 2 0.9999998749999999 2 0.9999998749999999} PREDS {{259 0 0-454 {}} {258 0 0-435 {}}} SUCCS {{258 0 0-458 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-456) {AREA_SCORE {} NAME accum_loop:i:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-335 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-457 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-457) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0) TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-336 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0-456 {}}} SUCCS {{259 0 0-458 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-458) {AREA_SCORE 1234.00 LIBRARY amba MODULE ccs_axi4_slave_mem(2,0,256,8,8,8,0,0,12,8,1,1,1,0,0) QUANTITY 1 NAME operator+=<8,false>:write_mem(hist_out:rsc.@) TYPE MEMORYWRITE DELAY {1.30 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-337 LOC {2 1.0 2 1.0 2 1.0 3 0.16249987499999996 3 0.16249987499999996} PREDS {{774 0 0-458 {}} {259 0 0-457 {}} {258 0 0-455 {}} {258 0 0-424 {}}} SUCCS {{774 0 0-458 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-459) {AREA_SCORE {} NAME accum_loop:i:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-338 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.8631249999999999} PREDS {{774 0 0-464 {}}} SUCCS {{259 0 0-460 {}} {130 0 0-463 {}} {256 0 0-464 {}}} CYCLES {}}
set a(0-460) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(7-0)#10 TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-339 LOC {0 1.0 1 0.0 1 0.0 3 0.8631249999999999} PREDS {{259 0 0-459 {}}} SUCCS {{259 0 0-461 {}} {130 0 0-463 {}}} CYCLES {}}
set a(0-461) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-1_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME accum_loop:acc#9 TYPE ACCU DELAY {1.09 ns} PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-340 LOC {1 0.0 1 0.8631249999999999 1 0.8631249999999999 1 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0-460 {}}} SUCCS {{259 0 0-462 {}} {130 0 0-463 {}} {258 0 0-464 {}}} CYCLES {}}
set a(0-462) {AREA_SCORE {} NAME accum_loop:i:slc(accum_loop:i(8:0))(8) TYPE READSLICE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-341 LOC {1 0.136875 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0-461 {}}} SUCCS {{259 0 0-463 {}}} CYCLES {}}
set a(0-463) {AREA_SCORE {} NAME accum_loop:break(accum_loop) TYPE TERMINATE PAR 0-145 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-342 LOC {3 0.1625 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0-462 {}} {130 0 0-461 {}} {130 0 0-460 {}} {130 0 0-459 {}} {130 0 0-458 {}} {130 0 0-457 {}} {130 0 0-456 {}} {130 0 0-455 {}} {130 0 0-454 {}} {130 0 0-453 {}} {130 0 0-452 {}} {130 0 0-451 {}} {130 0 0-450 {}} {130 0 0-449 {}} {130 0 0-448 {}} {130 0 0-447 {}} {130 0 0-446 {}} {130 0 0-445 {}} {130 0 0-444 {}} {130 0 0-443 {}} {130 0 0-442 {}} {130 0 0-441 {}} {130 0 0-440 {}} {130 0 0-439 {}} {130 0 0-438 {}} {130 0 0-437 {}} {130 0 0-436 {}} {130 0 0-435 {}} {130 0 0-434 {}} {130 0 0-433 {}} {130 0 0-432 {}} {130 0 0-431 {}} {130 0 0-430 {}} {130 0 0-429 {}} {130 0 0-428 {}} {130 0 0-427 {}} {130 0 0-426 {}} {130 0 0-425 {}} {130 0 0-424 {}} {130 0 0-423 {}} {130 0 0-422 {}} {130 0 0-421 {}} {130 0 0-420 {}} {130 0 0-419 {}} {130 0 0-418 {}} {130 0 0-417 {}} {130 0 0-416 {}} {130 0 0-415 {}} {130 0 0-414 {}} {130 0 0-413 {}}} SUCCS {{129 0 0-464 {}}} CYCLES {}}
set a(0-464) {AREA_SCORE {} NAME asn(accum_loop:i(8:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-145 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0-464 {}} {129 0 0-463 {}} {258 0 0-461 {}} {256 0 0-459 {}} {256 0 0-456 {}} {256 0 0-449 {}} {256 0 0-445 {}} {256 0 0-440 {}} {256 0 0-436 {}} {256 0 0-430 {}} {256 0 0-426 {}} {256 0 0-422 {}} {256 0 0-417 {}} {256 0 0-413 {}}} SUCCS {{774 0 0-413 {}} {774 0 0-417 {}} {774 0 0-422 {}} {774 0 0-426 {}} {774 0 0-430 {}} {774 0 0-436 {}} {774 0 0-440 {}} {774 0 0-445 {}} {774 0 0-449 {}} {774 0 0-456 {}} {774 0 0-459 {}} {772 0 0-464 {}}} CYCLES {}}
set a(0-145) {CHI {0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 768 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 768 TOTAL_CYCLES_IN 768 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 768 NAME accum_loop TYPE LOOP DELAY {7690.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-343 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0-412 {}} {130 0 0-411 {}} {130 0 0-409 {}} {258 0 0-144 {}} {64 1 0-144 {}} {258 0 0-143 {}}} SUCCS {{772 0 0-412 {}} {131 0 0-465 {}} {130 0 0-466 {}} {130 0 0-467 {}}} CYCLES {}}
set a(0-465) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-344 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{131 0 0-145 {}} {128 0 0-466 {}}} SUCCS {{259 0 0-466 {}}} CYCLES {}}
set a(0-466) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 2 NAME io_sync(hist_out:rsc:rls) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-345 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0-466 {}} {259 0 0-465 {}} {130 0 0-145 {}} {258 0 0-147 {}}} SUCCS {{772 0 0-147 {}} {128 0 0-465 {}} {772 0 0-466 {}} {259 0 0-467 {}}} CYCLES {}}
set a(0-467) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-142 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-346 LOC {3 0.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0-466 {}} {130 0 0-145 {}}} SUCCS {} CYCLES {}}
set a(0-142) {CHI {0-146 0-147 0-148 0-149 0-150 0-151 0-152 0-153 0-154 0-155 0-156 0-157 0-158 0-159 0-143 0-338 0-144 0-409 0-410 0-411 0-412 0-145 0-465 0-466 0-467} ITERATIONS Infinite LATENCY 12031 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 12547 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 12544 TOTAL_CYCLES 12547 NAME main TYPE LOOP DELAY {125480.00 ns} PAR 0-141 XREFS 28df0676-6c06-4f45-a937-f36843b277d9-347 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0-142 {}}} SUCCS {{774 0 0-142 {}}} CYCLES {}}
set a(0-141) {CHI 0-142 ITERATIONS Infinite LATENCY 12031 RESET_LATENCY 1 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 12547 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 12547 TOTAL_CYCLES 12548 NAME core:rlp TYPE LOOP DELAY {125480.00 ns} PAR {} XREFS 28df0676-6c06-4f45-a937-f36843b277d9-348 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-141-TOTALCYCLES) {12548}
set a(0-141-QMOD) {mgc_in_sync(1) {0-147 0-150} BLOCK_1R1W_RBW_rwport(32,8,256,12) {0-161 0-400 0-402 0-419} BLOCK_1R1W_RBW_rwport(32,8,256,11) {0-163 0-392 0-394 0-415} BLOCK_1R1W_RBW_rwport(32,8,256,10) {0-165 0-384 0-386 0-451} BLOCK_1R1W_RBW_rwport(32,8,256,9) {0-167 0-376 0-378 0-447} BLOCK_1R1W_RBW_rwport(32,8,256,8) {0-169 0-368 0-370 0-442} BLOCK_1R1W_RBW_rwport(32,8,256,7) {0-171 0-360 0-362 0-438} BLOCK_1R1W_RBW_rwport(32,8,256,6) {0-173 0-352 0-354 0-432} BLOCK_1R1W_RBW_rwport(32,8,256,5) {0-175 0-344 0-346 0-428} mgc_add(8,0,1,1,8) {0-315 0-318 0-321 0-324 0-327 0-330 0-333 0-336} ccs_axi4_slave_mem(1,0,8192,16,16,13,0,0,13,16,1,1,1,0,0) {0-342 0-350 0-358 0-366 0-374 0-382 0-390 0-398} mgc_add(32,0,2,1,32) {0-345 0-353 0-361 0-369 0-377 0-385 0-393 0-401} mgc_add(10,0,2,1,11) 0-405 mgc_io_sync(0) {0-410 0-466} mgc_add(8,0,8,0,8) {0-421 0-425 0-434 0-435 0-444 0-453 0-454 0-455} ccs_axi4_slave_mem(2,0,256,8,8,8,0,0,12,8,1,1,1,0,0) {0-424 0-458} mgc_add(8,0,2,1,9) 0-461}
set a(0-141-PROC_NAME) {core}
set a(0-141-HIER_NAME) {/histogram_hls/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-141}

