Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/WIN/program/vivado2017.2/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b40f79190e2841328a242ccb88f27f69 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot washing_machine_sim_behav xil_defaultlib.washing_machine_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/FSM.v" Line 22. Module FSM has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/ssdisp.v" Line 23. Module ssdisp has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v" Line 23. Module bin_to_BCD has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v" Line 23. Module bin_to_BCD has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/new/bin_to_BCD.v" Line 23. Module bin_to_BCD has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/new/counter.v" Line 23. Module counter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/decoder3_8.v" Line 23. Module decoder3_8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.srcs/sources_1/imports/sources_1/imports/sevenseg_decoder.v" Line 23. Module sevenseg_decoder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/VerilogLab/lab_fin_check/lab_fin_check.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.bin_to_BCD
Compiling module xil_defaultlib.ssdisp
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.sum_rom
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.sevenseg_decoder
Compiling module xil_defaultlib.washing_machine_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot washing_machine_sim_behav
