<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'substitute_key' will not be exposed as RTL port." projectName="demo" solutionName="solution1" date="2022-11-23T13:24:36.102+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'key_i' is power-on initialization." projectName="demo" solutionName="solution1" date="2022-11-23T13:24:36.095+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="demo" solutionName="solution1" date="2022-11-23T13:24:36.078+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
