<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>swerv_soc_Audio_0_7</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">swerv_soc_clk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">swerv_soc_clk_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Audio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue May 28 02:25:52 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a73b93c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a73b93c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>swerv_soc_Audio_0_7</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue May 28 02:25:52 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a73b93c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Audio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue May 28 02:25:52 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f5ac3308</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>swerv_soc_Audio_0_7</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue May 28 02:25:52 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f5ac3308</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue May 28 02:27:01 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:7a73b93c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Audio</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Audio_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_Controller_Int.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/swerv_soc_Audio_0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_Controller_Int.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9767/hdl/Audio_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/swerv_soc_Audio_0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>swerv_soc_Audio_0_7.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_Audio_0_7_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_Audio_0_7_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_Audio_0_7_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>swerv_soc_Audio_0_7_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">swerv_soc_Audio_0_7</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Audio_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1e3ee1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5ff38f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1d3e4a_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ae6a68_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0fe8b0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf5c1bb_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9c6a76_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3805a8d2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aff4ca0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2c79e2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5dba9_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac18401_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddbb69f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37426f65_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eabc878_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5eb197_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525b96fe_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f269dbc_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdc0675_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e25d1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c931c9c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a120f91_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b7a9e7_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3004cfca_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7c797c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cee38c2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628dd657_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ed6c4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459e0a97_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22dcf598_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22802f31_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e1480e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f04043_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4eb406_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2455baa3_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7ae46_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478b45fa_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73878f70_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60116fd0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120e57c3_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f29ac58_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea031c1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5d8fc2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f52d96_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1e815c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5349d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9bfcad_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b831e4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da45f69_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29919565_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7143dae8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eae0e90_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729060d8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4343d3f2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea8c31d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79054a3d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acd67d8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7b52d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe63afd_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583285f2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d8dd2c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73136838_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5471fb71_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbd9dd1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594c874b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b9e080_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7cee3d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268738e3_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd71bed_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c04199d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684cd94_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a388be_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17682777_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139192da_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae430f6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f636d4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91cc854_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edaae7d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a61f337_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72610481_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359e0110_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c28c5d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7f0088_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100ce757_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3968a3e5_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fda82e6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff42_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6802a0ac_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c05880d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442b6e95_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2cb39e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3e955c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffd914c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9eccab_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378c4c1f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4279399e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c4209_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bbb944_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a7eda8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e211e40_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cbace4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c700f0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7a943c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cb9013_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6568ef_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156e81a7_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71355234_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acc10dd_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4d7d4d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63791ead_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ea8729_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf8835c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293954c0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5b119f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6229408f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4120fefe_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ffb988_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571ffe29_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e380340_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a498cf_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aa3685_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c83fbe4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf776d0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180fc324_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c074f0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3833e31b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5c61ba_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572a5148_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799cb194_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16131e0e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7bb28e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3928d0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d559710_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47205d1d_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5a3680_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddd2d75_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129e2b6b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d22f2c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3725a393_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422b4721_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7254ed_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d4505d7_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6d43bd_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cd5b29_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a8aeb6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cafeaa6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4411c573_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42edbd11_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f36c3b6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afd4b42_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ad6a86_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b8762_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686795b6_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a178f33_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a648f2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db22824_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db51fdb_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0d6a39_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd0fc5b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237f881b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93df5ef_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d661218_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e684c42_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ce0326_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34453728_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da1ac71_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f8512e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62807fc2_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f10bfea_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ce4d68_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7269c5ce_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537bd4d1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b76e563_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54adb9a4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d79d338_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155aa918_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f533b9_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1b58c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc8da24_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a85fb3a_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec196e7_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4412cda3_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ce541_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0e97c0_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5264c6c9_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7202e09a_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d8ee0b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462517f4_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4124af16_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c29f026_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c7c04f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b287b_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34022a43_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4731d83c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1301567f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eecc7d9_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef0bfcc_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10957496_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a94be53_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36071c1e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4644bc75_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a8c97e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eaed6c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c606867_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac2054f_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260a811e_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9b49c8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdd3681_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f09ae93_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239c051c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c841b4a_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9f8ef_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5acfbb_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28245848_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d97be33_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0a56_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fc40b1_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59674111_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37441171_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d98c84_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4cd5d8_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f721f50_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac7b90c_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b079462_ARCHIVE_LOCATION">c:/workspace/Mipsfpga_soc_Audio/ip_repo/Audio_1</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="97805b2a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="036e36fa"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c2b4757a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
