// Seed: 1707215559
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  reg id_3;
  always @(posedge id_3, posedge 1'd0) if (id_2) id_4 <= id_3;
  assign id_4 = ((1));
  always @(posedge 1) id_4 = id_4;
endmodule
