INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_6/project_6.srcs/sources_1/new/CounterWithDisable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterWithDisable
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_6/project_6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
