{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/87-openroad-floorplan/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/87-openroad-floorplan/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/91-openroad-cutrows/mult.def",
    "lef": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/58-magic-writelef/mult.lef",
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/91-openroad-cutrows/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/87-openroad-floorplan/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/86-openroad-staprepnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/nom/mult.nom.spef",
        "min_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/min/mult.min.spef",
        "max_*": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/53-openroad-rcx/max/mult.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_tt_025C_1v80/mult__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ss_100C_1v60/mult__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/min_ff_n40C_1v95/mult__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_tt_025C_1v80/mult__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ss_100C_1v60/mult__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/54-openroad-stapostpnr/max_ff_n40C_1v95/mult__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/66-magic-spiceextraction/mult.spice",
    "mag": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/56-magic-streamout/mult.mag",
    "gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/56-magic-streamout/mult.gds",
    "mag_gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/56-magic-streamout/mult.magic.gds",
    "klayout_gds": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/57-klayout-streamout/mult.klayout.gds",
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/79-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/120MHz/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 369,
        "design__instance__area": 3906.25,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0005060111870989203,
        "power__switching__total": 0.000362996943295002,
        "power__leakage__total": 4.1157708352557165e-09,
        "power__total": 0.0008690122631378472,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.454306660705509,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 3.4738843895865963,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.454307,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 3.473884,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 33,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.1180561237738835,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -1.5559722839475403,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -3.2393146859528694,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -1.5559722839475403,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.118056,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 4,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -1.555972,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.20928791236876193,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.27462977114195,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.209288,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 5.27463,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 33,
        "design__max_fanout_violation__count": 16,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.25,
        "clock__skew__worst_setup": 0.25,
        "timing__hold__ws": 0.20835196657695695,
        "timing__setup__ws": -1.579837638759841,
        "timing__hold__tns": 0,
        "timing__setup__tns": -3.3318273527652713,
        "timing__hold__wns": 0,
        "timing__setup__wns": -1.579837638759841,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.208352,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 12,
        "timing__setup_r2r__ws": -1.579838,
        "timing__setup_r2r_vio__count": 12,
        "design__die__bbox": "0.0 0.0 99.43 110.15",
        "design__core__bbox": "5.52 10.88 93.84 97.92",
        "design__io": 34,
        "design__die__area": 10952.2,
        "design__core__area": 7687.37,
        "design__instance__count__stdcell": 369,
        "design__instance__area__stdcell": 3906.25,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.508138,
        "design__instance__utilization__stdcell": 0.508138,
        "design__instance__count__class:inverter": 37,
        "design__instance__count__class:sequential_cell": 32,
        "design__instance__count__class:multi_input_combinational_cell": 300,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 588,
        "design__instance__count__class:tap_cell": 102,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 814948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 6617.86,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 66,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 4,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 458,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 101,
        "route__wirelength__iter:1": 7158,
        "route__drc_errors__iter:2": 70,
        "route__wirelength__iter:2": 7129,
        "route__drc_errors__iter:3": 53,
        "route__wirelength__iter:3": 7065,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 7038,
        "route__drc_errors": 0,
        "route__wirelength": 7038,
        "route__vias": 2794,
        "route__vias__singlecut": 2794,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 157.6,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.4537525206226708,
        "timing__setup__ws__corner:min_tt_025C_1v80": 3.4878265707241507,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.453753,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 3.487827,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 33,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:min_ss_100C_1v60": 1.1175836128412395,
        "timing__setup__ws__corner:min_ss_100C_1v60": -1.5325723346403248,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -3.1423735614145976,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -1.5325723346403248,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.117584,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 4,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -1.532572,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.20835196657695695,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.283992060128792,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.208352,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 5.283992,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.45465688056853193,
        "timing__setup__ws__corner:max_tt_025C_1v80": 3.460574591501753,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.454657,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 3.460575,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 33,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:max_ss_100C_1v60": 1.1186772935737292,
        "timing__setup__ws__corner:max_ss_100C_1v60": -1.579837638759841,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -3.3318273527652713,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -1.579837638759841,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.118677,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 4,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -1.579838,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.20981184050668805,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.26554814654367,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.209812,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 5.265548,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 3,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79926,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79982,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000741833,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00070743,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000157693,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00070743,
        "design_powergrid__voltage__worst": 0.00070743,
        "design_powergrid__voltage__worst__net:VPWR": 1.79926,
        "design_powergrid__drop__worst": 0.000741833,
        "design_powergrid__drop__worst__net:VPWR": 0.000741833,
        "design_powergrid__voltage__worst__net:VGND": 0.00070743,
        "design_powergrid__drop__worst__net:VGND": 0.00070743,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.00018,
        "ir__drop__worst": 0.000742,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}