# 8-bit-pipelined-risc-processor
Verilog HDL implementation of an 8-bit RISC processor with 3-stage pipelining (Fetch, Decode, Execute). Simulated with ModelSim and prepared for Vivado synthesis.
