<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › bnx2fc › 57xx_hsi_bnx2fc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>57xx_hsi_bnx2fc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __57XX_FCOE_HSI_LINUX_LE__</span>
<span class="cp">#define __57XX_FCOE_HSI_LINUX_LE__</span>

<span class="cm">/*</span>
<span class="cm"> * common data for all protocols</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">header</span><span class="p">;</span>
<span class="cp">#define B577XX_DOORBELL_HDR_RX (0x1&lt;&lt;0)</span>
<span class="cp">#define B577XX_DOORBELL_HDR_RX_SHIFT 0</span>
<span class="cp">#define B577XX_DOORBELL_HDR_DB_TYPE (0x1&lt;&lt;1)</span>
<span class="cp">#define B577XX_DOORBELL_HDR_DB_TYPE_SHIFT 1</span>
<span class="cp">#define B577XX_DOORBELL_HDR_DPM_SIZE (0x3&lt;&lt;2)</span>
<span class="cp">#define B577XX_DOORBELL_HDR_DPM_SIZE_SHIFT 2</span>
<span class="cp">#define B577XX_DOORBELL_HDR_CONN_TYPE (0xF&lt;&lt;4)</span>
<span class="cp">#define B577XX_DOORBELL_HDR_CONN_TYPE_SHIFT 4</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * doorbell message sent to the chip</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">b577xx_doorbell</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">zero_fill2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">zero_fill1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="n">header</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">zero_fill1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">zero_fill2</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * doorbell message sent to the chip</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">b577xx_doorbell_set_prod</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">zero_fill1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="n">header</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="n">header</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">zero_fill1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">prod</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">regpair</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">hi</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * ABTS info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_abts_info</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">aborted_task_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fixed size structure in order to plant it in Union structure</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_abts_rsp_union</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">r_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rsrv</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">abts_rsp_payload</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * 4 regs size $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_bd_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">buf_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">buf_addr_lo</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">buf_len</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv1</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE cached sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cached_sge_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cur_buf_addr</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cur_buf_rem</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">second_buf_rem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">second_buf_addr</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Cleanup info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cleanup_info</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">cleaned_task_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rolled_tx_seq_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rolled_tx_data_offset</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcp RSP flags $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_flags</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RSP_LEN_VALID_SHIFT 0</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_SNS_LEN_VALID_SHIFT 1</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_OVER_SHIFT 2</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_RESID_UNDER_SHIFT 3</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_CONF_REQ_SHIFT 4</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS (0x7&lt;&lt;5)</span>
<span class="cp">#define FCOE_FCP_RSP_FLAGS_FCP_BIDI_FLAGS_SHIFT 5</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcp RSP payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_payload</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_resid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">scsi_status_code</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_flags</span> <span class="n">fcp_flags</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">retry_delay_timer</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_rsp_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_sns_len</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fixed size structure in order to plant it in Union structure</span>
<span class="cm"> * $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_payload</span> <span class="n">payload</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FC header $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">cs_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">r_ctl</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">df_ctl</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">f_ctl</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">type</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">parameters</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">ox_id</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FC header union $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_mp_rsp_union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="n">fc_hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">mp_payload_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Completion information $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_comp_flow_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_rsp_union</span> <span class="n">fcp_rsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_abts_rsp_union</span> <span class="n">abts_rsp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_mp_rsp_union</span> <span class="n">mp_rsp</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * External ABTS info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_abts_info</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_abts_info</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * External cleanup info $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_cleanup_info</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_cleanup_info</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe FW Tx sequence context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fw_tx_seq_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">data_offset</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcoe external FW Tx sequence context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_fw_tx_seq_ctx</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">fcoe_fw_tx_seq_ctx</span> <span class="n">ctx</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE multiple sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_mul_sges_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cur_sge_addr</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cur_sge_off</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cur_sge_idx</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sgl_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE external multiple sges context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_ext_mul_sges_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_mul_sges_ctx</span> <span class="n">mul_sgl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCP CMD payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_cmd_payload</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>





<span class="cm">/*</span>
<span class="cm"> * Fcp xfr rdy payload $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fcp_xfr_rdy_payload</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">burst_len</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">data_ro</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FC frame $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_fc_frame</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="n">fc_hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>




<span class="cm">/*</span>
<span class="cm"> * FCoE KCQ CQE parameters $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_kcqe_params</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE KCQ CQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kcqe</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">completion_status</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_conn_context_id</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_kcqe_params</span> <span class="n">params</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">qe_self_seq</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KCQE_RESERVED0 (0x7&lt;&lt;0)</span>
<span class="cp">#define FCOE_KCQE_RESERVED0_SHIFT 0</span>
<span class="cp">#define FCOE_KCQE_RAMROD_COMPLETION (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_KCQE_RAMROD_COMPLETION_SHIFT 3</span>
<span class="cp">#define FCOE_KCQE_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KCQE_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define FCOE_KCQE_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KCQE_LINKED_WITH_NEXT_SHIFT 7</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE KWQE header $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">op_code</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED0 (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED0_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_HEADER_LAYER_CODE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_HEADER_LAYER_CODE_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_HEADER_RESERVED1_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 1 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init1</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">num_tasks</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">task_list_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">task_list_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">dummy_buffer_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">dummy_buffer_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">sq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_buffer_log_size</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">cq_num_wqes</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">mtu</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">num_sessions_log</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_PAGE_SIZE_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_INIT1_LOG_CACHED_PBES_PER_FUNC_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_INIT1_RESERVED1 (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_INIT1_RESERVED1_SHIFT 7</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 2 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init2</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">hsi_major_version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsi_minor_version</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">hash_tbl_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">hash_tbl_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_hash_tbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_hash_tbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_ptr_hash_tbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">t2_ptr_hash_tbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">free_list_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE firmware init request 3 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_init3</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">error_bit_map_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">error_bit_map_hi</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">perf_config</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved21</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">reserved2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 1 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload1</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">fcoe_conn_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_pbl_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_pbl_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_first_pbe_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rq_first_pbe_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rq_prod</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 2 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload2</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">tx_max_fc_pay_len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">xferq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">xferq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_db_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_db_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 3 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload3</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">vlan_tag</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_VLAN_ID_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_CFI_SHIFT 12</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_PRIORITY_SHIFT 13</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_max_conc_seqs_c3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_MUL_N_PORT_IDS_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_E_D_TOV_RES_SHIFT 1</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONT_INCR_SEQ_CNT_SHIFT 2</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_CONF_REQ_SHIFT 3</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_REC_VALID_SHIFT 4</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_C2_VALID_SHIFT 5</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0 (0x1&lt;&lt;6)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_ACK_0_SHIFT 6</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_KWQE_CONN_OFFLOAD3_B_VLAN_FLAG_SHIFT 7</span>
	<span class="n">__le32</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_first_pbe_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_first_pbe_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">tx_total_conc_seqs</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_max_fc_pay_len</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_total_conc_seqs</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_max_conc_seqs_c3</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rx_open_seqs_exch_c3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection offload request 4 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload4</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">e_d_tov_timer_val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">lcq_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">lcq_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_pbl_base_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">confq_pbl_base_addr_hi</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection enable request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_enable_disable</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">src_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">vlan_tag</span><span class="p">;</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID (0xFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_VLAN_ID_SHIFT 0</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_CFI_SHIFT 12</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY (0x7&lt;&lt;13)</span>
<span class="cp">#define FCOE_KWQE_CONN_ENABLE_DISABLE_PRIORITY_SHIFT 13</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_lo</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_mid</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">dst_mac_addr_hi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">__le16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">vlan_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved4</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE connection destroy request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_destroy</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">conn_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoe destroy request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_destroy</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoe statistics request $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_kwqe_stat</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_header</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">stat_params_addr_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">stat_params_addr_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved1</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE KWQ WQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_kwqe</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init1</span> <span class="n">init1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init2</span> <span class="n">init2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_init3</span> <span class="n">init3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload1</span> <span class="n">conn_offload1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload2</span> <span class="n">conn_offload2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload3</span> <span class="n">conn_offload3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_offload4</span> <span class="n">conn_offload4</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_enable_disable</span> <span class="n">conn_enable_disable</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_conn_destroy</span> <span class="n">conn_destroy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_destroy</span> <span class="n">destroy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_kwqe_stat</span> <span class="n">statistics</span><span class="p">;</span>
<span class="p">};</span>
















<span class="cm">/*</span>
<span class="cm"> * TX SGL context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_cached_sge_ctx</span> <span class="n">cached_sge</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_mul_sges_ctx</span> <span class="n">sgl</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Data-In/ELS/BLS information $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_read_flow_info</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="n">sgl_ctx</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe stat context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_s_stat_ctx</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACTIVE (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACTIVE_SHIFT 0</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND (0x1&lt;&lt;1)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_ABORT_SEQ_COND_SHIFT 1</span>
<span class="cp">#define FCOE_S_STAT_CTX_ABTS_PERFORMED (0x1&lt;&lt;2)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ABTS_PERFORMED_SHIFT 2</span>
<span class="cp">#define FCOE_S_STAT_CTX_SEQ_TIMEOUT (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_S_STAT_CTX_SEQ_TIMEOUT_SHIFT 3</span>
<span class="cp">#define FCOE_S_STAT_CTX_P_RJT (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_S_STAT_CTX_P_RJT_SHIFT 4</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_EOFT (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_S_STAT_CTX_ACK_EOFT_SHIFT 5</span>
<span class="cp">#define FCOE_S_STAT_CTX_RSRV1 (0x3&lt;&lt;6)</span>
<span class="cp">#define FCOE_S_STAT_CTX_RSRV1_SHIFT 6</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Fcoe rx seq context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_rx_seq_ctx</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">seq_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_s_stat_ctx</span> <span class="n">s_stat</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">seq_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">low_exp_ro</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">high_exp_ro</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * Fcoe rx_wr union context $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_rx_wr_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_read_flow_info</span> <span class="n">read_info</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_comp_flow_info</span> <span class="n">comp_info</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE SQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_sqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_SQE_TASK_ID (0x7FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_SQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_SQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_SQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * 14 regs $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_only</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_sgl_union_ctx</span> <span class="n">sgl_ctx</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * 32 bytes (8 regs) used for TX only purposes $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">fcoe_tx_wr_rx_rd_union_ctx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_frame</span> <span class="n">tx_frame</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_cmd_payload</span> <span class="n">fcp_cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_cleanup_info</span> <span class="n">cleanup</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_abts_info</span> <span class="n">abts</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_ext_fw_tx_seq_ctx</span> <span class="n">tx_seq</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">opaque</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_tx_wr_rx_rd_const $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd_const</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">init_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE (0x7&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TASK_TYPE_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE (0x1&lt;&lt;3)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_DEV_TYPE_SHIFT 3</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE (0x1&lt;&lt;4)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CLASS_TYPE_SHIFT 4</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE (0x3&lt;&lt;5)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_CACHED_SGE_SHIFT 5</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_SUPPORT_REC_TOV_SHIFT 7</span>
	<span class="n">u8</span> <span class="n">tx_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID (0x1&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_VALID_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE (0xF&lt;&lt;1)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_STATE_SHIFT 1</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1 (0x1&lt;&lt;5)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV1_SHIFT 5</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT (0x1&lt;&lt;6)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_TX_SEQ_INIT_SHIFT 6</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV2 (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_TX_WR_RX_RD_CONST_RSRV2_SHIFT 7</span>
	<span class="n">__le16</span> <span class="n">rsrv3</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">verify_tx_seq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_tx_wr_rx_rd $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd</span> <span class="p">{</span>
	<span class="k">union</span> <span class="n">fcoe_tx_wr_rx_rd_union_ctx</span> <span class="n">union_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd_const</span> <span class="n">const_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd_const $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_const</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">data_2_trns</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">init_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_CID (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_CID_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0 (0xFF&lt;&lt;24)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_CONST_RSRV0_SHIFT 24</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd_var $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_var</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">rx_flags</span><span class="p">;</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1 (0xF&lt;&lt;0)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV1_SHIFT 0</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE (0x7&lt;&lt;4)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_NUM_RQ_WQE_SHIFT 4</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ (0x1&lt;&lt;7)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_CONF_REQ_SHIFT 7</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE (0xF&lt;&lt;8)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_STATE_SHIFT 8</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME (0x1&lt;&lt;12)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_EXP_FIRST_FRAME_SHIFT 12</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT (0x1&lt;&lt;13)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_SEQ_INIT_SHIFT 13</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2 (0x1&lt;&lt;14)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RSRV2_SHIFT 14</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_TCE_RX_WR_TX_RD_VAR_RX_VALID_SHIFT 15</span>
	<span class="n">__le16</span> <span class="n">rx_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fcp_xfr_rdy_payload</span> <span class="n">fcp_xfr_rdy</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_wr_tx_rd $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_const</span> <span class="n">const_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd_var</span> <span class="n">var_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * tce_rx_only $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tce_rx_only</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_rx_seq_ctx</span> <span class="n">rx_seq_ctx</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">fcoe_rx_wr_union_ctx</span> <span class="n">union_ctx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * task_ctx_entry $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_task_ctx_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_only</span> <span class="n">txwr_only</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_tx_wr_rx_rd</span> <span class="n">txwr_rxrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_wr_tx_rd</span> <span class="n">rxwr_txrd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_tce_rx_only</span> <span class="n">rxwr_only</span><span class="p">;</span>
<span class="p">};</span>










<span class="cm">/*</span>
<span class="cm"> * FCoE XFRQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_xfrqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_XFRQE_TASK_ID (0x7FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_XFRQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_XFRQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_XFRQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * fcoe rx doorbell message sent to the chip $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">b577xx_fcoe_rx_doorbell</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">b577xx_doorbell_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">params</span><span class="p">;</span>
<span class="cp">#define B577XX_FCOE_RX_DOORBELL_NEGATIVE_ARM (0x1F&lt;&lt;0)</span>
<span class="cp">#define B577XX_FCOE_RX_DOORBELL_NEGATIVE_ARM_SHIFT 0</span>
<span class="cp">#define B577XX_FCOE_RX_DOORBELL_OPCODE (0x7&lt;&lt;5)</span>
<span class="cp">#define B577XX_FCOE_RX_DOORBELL_OPCODE_SHIFT 5</span>
	<span class="n">__le16</span> <span class="n">doorbell_cq_cons</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE CONFQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_confqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">ox_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rx_id</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">param</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE conection data base</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_conn_db</span> <span class="p">{</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rq_prod</span><span class="p">;</span>
<span class="cp">#elif defined(__LITTLE_ENDIAN)</span>
	<span class="n">u16</span> <span class="n">rq_prod</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsrv0</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">u32</span> <span class="n">rsrv1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">cq_arm</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE CQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_cqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_CQE_CQE_INFO (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_CQE_CQE_INFO_SHIFT 0</span>
<span class="cp">#define FCOE_CQE_CQE_TYPE (0x1&lt;&lt;14)</span>
<span class="cp">#define FCOE_CQE_CQE_TYPE_SHIFT 14</span>
<span class="cp">#define FCOE_CQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_CQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE error/warning reporting entry $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_partial_err_report_entry</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">err_warn_bitmap_lo</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">err_warn_bitmap_hi</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">tx_buf_off</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rx_buf_off</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE error/warning reporting entry $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_err_report_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_partial_err_report_entry</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_fc_hdr</span> <span class="n">fc_hdr</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE hash table entry (32 bytes) $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_hash_table_entry</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">s_id_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">s_id_2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id_0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id_1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">d_id_2</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">dst_mac_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">dst_mac_addr_mid</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">dst_mac_addr_lo</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">src_mac_addr_hi</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">vlan_id</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">src_mac_addr_lo</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">src_mac_addr_mid</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vlan_flag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">field_id</span><span class="p">;</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_CID (0xFFFFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_CID_SHIFT 0</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_RESERVED3 (0x7F&lt;&lt;24)</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_RESERVED3_SHIFT 24</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_VALID (0x1&lt;&lt;31)</span>
<span class="cp">#define FCOE_HASH_TABLE_ENTRY_VALID_SHIFT 31</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE LCQ element $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_lcqe</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_LCQE_TASK_ID (0xFFFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_LCQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_LCQE_LCQE_TYPE (0xFF&lt;&lt;16)</span>
<span class="cp">#define FCOE_LCQE_LCQE_TYPE_SHIFT 16</span>
<span class="cp">#define FCOE_LCQE_RESERVED (0xFF&lt;&lt;24)</span>
<span class="cp">#define FCOE_LCQE_RESERVED_SHIFT 24</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE pending work request CQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_pend_wq_cqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_TASK_ID (0x3FFF&lt;&lt;0)</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_TASK_ID_SHIFT 0</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_CQE_TYPE (0x1&lt;&lt;14)</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_CQE_TYPE_SHIFT 14</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_PEND_WQ_CQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE RX statistics parameters section#0 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section0</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fcoe_rx_pkt_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_rx_byte_cnt</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE RX statistics parameters section#1 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section1</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fcoe_ver_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_rx_drop_pkt_cnt</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE RX statistics parameters section#2 $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section2</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fc_crc_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">eofa_del_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">miss_frame_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">seq_timeout_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">drop_seq_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_rx_drop_pkt_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_rx_pkt_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE TX statistics parameters $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_tx_stat_params</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">fcoe_tx_pkt_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcoe_tx_byte_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">fcp_tx_pkt_cnt</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">reserved0</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FCoE statistics parameters $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_statistics_params</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_tx_stat_params</span> <span class="n">tx_stat</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section0</span> <span class="n">rx_stat0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section1</span> <span class="n">rx_stat1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fcoe_rx_stat_params_section2</span> <span class="n">rx_stat2</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * FCoE t2 hash table entry (64 bytes) $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_t2_hash_table_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">fcoe_hash_table_entry</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">next</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regpair</span> <span class="n">reserved0</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>



<span class="cm">/*</span>
<span class="cm"> * FCoE unsolicited CQE $$KEEP_ENDIANNESS$$</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">fcoe_unsolicited_cqe</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">wqe</span><span class="p">;</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_SUBTYPE (0x3&lt;&lt;0)</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_SUBTYPE_SHIFT 0</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_PKT_LEN (0xFFF&lt;&lt;2)</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_PKT_LEN_SHIFT 2</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_CQE_TYPE (0x1&lt;&lt;14)</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_CQE_TYPE_SHIFT 14</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_TOGGLE_BIT (0x1&lt;&lt;15)</span>
<span class="cp">#define FCOE_UNSOLICITED_CQE_TOGGLE_BIT_SHIFT 15</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __57XX_FCOE_HSI_LINUX_LE__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
